<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Feb  5 17:35:33 2014" VIVADOVERSION="2013.4">

  <SYSTEMINFO ARCH="kintex7" BOARD="xilinx.com:kintex7:kc705:1.1" DEVICE="7k325t" NAME="design_1_imp" PACKAGE="ffg900" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="ext_hdmi_clk" SIGIS="undef" SIGNAME="video_pipeline_video_out_hdmi_interface_0_hdmi_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="hdmi_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ext_hdmi_data" SIGIS="undef" SIGNAME="video_pipeline_video_out_hdmi_interface_0_hdmi_data">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="hdmi_data"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ext_hdmi_de" SIGIS="undef" SIGNAME="video_pipeline_video_out_hdmi_interface_0_hdmi_de">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="hdmi_de"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ext_hdmi_hsync" SIGIS="undef" SIGNAME="video_pipeline_video_out_hdmi_interface_0_hdmi_hsync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="hdmi_hsync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ext_hdmi_vsync" SIGIS="undef" SIGNAME="video_pipeline_video_out_hdmi_interface_0_hdmi_vsync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="hdmi_vsync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="EXT_USR_CLK_N" SIGIS="undef" SIGNAME="External_Ports_EXT_USR_CLK_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_pipeline_util_ds_buf_0" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="EXT_USR_CLK_P" SIGIS="undef" SIGNAME="External_Ports_EXT_USR_CLK_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="video_pipeline_util_ds_buf_0" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK_IN1_N" SIGIS="clk" SIGNAME="External_Ports_CLK_IN1_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="sys_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK_IN1_P" SIGIS="clk" SIGNAME="External_Ports_CLK_IN1_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="sys_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="External_Ports_sys_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="sys_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR3_dq" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR3_dqs_p" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR3_dqs_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_addr" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_ba" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_ras_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_cas_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_we_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_reset_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_ck_p" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_ck_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_cke" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_cs_n" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_dm" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDR3_odt" SIGIS="undef"/>
    <PORT DIR="I" NAME="uart_rxd" SIGIS="undef"/>
    <PORT DIR="O" NAME="uart_txd" SIGIS="undef"/>
    <PORT DIR="I" NAME="IIC_MAIN_scl_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="IIC_MAIN_scl_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="IIC_MAIN_scl_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="IIC_MAIN_sda_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="IIC_MAIN_sda_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="IIC_MAIN_sda_t" SIGIS="undef"/>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE FULLNAME="/axi_perf_mon_0" HWVERSION="5.0" INSTANCE="axi_perf_mon_0" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="axi_perf_mon" VLNV="xilinx.com:ip:axi_perf_mon:5.0">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="design_1_axi_perf_mon_0_0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SUPPORT_ID_REFLECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NUM_MONITOR_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_EVENT_COUNT" VALUE="1"/>
        <PARAMETER NAME="C_NUM_OF_COUNTERS" VALUE="6"/>
        <PARAMETER NAME="C_METRIC_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_METRIC_COUNT_SCALE" VALUE="1"/>
        <PARAMETER NAME="C_GLOBAL_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_METRICS_SAMPLE_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_0_AXI_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C_SLOT_0_AXI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_SLOT_0_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_FIFO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_1_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_1_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_1_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_1_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_1_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_1_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_1_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_1_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_1_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_2_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_2_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_2_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_2_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_2_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_2_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_2_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_2_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_2_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_3_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_3_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_3_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_3_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_4_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_4_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_4_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_4_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_5_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_5_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_5_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_5_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_6_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_6_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_6_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_6_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_7_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_7_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_7_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_7_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_REG_ALL_MONITOR_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_EXT_EVENT0_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT1_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT2_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT3_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT4_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT5_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT6_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT7_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_EVENT_LOG" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_AXIS_DEPTH" VALUE="32"/>
        <PARAMETER NAME="C_FIFO_AXIS_TDATA_WIDTH" VALUE="56"/>
        <PARAMETER NAME="C_FIFO_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI4LITE_CORE_CLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_HAVE_SAMPLED_METRIC_CNT" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_AXIS_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXI_IDS" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXI_LEN" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXIS_TUSER" VALUE="0"/>
        <PARAMETER NAME="ENABLE_EXT_EVENTS" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_ADVANCED" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_PROFILE" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_EN_WR_ADD_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_FIRST_WRITE_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_LAST_WRITE_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_RESPONSE_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_RD_ADD_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_FIRST_READ_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_LAST_READ_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_EXT_EVENTS_FLAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_SW_REG_WR_FLAG" VALUE="0"/>
        <PARAMETER NAME="COUNTER_LOAD_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_perf_mon_0_0"/>
        <PARAMETER NAME="ENABLE_EXT_TRIGGERS" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A5FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_perf_mon_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slot_0_axi_aclk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slot_0_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slot_0_axi_awaddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_awprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_awlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_awsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_awburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_awcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_wdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_wstrb" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_araddr" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_arlen" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_arsize" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_arburst" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_arcache" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_arprot" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_rready" SIGIS="undef"/>
        <PORT DIR="I" NAME="capture_event" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_event" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="core_aclk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SLOT_0_AXI" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="slot_0_axi_awaddr"/>
            <PORTMAP PHYSICAL="slot_0_axi_awlen"/>
            <PORTMAP PHYSICAL="slot_0_axi_awsize"/>
            <PORTMAP PHYSICAL="slot_0_axi_awburst"/>
            <PORTMAP PHYSICAL="slot_0_axi_awlock"/>
            <PORTMAP PHYSICAL="slot_0_axi_awcache"/>
            <PORTMAP PHYSICAL="slot_0_axi_awprot"/>
            <PORTMAP PHYSICAL="slot_0_axi_awvalid"/>
            <PORTMAP PHYSICAL="slot_0_axi_awready"/>
            <PORTMAP PHYSICAL="slot_0_axi_wdata"/>
            <PORTMAP PHYSICAL="slot_0_axi_wstrb"/>
            <PORTMAP PHYSICAL="slot_0_axi_wlast"/>
            <PORTMAP PHYSICAL="slot_0_axi_wvalid"/>
            <PORTMAP PHYSICAL="slot_0_axi_wready"/>
            <PORTMAP PHYSICAL="slot_0_axi_bresp"/>
            <PORTMAP PHYSICAL="slot_0_axi_bvalid"/>
            <PORTMAP PHYSICAL="slot_0_axi_bready"/>
            <PORTMAP PHYSICAL="slot_0_axi_araddr"/>
            <PORTMAP PHYSICAL="slot_0_axi_arlen"/>
            <PORTMAP PHYSICAL="slot_0_axi_arsize"/>
            <PORTMAP PHYSICAL="slot_0_axi_arburst"/>
            <PORTMAP PHYSICAL="slot_0_axi_arlock"/>
            <PORTMAP PHYSICAL="slot_0_axi_arcache"/>
            <PORTMAP PHYSICAL="slot_0_axi_arprot"/>
            <PORTMAP PHYSICAL="slot_0_axi_arvalid"/>
            <PORTMAP PHYSICAL="slot_0_axi_arready"/>
            <PORTMAP PHYSICAL="slot_0_axi_rdata"/>
            <PORTMAP PHYSICAL="slot_0_axi_rresp"/>
            <PORTMAP PHYSICAL="slot_0_axi_rlast"/>
            <PORTMAP PHYSICAL="slot_0_axi_rvalid"/>
            <PORTMAP PHYSICAL="slot_0_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/m00_couplers/auto_cc" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_auto_cc_13"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/m00_couplers/auto_ds" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_dwidth_converter" VLNV="xilinx.com:ip:axi_dwidth_converter:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_SUPPORTS_ID" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_MAX_SPLIT_BEATS" VALUE="256"/>
        <PARAMETER NAME="C_PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="SI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="MI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="SI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="MAX_SPLIT_BEATS" VALUE="256"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_auto_ds_30"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/m00_couplers/m00_data_fifo" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_data_fifo" VLNV="xilinx.com:ip:axi_data_fifo:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WRITE_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_WRITE_FIFO_TYPE" VALUE="bram"/>
        <PARAMETER NAME="C_AXI_WRITE_FIFO_DELAY" VALUE="1"/>
        <PARAMETER NAME="C_AXI_READ_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_READ_FIFO_TYPE" VALUE="bram"/>
        <PARAMETER NAME="C_AXI_READ_FIFO_DELAY" VALUE="1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WRITE_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="READ_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="WRITE_FIFO_DELAY" VALUE="1"/>
        <PARAMETER NAME="READ_FIFO_DELAY" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_m00_data_fifo_39"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/m00_couplers/m00_regslice" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_m00_regslice_39"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/s00_couplers/auto_us_cc_df" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_dwidth_converter" VLNV="xilinx.com:ip:axi_dwidth_converter:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SUPPORTS_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_MAX_SPLIT_BEATS" VALUE="16"/>
        <PARAMETER NAME="C_PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="SI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="SI_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MAX_SPLIT_BEATS" VALUE="256"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_auto_us_cc_df_31"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/s00_couplers/s00_regslice" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_s00_regslice_35"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/s01_couplers/auto_us_cc_df" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_dwidth_converter" VLNV="xilinx.com:ip:axi_dwidth_converter:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SUPPORTS_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_MAX_SPLIT_BEATS" VALUE="16"/>
        <PARAMETER NAME="C_PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="SI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="SI_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MAX_SPLIT_BEATS" VALUE="256"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="2"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_auto_us_cc_df_32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/s01_couplers/s01_regslice" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_s01_regslice_36"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_IC_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/s02_couplers/auto_us_df" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_dwidth_converter" VLNV="xilinx.com:ip:axi_dwidth_converter:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SUPPORTS_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_MAX_SPLIT_BEATS" VALUE="16"/>
        <PARAMETER NAME="C_PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="SI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="SI_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MAX_SPLIT_BEATS" VALUE="256"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_auto_us_df_33"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/s02_couplers/s02_regslice" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="1"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_s02_regslice_37"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/s03_couplers/auto_us_df" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_dwidth_converter" VLNV="xilinx.com:ip:axi_dwidth_converter:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SUPPORTS_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_MAX_SPLIT_BEATS" VALUE="16"/>
        <PARAMETER NAME="C_PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PACKING_LEVEL" VALUE="1"/>
        <PARAMETER NAME="SI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="SI_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="MAX_SPLIT_BEATS" VALUE="256"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_auto_us_df_34"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/s03_couplers/s03_regslice" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_register_slice" VLNV="xilinx.com:ip:axi_register_slice:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_AW" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_W" VALUE="1"/>
        <PARAMETER NAME="C_REG_CONFIG_B" VALUE="7"/>
        <PARAMETER NAME="C_REG_CONFIG_AR" VALUE="0"/>
        <PARAMETER NAME="C_REG_CONFIG_R" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="REG_AW" VALUE="7"/>
        <PARAMETER NAME="REG_AR" VALUE="7"/>
        <PARAMETER NAME="REG_W" VALUE="1"/>
        <PARAMETER NAME="REG_R" VALUE="1"/>
        <PARAMETER NAME="REG_B" VALUE="7"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_s03_regslice_38"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awregion" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/axi_interconnect_2/xbar" HWVERSION="2.1" INSTANCE="memory_subsystem_axi_interconnect_2_xbar" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_crossbar" VLNV="xilinx.com:ip:axi_crossbar:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="4"/>
        <PARAMETER NAME="C_NUM_MASTER_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_NUM_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BASE_ADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="0x0000001e"/>
        <PARAMETER NAME="C_S_AXI_BASE_ID" VALUE="0x00000003000000020000000100000000"/>
        <PARAMETER NAME="C_S_AXI_THREAD_ID_WIDTH" VALUE="0x00000000000000000000000000000000"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_WRITE_CONNECTIVITY" VALUE="0x00000009"/>
        <PARAMETER NAME="C_M_AXI_READ_CONNECTIVITY" VALUE="0x00000007"/>
        <PARAMETER NAME="C_R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_SINGLE_THREAD" VALUE="0x00000000000000000000000000000000"/>
        <PARAMETER NAME="C_S_AXI_WRITE_ACCEPTANCE" VALUE="0x00000004000000040000000400000020"/>
        <PARAMETER NAME="C_S_AXI_READ_ACCEPTANCE" VALUE="0x00000004000000040000000400000004"/>
        <PARAMETER NAME="C_M_AXI_WRITE_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_M_AXI_READ_ISSUING" VALUE="0x00000008"/>
        <PARAMETER NAME="C_S_AXI_ARB_PRIORITY" VALUE="0x00000000000000000000000000000000"/>
        <PARAMETER NAME="C_M_AXI_SECURE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_CONNECTIVITY_MODE" VALUE="1"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRATEGY" VALUE="2"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="CONNECTIVITY_MODE" VALUE="SAMD"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="R_REGISTER" VALUE="0"/>
        <PARAMETER NAME="M00_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_READ_CONNECTIVITY" VALUE="0"/>
        <PARAMETER NAME="M00_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_WRITE_CONNECTIVITY" VALUE="0"/>
        <PARAMETER NAME="M00_S02_WRITE_CONNECTIVITY" VALUE="0"/>
        <PARAMETER NAME="M00_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="S00_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S01_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S02_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S03_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S04_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S05_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S06_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S07_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S08_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S09_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S10_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S11_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S12_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S13_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S14_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S15_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S00_WRITE_ACCEPTANCE" VALUE="32"/>
        <PARAMETER NAME="S01_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S02_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S03_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S04_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S05_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S06_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S07_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S08_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S09_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S10_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S11_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S12_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S13_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S14_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S15_WRITE_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S00_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S01_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S02_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S03_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S04_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S05_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S06_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S07_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S08_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S09_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S10_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S11_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S12_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S13_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S14_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="S15_READ_ACCEPTANCE" VALUE="4"/>
        <PARAMETER NAME="M00_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M02_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M03_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M04_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M05_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M06_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M07_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M08_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M09_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M10_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M11_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M12_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M13_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M14_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M15_WRITE_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M00_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M01_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M02_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M03_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M04_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M05_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M06_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M07_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M08_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M09_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M10_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M11_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M12_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M13_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M14_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="M15_READ_ISSUING" VALUE="8"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="M00_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M01_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M02_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M03_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M04_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M05_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M06_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M07_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M08_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M09_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M10_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M11_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M12_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M13_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M14_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M15_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="S00_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S01_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S02_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S03_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S04_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S05_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S06_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S07_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S08_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S09_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S10_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S11_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S12_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S13_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S14_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S15_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="S01_BASE_ID" VALUE="0x00000001"/>
        <PARAMETER NAME="S02_BASE_ID" VALUE="0x00000002"/>
        <PARAMETER NAME="S03_BASE_ID" VALUE="0x00000003"/>
        <PARAMETER NAME="S04_BASE_ID" VALUE="0x00000004"/>
        <PARAMETER NAME="S05_BASE_ID" VALUE="0x00000005"/>
        <PARAMETER NAME="S06_BASE_ID" VALUE="0x00000006"/>
        <PARAMETER NAME="S07_BASE_ID" VALUE="0x00000007"/>
        <PARAMETER NAME="S08_BASE_ID" VALUE="0x00000008"/>
        <PARAMETER NAME="S09_BASE_ID" VALUE="0x00000009"/>
        <PARAMETER NAME="S10_BASE_ID" VALUE="0x0000000a"/>
        <PARAMETER NAME="S11_BASE_ID" VALUE="0x0000000b"/>
        <PARAMETER NAME="S12_BASE_ID" VALUE="0x0000000c"/>
        <PARAMETER NAME="S13_BASE_ID" VALUE="0x0000000d"/>
        <PARAMETER NAME="S14_BASE_ID" VALUE="0x0000000e"/>
        <PARAMETER NAME="S15_BASE_ID" VALUE="0x0000000f"/>
        <PARAMETER NAME="M00_A00_BASE_ADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="M00_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A00_BASE_ADDR" VALUE="0x0000000000100000"/>
        <PARAMETER NAME="M01_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M01_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A00_BASE_ADDR" VALUE="0x0000000000200000"/>
        <PARAMETER NAME="M02_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M02_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A00_BASE_ADDR" VALUE="0x0000000000300000"/>
        <PARAMETER NAME="M03_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M03_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A00_BASE_ADDR" VALUE="0x0000000000400000"/>
        <PARAMETER NAME="M04_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M04_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A00_BASE_ADDR" VALUE="0x0000000000500000"/>
        <PARAMETER NAME="M05_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M05_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A00_BASE_ADDR" VALUE="0x0000000000600000"/>
        <PARAMETER NAME="M06_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M06_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A00_BASE_ADDR" VALUE="0x0000000000700000"/>
        <PARAMETER NAME="M07_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M07_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A00_BASE_ADDR" VALUE="0x0000000000800000"/>
        <PARAMETER NAME="M08_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M08_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A00_BASE_ADDR" VALUE="0x0000000000900000"/>
        <PARAMETER NAME="M09_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M09_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A00_BASE_ADDR" VALUE="0x0000000000a00000"/>
        <PARAMETER NAME="M10_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M10_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A00_BASE_ADDR" VALUE="0x0000000000b00000"/>
        <PARAMETER NAME="M11_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M11_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A00_BASE_ADDR" VALUE="0x0000000000c00000"/>
        <PARAMETER NAME="M12_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A00_BASE_ADDR" VALUE="0x0000000000d00000"/>
        <PARAMETER NAME="M13_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A00_BASE_ADDR" VALUE="0x0000000000e00000"/>
        <PARAMETER NAME="M14_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A00_BASE_ADDR" VALUE="0x0000000000f00000"/>
        <PARAMETER NAME="M15_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M00_A00_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="M00_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M01_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M02_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M03_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M04_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M05_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M06_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M07_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M08_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M09_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M10_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M11_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M12_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M13_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M14_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M15_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xbar_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_awlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_awsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_awburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_awlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_awcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_awprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_awqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_wlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_arlen"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_arsize"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_arburst"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_arlock"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_arcache"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_arprot"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_arqos"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_rlast"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arregion" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/memory_subsystem/mig_1" HWVERSION="2.0" INSTANCE="memory_subsystem_mig_1" IPTYPE="PERIPHERAL" MODCLASS="MEMORY_CNTLR" MODTYPE="mig_7series" VLNV="xilinx.com:ip:mig_7series:2.0">
      <PARAMETERS>
        <PARAMETER NAME="NoOfControllers" VALUE="1"/>
        <PARAMETER NAME="COMBINED_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="REFCLK_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="TEMP_MON_CONTROL" VALUE="INTERNAL"/>
        <PARAMETER NAME="POLARITY" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="USE_AXI" VALUE="1"/>
        <PARAMETER NAME="ECC" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQ_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DDR3_DQS_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR3_DM_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQS_CNT_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ADDR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="DDR3_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="DDR3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="PHASE" VALUE="0.000"/>
        <PARAMETER NAME="UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="30"/>
        <PARAMETER NAME="C_S_AXI_MEM_SIZE" VALUE="1073741824"/>
        <PARAMETER NAME="QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C0_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C0_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C0_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C0_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C0_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C1_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C1_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C1_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C1_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C1_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C1_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C2_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C2_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C2_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C2_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C2_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C2_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C3_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C3_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C3_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C3_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C3_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C3_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C4_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C4_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C4_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C4_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C4_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C4_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C5_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C5_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C5_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C5_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C5_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C5_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C6_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C6_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C6_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C6_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C6_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C6_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C7_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C7_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C7_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C7_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C7_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C7_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="XML_INPUT_FILE" VALUE="mig_a.prj"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MIG_DONT_TOUCH_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mig_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MEMORY_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xBFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="sys_rst" SIGIS="rst" SIGNAME="External_Ports_sys_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="ddr3_dq" SIGIS="undef"/>
        <PORT DIR="IO" NAME="ddr3_dqs_p" SIGIS="undef"/>
        <PORT DIR="IO" NAME="ddr3_dqs_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_addr" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_ba" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_ras_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_cas_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_we_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_reset_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_ck_p" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_ck_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_cke" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_cs_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_dm" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddr3_odt" SIGIS="undef"/>
        <PORT DIR="O" NAME="ui_clk_sync_rst" SIGIS="rst" SIGNAME="memory_subsystem_mig_1_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="ext_reset_in"/>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="ui_clk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Clk"/>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="LMB_Clk"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="core_aclk"/>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="slot_0_axi_aclk"/>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_in1"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arqos" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_locked" SIGIS="undef"/>
        <PORT DIR="I" NAME="sys_clk_p" SIGIS="undef" SIGNAME="External_Ports_CLK_IN1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_IN1_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sys_clk_n" SIGIS="undef" SIGNAME="External_Ports_CLK_IN1_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_IN1_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="init_calib_complete" SIGIS="undef"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE NAME="DDR3">
          <PORTMAPS>
            <PORTMAP PHYSICAL="ddr3_dq"/>
            <PORTMAP PHYSICAL="ddr3_dqs_p"/>
            <PORTMAP PHYSICAL="ddr3_dqs_n"/>
            <PORTMAP PHYSICAL="ddr3_addr"/>
            <PORTMAP PHYSICAL="ddr3_ba"/>
            <PORTMAP PHYSICAL="ddr3_ras_n"/>
            <PORTMAP PHYSICAL="ddr3_cas_n"/>
            <PORTMAP PHYSICAL="ddr3_we_n"/>
            <PORTMAP PHYSICAL="ddr3_reset_n"/>
            <PORTMAP PHYSICAL="ddr3_ck_p"/>
            <PORTMAP PHYSICAL="ddr3_ck_n"/>
            <PORTMAP PHYSICAL="ddr3_cke"/>
            <PORTMAP PHYSICAL="ddr3_cs_n"/>
            <PORTMAP PHYSICAL="ddr3_dm"/>
            <PORTMAP PHYSICAL="ddr3_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awqos"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arqos"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SYS_CLK" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="sys_clk_p"/>
            <PORTMAP PHYSICAL="sys_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/axi_uartlite_1" HWVERSION="2.0" INSTANCE="processor_subsystem_axi_uartlite_1" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="axi_uartlite" VLNV="xilinx.com:ip:axi_uartlite:2.0">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="50000000"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_BAUDRATE" VALUE="9600"/>
        <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
        <PARAMETER NAME="C_USE_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_ODD_PARITY" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ_d" VALUE="50"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_uartlite_1_0"/>
        <PARAMETER NAME="PARITY" VALUE="No_Parity"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="UARTLITE_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40600000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4060FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="processor_subsystem_axi_uartlite_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_axi_uartlite_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE NAME="UART">
          <PORTMAPS>
            <PORTMAP PHYSICAL="rx"/>
            <PORTMAP PHYSICAL="tx"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/blk_mem_gen_1" HWVERSION="8.1" INSTANCE="processor_subsystem_blk_mem_gen_1" IPTYPE="PERIPHERAL" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="design_1_blk_mem_gen_1_0.mem"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_RST_TYPE" VALUE="SYNC"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="32768"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_blk_mem_gen_1_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="32768"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="design_1_blk_mem_gen_1_0.mem"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wea" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="addra" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dina" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="douta" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="BRAM_Clk_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="BRAM_Rst_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="BRAM_EN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="web" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="BRAM_WEN_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="addrb" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="BRAM_Addr_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dinb" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="BRAM_Dout_A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="doutb" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="BRAM_Din_A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_blk_mem_gen_1_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="wea"/>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="rsta"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_subsystem_blk_mem_gen_1_BRAM_PORTB" NAME="BRAM_PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="web"/>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="rstb"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/clk_wiz_1" HWVERSION="5.1" INSTANCE="processor_subsystem_clk_wiz_1" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.1">
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="design_1_clk_wiz_1_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="4"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="CLK_OUT1____50.000______0.000______50.0______132.683_____87.180"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="CLK_OUT2___200.000______0.000______50.0______102.086_____87.180"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="CLK_OUT3___150.000______0.000______50.0______107.567_____87.180"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="CLK_OUT4___100.000______0.000______50.0______115.831_____87.180"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="150.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="150.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="12.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="24.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="6"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="8"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_wiz_1_0"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="4"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="150.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="12.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="24.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="6"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="8"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="12"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="132.683"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="87.180"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="102.086"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="87.180"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="107.567"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="87.180"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="115.831"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="87.180"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="processor_clk"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="aclk"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="aclk"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="O" NAME="clk_out3" SIGIS="clk"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_out4" SIGIS="clk"/>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="memory_subsystem_mig_1_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/interconnect/axi_iic_1" HWVERSION="2.0" INSTANCE="processor_subsystem_interconnect_axi_iic_1" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="axi_iic" VLNV="xilinx.com:ip:axi_iic:2.0">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_IIC_FREQ" VALUE="100000"/>
        <PARAMETER NAME="C_TEN_BIT_ADR" VALUE="0"/>
        <PARAMETER NAME="C_GPO_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_ACLK_FREQ_HZ" VALUE="50000000"/>
        <PARAMETER NAME="C_SCL_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_INERTIAL_DELAY" VALUE="0"/>
        <PARAMETER NAME="C_SDA_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_SMBUS_PMBUS_HOST" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_iic_1_0"/>
        <PARAMETER NAME="TEN_BIT_ADR" VALUE="7_bit"/>
        <PARAMETER NAME="AXI_ACLK_FREQ_MHZ" VALUE="50"/>
        <PARAMETER NAME="IIC_FREQ_KHZ" VALUE="100"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="true"/>
        <PARAMETER NAME="IIC_BOARD_INTERFACE" VALUE="iic_main"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40800000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4080FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iic2intc_irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="processor_subsystem_interconnect_axi_iic_1_iic2intc_irpt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_iic_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="sda_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="sda_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="scl_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="scl_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="scl_t" SIGIS="undef"/>
        <PORT DIR="O" NAME="gpo" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE NAME="IIC">
          <PORTMAPS>
            <PORTMAP PHYSICAL="scl_i"/>
            <PORTMAP PHYSICAL="scl_o"/>
            <PORTMAP PHYSICAL="scl_t"/>
            <PORTMAP PHYSICAL="sda_i"/>
            <PORTMAP PHYSICAL="sda_o"/>
            <PORTMAP PHYSICAL="sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="processor_subsystem_interconnect_axi_intc_1" INTC_INDEX="0" PRIORITY="1"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/interconnect/axi_intc_1" HWVERSION="4.1" INSTANCE="processor_subsystem_interconnect_axi_intc_1" IPTYPE="PERIPHERAL" MODCLASS="INTERRUPT_CNTLR" MODTYPE="axi_intc" VLNV="xilinx.com:ip:axi_intc:4.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_intc_inst"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="5"/>
        <PARAMETER NAME="C_NUM_SW_INTR" VALUE="0"/>
        <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0xfffffff0"/>
        <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0xffffffff"/>
        <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0xffffffff"/>
        <PARAMETER NAME="C_ASYNC_INTR" VALUE="0xFFFFFFE9"/>
        <PARAMETER NAME="C_NUM_SYNC_FF" VALUE="2"/>
        <PARAMETER NAME="C_IVAR_RESET_VALUE" VALUE="0x00000010"/>
        <PARAMETER NAME="C_ENABLE_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ILR" VALUE="0"/>
        <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="0x1"/>
        <PARAMETER NAME="C_DISABLE_SYNCHRONIZERS" VALUE="1"/>
        <PARAMETER NAME="C_MB_CLK_NOT_CONNECTED" VALUE="1"/>
        <PARAMETER NAME="C_HAS_FAST" VALUE="1"/>
        <PARAMETER NAME="C_EN_CASCADE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CASCADE_MASTER" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_intc_1_0"/>
        <PARAMETER NAME="Sense_of_IRQ_Level_Type" VALUE="Active_High"/>
        <PARAMETER NAME="Sense_of_IRQ_Edge_Type" VALUE="Rising"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="INTR_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41200000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4120FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="intr" SENSITIVITY="EDGE_RISING:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="processor_subsystem_axi_uartlite_1_interrupt &amp; video_pipeline_video_out_v_tc_1_irq &amp; processor_subsystem_interconnect_axi_timer_1_interrupt &amp; processor_subsystem_interconnect_axi_iic_1_iic2intc_irpt &amp; video_pipeline_video_out_v_osd_1_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="interrupt"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="irq"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="interrupt"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="iic2intc_irpt"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="processor_clk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="processor_rst" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="processor_ack" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_processor_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Interrupt_Ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt_address" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_interrupt_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Interrupt_Address"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar" NAME="s_axi" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_intc_1_interrupt" NAME="interrupt" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="processor_ack"/>
            <PORTMAP PHYSICAL="interrupt_address"/>
            <PORTMAP PHYSICAL="irq"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <INTERRUPTINFO INTC_INDEX="0" TYPE="CONTROLLER">
        <SOURCE INSTANCE="processor_subsystem_interconnect_axi_timer_1" PRIORITY="0" SIGNAME="processor_subsystem_interconnect_axi_timer_1_interrupt"/>
        <SOURCE INSTANCE="processor_subsystem_interconnect_axi_iic_1" PRIORITY="1" SIGNAME="processor_subsystem_interconnect_axi_iic_1_iic2intc_irpt"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/interconnect/axi_interconnect_1/s00_couplers/auto_cc" HWVERSION="2.1" INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_clock_converter" VLNV="xilinx.com:ip:axi_clock_converter:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ACLK_RATIO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_ACLK_RATIO" VALUE="2"/>
        <PARAMETER NAME="C_AXI_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="ACLK_RATIO" VALUE="1:2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_auto_cc_12"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awprot" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="M_AXI_DP_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="m_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awprot" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/interconnect/axi_interconnect_1/xbar" HWVERSION="2.1" INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="axi_crossbar" VLNV="xilinx.com:ip:axi_crossbar:2.1">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_NUM_SLAVE_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_MASTER_SLOTS" VALUE="12"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="2"/>
        <PARAMETER NAME="C_NUM_ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BASE_ADDR" VALUE="0x0000000044a600000000000044a400000000000044a5000000000000414000000000000044a300000000000044a200000000000044a100000000000044a0000000000000408000000000000041c0000000000000406000000000000041200000"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="0x0000001000000010000000100000000c0000001000000010000000100000001000000010000000100000001000000010"/>
        <PARAMETER NAME="C_S_AXI_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_THREAD_ID_WIDTH" VALUE="0x00000000"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_WRITE_CONNECTIVITY" VALUE="0x000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER NAME="C_M_AXI_READ_CONNECTIVITY" VALUE="0x000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER NAME="C_R_REGISTER" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_SINGLE_THREAD" VALUE="0x00000001"/>
        <PARAMETER NAME="C_S_AXI_WRITE_ACCEPTANCE" VALUE="0x00000001"/>
        <PARAMETER NAME="C_S_AXI_READ_ACCEPTANCE" VALUE="0x00000001"/>
        <PARAMETER NAME="C_M_AXI_WRITE_ISSUING" VALUE="0x000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER NAME="C_M_AXI_READ_ISSUING" VALUE="0x000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER NAME="C_S_AXI_ARB_PRIORITY" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_SECURE" VALUE="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="C_CONNECTIVITY_MODE" VALUE="0"/>
        <PARAMETER NAME="ADDR_RANGES" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="12"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONNECTIVITY_MODE" VALUE="SASD"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="R_REGISTER" VALUE="1"/>
        <PARAMETER NAME="M00_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_READ_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M00_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M01_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M02_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M03_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M04_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M05_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M06_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M07_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M08_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M09_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M10_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M11_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M12_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M13_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M14_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S00_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S01_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S02_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S03_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S04_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S05_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S06_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S07_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S08_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S09_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S10_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S11_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S12_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S13_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S14_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="M15_S15_WRITE_CONNECTIVITY" VALUE="1"/>
        <PARAMETER NAME="S00_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S01_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S02_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S03_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S04_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S05_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S06_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S07_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S08_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S09_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S10_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S11_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S12_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S13_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S14_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S15_THREAD_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="S00_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S01_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S02_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S03_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S04_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S05_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S06_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S07_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S08_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S09_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S10_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S11_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S12_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S13_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S14_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S15_WRITE_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S00_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S01_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S02_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S03_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S04_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S05_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S06_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S07_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S08_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S09_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S10_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S11_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S12_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S13_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S14_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="S15_READ_ACCEPTANCE" VALUE="1"/>
        <PARAMETER NAME="M00_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M01_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M02_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M03_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M04_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M05_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M06_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M07_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M08_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M09_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M10_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M11_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M12_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M13_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M14_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M15_WRITE_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M00_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M01_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M02_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M03_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M04_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M05_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M06_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M07_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M08_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M09_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M10_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M11_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M12_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M13_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M14_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="M15_READ_ISSUING" VALUE="1"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="M00_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M01_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M02_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M03_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M04_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M05_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M06_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M07_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M08_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M09_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M10_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M11_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M12_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M13_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M14_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="M15_ERR_MODE" VALUE="0"/>
        <PARAMETER NAME="S00_SINGLE_THREAD" VALUE="1"/>
        <PARAMETER NAME="S01_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S02_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S03_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S04_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S05_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S06_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S07_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S08_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S09_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S10_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S11_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S12_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S13_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S14_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="S15_SINGLE_THREAD" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_BASE_ID" VALUE="0x00000000"/>
        <PARAMETER NAME="S01_BASE_ID" VALUE="0x00000001"/>
        <PARAMETER NAME="S02_BASE_ID" VALUE="0x00000002"/>
        <PARAMETER NAME="S03_BASE_ID" VALUE="0x00000003"/>
        <PARAMETER NAME="S04_BASE_ID" VALUE="0x00000004"/>
        <PARAMETER NAME="S05_BASE_ID" VALUE="0x00000005"/>
        <PARAMETER NAME="S06_BASE_ID" VALUE="0x00000006"/>
        <PARAMETER NAME="S07_BASE_ID" VALUE="0x00000007"/>
        <PARAMETER NAME="S08_BASE_ID" VALUE="0x00000008"/>
        <PARAMETER NAME="S09_BASE_ID" VALUE="0x00000009"/>
        <PARAMETER NAME="S10_BASE_ID" VALUE="0x0000000a"/>
        <PARAMETER NAME="S11_BASE_ID" VALUE="0x0000000b"/>
        <PARAMETER NAME="S12_BASE_ID" VALUE="0x0000000c"/>
        <PARAMETER NAME="S13_BASE_ID" VALUE="0x0000000d"/>
        <PARAMETER NAME="S14_BASE_ID" VALUE="0x0000000e"/>
        <PARAMETER NAME="S15_BASE_ID" VALUE="0x0000000f"/>
        <PARAMETER NAME="M00_A00_BASE_ADDR" VALUE="0x0000000041200000"/>
        <PARAMETER NAME="M00_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M00_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A00_BASE_ADDR" VALUE="0x0000000040600000"/>
        <PARAMETER NAME="M01_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M01_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A00_BASE_ADDR" VALUE="0x0000000041c00000"/>
        <PARAMETER NAME="M02_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M02_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A00_BASE_ADDR" VALUE="0x0000000040800000"/>
        <PARAMETER NAME="M03_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M03_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A00_BASE_ADDR" VALUE="0x0000000044a00000"/>
        <PARAMETER NAME="M04_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M04_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A00_BASE_ADDR" VALUE="0x0000000044a10000"/>
        <PARAMETER NAME="M05_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M05_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A00_BASE_ADDR" VALUE="0x0000000044a20000"/>
        <PARAMETER NAME="M06_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M06_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A00_BASE_ADDR" VALUE="0x0000000044a30000"/>
        <PARAMETER NAME="M07_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M07_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A00_BASE_ADDR" VALUE="0x0000000041400000"/>
        <PARAMETER NAME="M08_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M08_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A00_BASE_ADDR" VALUE="0x0000000044a50000"/>
        <PARAMETER NAME="M09_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M09_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A00_BASE_ADDR" VALUE="0x0000000044a40000"/>
        <PARAMETER NAME="M10_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M10_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A00_BASE_ADDR" VALUE="0x0000000044a60000"/>
        <PARAMETER NAME="M11_A01_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A02_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A03_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A04_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A05_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A06_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A07_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A08_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A09_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A10_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A11_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A12_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A13_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A14_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M11_A15_BASE_ADDR" VALUE="0xffffffffffffffff"/>
        <PARAMETER NAME="M12_A00_BASE_ADDR" VALUE="0x0000000000c00000"/>
        <PARAMETER NAME="M12_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M12_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A00_BASE_ADDR" VALUE="0x0000000000d00000"/>
        <PARAMETER NAME="M13_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M13_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A00_BASE_ADDR" VALUE="0x0000000000e00000"/>
        <PARAMETER NAME="M14_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M14_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A00_BASE_ADDR" VALUE="0x0000000000f00000"/>
        <PARAMETER NAME="M15_A01_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A02_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A03_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A04_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A05_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A06_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A07_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A08_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A09_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A10_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A11_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A12_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A13_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A14_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M15_A15_BASE_ADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="M00_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M00_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M00_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M01_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M01_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M02_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M02_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M03_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M03_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M04_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M04_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M05_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M05_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M06_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M06_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M07_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M07_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M08_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M08_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M09_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M09_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M10_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M10_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A00_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="M11_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M11_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M12_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M12_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M13_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M13_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M14_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M14_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A00_ADDR_WIDTH" VALUE="12"/>
        <PARAMETER NAME="M15_A01_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A02_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A03_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A04_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A05_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A06_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A07_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A08_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A09_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A10_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A11_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A12_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A13_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A14_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="M15_A15_ADDR_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xbar_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awprot" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arprot" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/interconnect/axi_timer_1" HWVERSION="2.0" INSTANCE="processor_subsystem_interconnect_axi_timer_1" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="axi_timer" VLNV="xilinx.com:ip:axi_timer:2.0">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ONE_TIMER_ONLY" VALUE="0"/>
        <PARAMETER NAME="C_TRIG0_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_TRIG1_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_GEN0_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_GEN1_ASSERT" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_timer_1_0"/>
        <PARAMETER NAME="TRIG0_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="TRIG1_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="GEN0_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="GEN1_ASSERT" VALUE="Active_High"/>
        <PARAMETER NAME="COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="mode_64bit" VALUE="0"/>
        <PARAMETER NAME="enable_timer2" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="capturetrig0" SIGIS="undef"/>
        <PORT DIR="I" NAME="capturetrig1" SIGIS="undef"/>
        <PORT DIR="O" NAME="generateout0" SIGIS="undef"/>
        <PORT DIR="O" NAME="generateout1" SIGIS="undef"/>
        <PORT DIR="O" NAME="pwm0" SIGIS="undef"/>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="processor_subsystem_interconnect_axi_timer_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef"/>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="processor_subsystem_interconnect_axi_intc_1" INTC_INDEX="0" PRIORITY="0"/>
      </INTERRUPTINFO>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/lmb_bram_if_cntlr_1" HWVERSION="4.0" INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" IPTYPE="PERIPHERAL" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_MASK" VALUE="0xc0000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x00800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x00800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x00800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_lmb_bram_if_cntlr_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ABus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteDBus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_BE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_DBus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_rstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_clkb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Addr_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_enb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_WEN_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_web">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Dout_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_dinb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_Din_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_lmb_v10_1" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="LMB_ABus"/>
            <PORTMAP PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP PHYSICAL="LMB_BE"/>
            <PORTMAP PHYSICAL="Sl_CE"/>
            <PORTMAP PHYSICAL="Sl_DBus"/>
            <PORTMAP PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP PHYSICAL="Sl_Ready"/>
            <PORTMAP PHYSICAL="Sl_UE"/>
            <PORTMAP PHYSICAL="Sl_Wait"/>
            <PORTMAP PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_subsystem_blk_mem_gen_1_BRAM_PORTB" NAME="BRAM_PORT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP PHYSICAL="BRAM_Din_A"/>
            <PORTMAP PHYSICAL="BRAM_EN_A"/>
            <PORTMAP PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/lmb_bram_if_cntlr_2" HWVERSION="4.0" INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" IPTYPE="PERIPHERAL" MODCLASS="MEMORY_CNTLR" MODTYPE="lmb_bram_if_cntlr" VLNV="xilinx.com:ip:lmb_bram_if_cntlr:4.0">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_MASK" VALUE="0x80000000"/>
        <PARAMETER NAME="C_MASK1" VALUE="0x00800000"/>
        <PARAMETER NAME="C_MASK2" VALUE="0x00800000"/>
        <PARAMETER NAME="C_MASK3" VALUE="0x00800000"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_CE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_UE_FAILING_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_STATUS_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_COUNTER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ACCESS" VALUE="2"/>
        <PARAMETER NAME="C_NUM_LMB" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_lmb_bram_if_cntlr_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0001FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_Rst" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ABus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteDBus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="LMB_BE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_DBus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Ready" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_Wait" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_UE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Sl_CE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Rst_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Clk_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Addr_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_EN_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_WEN_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BRAM_Dout_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_Din_A" SIGIS="undef" SIGNAME="processor_subsystem_blk_mem_gen_1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_blk_mem_gen_1" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_lmb_v10_2" NAME="SLMB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="LMB_ABus"/>
            <PORTMAP PHYSICAL="LMB_AddrStrobe"/>
            <PORTMAP PHYSICAL="LMB_BE"/>
            <PORTMAP PHYSICAL="Sl_CE"/>
            <PORTMAP PHYSICAL="Sl_DBus"/>
            <PORTMAP PHYSICAL="LMB_ReadStrobe"/>
            <PORTMAP PHYSICAL="Sl_Ready"/>
            <PORTMAP PHYSICAL="Sl_UE"/>
            <PORTMAP PHYSICAL="Sl_Wait"/>
            <PORTMAP PHYSICAL="LMB_WriteDBus"/>
            <PORTMAP PHYSICAL="LMB_WriteStrobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_subsystem_blk_mem_gen_1_BRAM_PORTA" NAME="BRAM_PORT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP PHYSICAL="BRAM_Dout_A"/>
            <PORTMAP PHYSICAL="BRAM_Din_A"/>
            <PORTMAP PHYSICAL="BRAM_EN_A"/>
            <PORTMAP PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP PHYSICAL="BRAM_WEN_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/lmb_v10_1" HWVERSION="3.0" INSTANCE="processor_subsystem_lmb_v10_1" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_lmb_v10_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="undef" SIGNAME="processor_subsystem_proc_sys_reset_1_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_ABus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Data_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Read_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Write_Strobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="D_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_DBus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_M_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Data_Write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_BE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_M_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Byte_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_DBus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_Ready" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_Wait" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_UE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_CE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ABus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadDBus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Data_Read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteDBus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="DReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="DWait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="DUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="DCE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_BE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_1_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/lmb_v10_2" HWVERSION="3.0" INSTANCE="processor_subsystem_lmb_v10_2" IPTYPE="BUS" MODCLASS="BUS" MODTYPE="lmb_v10" VLNV="xilinx.com:ip:lmb_v10:3.0">
      <PARAMETERS>
        <PARAMETER NAME="C_LMB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_LMB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_LMB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_lmb_v10_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="LMB_Clk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SYS_Rst" SIGIS="undef" SIGNAME="processor_subsystem_proc_sys_reset_1_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Rst" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_ABus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Instr_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_ReadStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="IFetch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_WriteStrobe" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AddrStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="I_AS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_DBus" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_BE" SIGIS="undef"/>
        <PORT DIR="I" NAME="Sl_DBus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_Sl_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="Sl_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_Ready" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_Sl_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="Sl_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_Wait" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_Sl_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="Sl_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_UE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_Sl_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="Sl_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sl_CE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_Sl_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="Sl_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ABus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_LMB_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="LMB_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_LMB_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="LMB_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_LMB_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="LMB_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_AddrStrobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_LMB_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="LMB_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_ReadDBus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_WriteDBus" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_LMB_WriteDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="LMB_WriteDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Ready" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="IReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_Wait" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="IWAIT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_UE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="IUE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_CE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="ICE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LMB_BE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_bram_if_cntlr_2_LMB_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="LMB_BE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/mdm_1" HWVERSION="3.0" INSTANCE="processor_subsystem_mdm_1" IPTYPE="PERIPHERAL" MODCLASS="DEBUG" MODTYPE="mdm" VLNV="xilinx.com:ip:mdm:3.0">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_JTAG_CHAIN" VALUE="2"/>
        <PARAMETER NAME="C_USE_BSCAN" VALUE="0"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_MB_DBG_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_USE_UART" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_XMTC" VALUE="0"/>
        <PARAMETER NAME="C_BRK" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mdm_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x41400000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x41400FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="Debug_SYS_Rst" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="mb_debug_sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Clk_0" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Dbg_Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDI_0" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_TDI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Dbg_TDI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDO_0" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_TDO_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Dbg_TDO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Reg_En_0" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_Reg_En_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Dbg_Reg_En"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Capture_0" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_Capture_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Dbg_Capture"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Shift_0" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_Shift_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Dbg_Shift"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Update_0" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_Update_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Dbg_Update"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_Rst_0" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_Rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Debug_Rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_subsystem_mdm_1_MBDEBUG_0" NAME="MBDEBUG_0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Dbg_Capture_0"/>
            <PORTMAP PHYSICAL="Dbg_Clk_0"/>
            <PORTMAP PHYSICAL="Dbg_Reg_En_0"/>
            <PORTMAP PHYSICAL="Dbg_Rst_0"/>
            <PORTMAP PHYSICAL="Dbg_Shift_0"/>
            <PORTMAP PHYSICAL="Dbg_TDI_0"/>
            <PORTMAP PHYSICAL="Dbg_TDO_0"/>
            <PORTMAP PHYSICAL="Dbg_Update_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/microblaze_1" HWVERSION="9.2" INSTANCE="processor_subsystem_microblaze_1" IPTYPE="PROCESSOR" MODCLASS="PROCESSOR" MODTYPE="microblaze" PROCTYPE="microblaze" VLNV="xilinx.com:ip:microblaze:9.2">
      <PARAMETERS>
        <PARAMETER NAME="C_SCO" VALUE="0"/>
        <PARAMETER NAME="C_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="C_USE_CONFIG_RESET" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_TOLERANT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_USE_CE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_DATA_SIZE" VALUE="32"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="design_1_microblaze_1_0"/>
        <PARAMETER NAME="C_AVOID_PRIMITIVES" VALUE="0"/>
        <PARAMETER NAME="C_AREA_OPTIMIZED" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT" VALUE="2"/>
        <PARAMETER NAME="C_BASE_VECTORS" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_DP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DP_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_D_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IP_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IP_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IP_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_I_BUS_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_D_LMB" VALUE="1"/>
        <PARAMETER NAME="C_D_AXI" VALUE="1"/>
        <PARAMETER NAME="C_I_LMB" VALUE="1"/>
        <PARAMETER NAME="C_I_AXI" VALUE="0"/>
        <PARAMETER NAME="C_USE_MSR_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_USE_PCMP_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_USE_BARREL" VALUE="1"/>
        <PARAMETER NAME="C_USE_DIV" VALUE="0"/>
        <PARAMETER NAME="C_USE_HW_MUL" VALUE="1"/>
        <PARAMETER NAME="C_USE_FPU" VALUE="0"/>
        <PARAMETER NAME="C_USE_REORDER_INSTR" VALUE="1"/>
        <PARAMETER NAME="C_UNALIGNED_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_ILL_OPCODE_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_DIV_ZERO_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FPU_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_FSL_EXCEPTION" VALUE="0"/>
        <PARAMETER NAME="C_USE_STACK_PROTECTION" VALUE="0"/>
        <PARAMETER NAME="C_USE_INTERRUPT" VALUE="2"/>
        <PARAMETER NAME="C_USE_EXT_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXT_NM_BRK" VALUE="0"/>
        <PARAMETER NAME="C_USE_MMU" VALUE="0"/>
        <PARAMETER NAME="C_MMU_DTLB_SIZE" VALUE="4"/>
        <PARAMETER NAME="C_MMU_ITLB_SIZE" VALUE="2"/>
        <PARAMETER NAME="C_MMU_TLB_ACCESS" VALUE="3"/>
        <PARAMETER NAME="C_MMU_ZONES" VALUE="16"/>
        <PARAMETER NAME="C_MMU_PRIVILEGED_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRANCH_TARGET_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_BRANCH_TARGET_CACHE_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_PC_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PVR" VALUE="0"/>
        <PARAMETER NAME="C_PVR_USER1" VALUE="0x00"/>
        <PARAMETER NAME="C_PVR_USER2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_DYNAMIC_BUS_SIZING" VALUE="0"/>
        <PARAMETER NAME="C_RESET_MSR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_OPCODE_0x0_ILLEGAL" VALUE="0"/>
        <PARAMETER NAME="C_DEBUG_ENABLED" VALUE="1"/>
        <PARAMETER NAME="C_NUMBER_OF_PC_BRK" VALUE="1"/>
        <PARAMETER NAME="C_NUMBER_OF_RD_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_NUMBER_OF_WR_ADDR_BRK" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_IS_EDGE" VALUE="0"/>
        <PARAMETER NAME="C_EDGE_IS_POSITIVE" VALUE="0"/>
        <PARAMETER NAME="C_ASYNC_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="C_FSL_LINKS" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXTENDED_FSL_INSTR" VALUE="0"/>
        <PARAMETER NAME="C_M0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXIS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ICACHE_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_ICACHE_HIGHADDR" VALUE="0xffffffff"/>
        <PARAMETER NAME="C_USE_ICACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_ICACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_TAG_BITS" VALUE="17"/>
        <PARAMETER NAME="C_CACHE_BYTE_SIZE" VALUE="16384"/>
        <PARAMETER NAME="C_ICACHE_LINE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_ICACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_ICACHE_STREAMS" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_VICTIMS" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_ICACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_IC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_IC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_IC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_DCACHE_HIGHADDR" VALUE="0xffffffff"/>
        <PARAMETER NAME="C_USE_DCACHE" VALUE="1"/>
        <PARAMETER NAME="C_ALLOW_DCACHE_WR" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_ADDR_TAG" VALUE="17"/>
        <PARAMETER NAME="C_DCACHE_BYTE_SIZE" VALUE="16384"/>
        <PARAMETER NAME="C_DCACHE_LINE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_DCACHE_ALWAYS_USED" VALUE="1"/>
        <PARAMETER NAME="C_DCACHE_USE_WRITEBACK" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_VICTIMS" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_FORCE_TAG_LUTRAM" VALUE="0"/>
        <PARAMETER NAME="C_DCACHE_DATA_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DC_EXCLUSIVE_ACCESS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_VALUE" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_DC_AWUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_ARUSER_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_M_AXI_DC_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DC_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_LOCKSTEP_SELECT" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DISCRETE_PORTS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_DC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_IC_USER_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="G_TEMPLATE_LIST" VALUE="0"/>
        <PARAMETER NAME="G_USE_EXCEPTIONS" VALUE="0"/>
        <PARAMETER NAME="C_M0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S0_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S1_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S2_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S3_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S4_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S5_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S6_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S7_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S8_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S9_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S10_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S11_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S12_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S13_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S14_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_M15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="C_S15_AXIS_PROTOCOL" VALUE="GENERIC"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_microblaze_1_0"/>
        <PARAMETER NAME="C_ENDIANNESS" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PROCESSOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="microblaze"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="memory_subsystem_mig_1_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Reset" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="mb_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="processor_subsystem_interconnect_axi_intc_1_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Interrupt_Address" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_interrupt_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="interrupt_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Interrupt_Ack" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_intc_1_processor_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="processor_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Instr_Addr" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Instr" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IFetch" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I_AS" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IReady" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IWAIT" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ICE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IUE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_2_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Data_Addr" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_M_ABus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="M_ABus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Data_Read" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_LMB_ReadDBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="LMB_ReadDBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Data_Write" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_M_DBus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="M_DBus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AS" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_M_AddrStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="M_AddrStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Read_Strobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_M_ReadStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="M_ReadStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Write_Strobe" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_M_WriteStrobe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="M_WriteStrobe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DReady" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_LMB_Ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="LMB_Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DWait" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_LMB_Wait">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="LMB_Wait"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DCE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_LMB_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="LMB_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DUE" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_LMB_UE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="LMB_UE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Byte_Enable" SIGIS="undef" SIGNAME="processor_subsystem_lmb_v10_1_M_BE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="M_BE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWADDR" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWPROT" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WDATA" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WSTRB" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BRESP" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARADDR" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARPROT" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RDATA" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RRESP" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Clk" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_Clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="Dbg_Clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_TDI" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_TDI_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="Dbg_TDI_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dbg_TDO" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_TDO_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="Dbg_TDO_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Reg_En" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_Reg_En_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="Dbg_Reg_En_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Shift" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_Shift_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="Dbg_Shift_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Capture" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_Capture_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="Dbg_Capture_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Dbg_Update" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_Update_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="Dbg_Update_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Debug_Rst" SIGIS="undef" SIGNAME="processor_subsystem_mdm_1_Dbg_Rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="Dbg_Rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_AWID" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_AWADDR" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_AWLEN" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_AWSIZE" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_AWBURST" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_AWLOCK" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_AWCACHE" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_AWPROT" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_AWQOS" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_IC_AWREADY" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_WDATA" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_WSTRB" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_WLAST" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_WVALID" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_IC_WREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_IC_BID" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_IC_BRESP" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_IC_BVALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_BREADY" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_ARID" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_IC_ARADDR" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARLEN" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARSIZE" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARBURST" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARLOCK" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARCACHE" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARPROT" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARQOS" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_ARVALID" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_ARREADY" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RID" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_IC_RDATA" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RRESP" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RLAST" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_IC_RVALID" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_IC_RREADY" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWID" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_DC_AWADDR" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWLEN" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWSIZE" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWBURST" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWLOCK" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWCACHE" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWPROT" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWQOS" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_AWVALID" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_AWREADY" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WDATA" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WSTRB" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WLAST" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_WVALID" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_WREADY" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_BRESP" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_BID" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_DC_BVALID" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_BREADY" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARID" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_DC_ARADDR" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARLEN" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARSIZE" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARBURST" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARLOCK" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARCACHE" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARPROT" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARQOS" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_ARVALID" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_ARREADY" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RID" SIGIS="undef"/>
        <PORT DIR="I" NAME="M_AXI_DC_RDATA" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RRESP" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RLAST" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DC_RVALID" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DC_RREADY" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_intc_1_interrupt" NAME="INTERRUPT" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Interrupt_Ack"/>
            <PORTMAP PHYSICAL="Interrupt_Address"/>
            <PORTMAP PHYSICAL="Interrupt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_subsystem_lmb_v10_1" NAME="DLMB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Data_Addr"/>
            <PORTMAP PHYSICAL="D_AS"/>
            <PORTMAP PHYSICAL="Byte_Enable"/>
            <PORTMAP PHYSICAL="DCE"/>
            <PORTMAP PHYSICAL="Data_Read"/>
            <PORTMAP PHYSICAL="Read_Strobe"/>
            <PORTMAP PHYSICAL="DReady"/>
            <PORTMAP PHYSICAL="DUE"/>
            <PORTMAP PHYSICAL="DWait"/>
            <PORTMAP PHYSICAL="Data_Write"/>
            <PORTMAP PHYSICAL="Write_Strobe"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_subsystem_lmb_v10_2" NAME="ILMB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Instr_Addr"/>
            <PORTMAP PHYSICAL="I_AS"/>
            <PORTMAP PHYSICAL="ICE"/>
            <PORTMAP PHYSICAL="Instr"/>
            <PORTMAP PHYSICAL="IFetch"/>
            <PORTMAP PHYSICAL="IReady"/>
            <PORTMAP PHYSICAL="IUE"/>
            <PORTMAP PHYSICAL="IWAIT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" NAME="M_AXI_DP" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" NAME="M_AXI_DC" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_DC_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DC_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DC_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_BID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DC_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DC_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_RDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DC_RID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DC_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DC_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DC_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DC_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DC_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DC_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DC_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_DC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" NAME="M_AXI_IC" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_IC_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_IC_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_IC_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_BID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_IC_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_IC_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_RDATA"/>
            <PORTMAP PHYSICAL="M_AXI_IC_RID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_IC_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_IC_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_IC_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_IC_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_IC_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_IC_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_IC_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_IC_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processor_subsystem_mdm_1_MBDEBUG_0" NAME="DEBUG" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="Dbg_Capture"/>
            <PORTMAP PHYSICAL="Dbg_Clk"/>
            <PORTMAP PHYSICAL="Dbg_Reg_En"/>
            <PORTMAP PHYSICAL="Debug_Rst"/>
            <PORTMAP PHYSICAL="Dbg_Shift"/>
            <PORTMAP PHYSICAL="Dbg_TDI"/>
            <PORTMAP PHYSICAL="Dbg_TDO"/>
            <PORTMAP PHYSICAL="Dbg_Update"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="video_pipeline_v_tpg_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x44A30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A3FFFF" INSTANCE="video_pipeline_video_out_v_tc_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x44A40000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A4FFFF" INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x44A20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A2FFFF" INSTANCE="video_pipeline_video_out_v_osd_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x44A60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A6FFFF" INSTANCE="video_pipeline_video_out_v_cresample_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="memory_subsystem_mig_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x41400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41400FFF" INSTANCE="processor_subsystem_mdm_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x44A10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A1FFFF" INSTANCE="video_pipeline_axi_vdma_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x40600000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4060FFFF" INSTANCE="processor_subsystem_axi_uartlite_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x41C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x41C0FFFF" INSTANCE="processor_subsystem_interconnect_axi_timer_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x44A50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A5FFFF" INSTANCE="axi_perf_mon_0" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x41200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4120FFFF" INSTANCE="processor_subsystem_interconnect_axi_intc_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x40800000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4080FFFF" INSTANCE="processor_subsystem_interconnect_axi_iic_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="memory_subsystem_mig_1" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0001FFFF" INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="video_pipeline_v_tpg_1"/>
        <PERIPHERAL INSTANCE="video_pipeline_video_out_v_tc_1"/>
        <PERIPHERAL INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0"/>
        <PERIPHERAL INSTANCE="video_pipeline_video_out_v_osd_1"/>
        <PERIPHERAL INSTANCE="video_pipeline_video_out_v_cresample_0"/>
        <PERIPHERAL INSTANCE="memory_subsystem_mig_1"/>
        <PERIPHERAL INSTANCE="processor_subsystem_mdm_1"/>
        <PERIPHERAL INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1"/>
        <PERIPHERAL INSTANCE="video_pipeline_axi_vdma_1"/>
        <PERIPHERAL INSTANCE="processor_subsystem_axi_uartlite_1"/>
        <PERIPHERAL INSTANCE="processor_subsystem_interconnect_axi_timer_1"/>
        <PERIPHERAL INSTANCE="axi_perf_mon_0"/>
        <PERIPHERAL INSTANCE="processor_subsystem_interconnect_axi_intc_1"/>
        <PERIPHERAL INSTANCE="processor_subsystem_interconnect_axi_iic_1"/>
        <PERIPHERAL INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/processor_subsystem/proc_sys_reset_1" HWVERSION="5.0" INSTANCE="processor_subsystem_proc_sys_reset_1" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_proc_sys_reset_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="memory_subsystem_mig_1_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst" SIGNAME="processor_subsystem_mdm_1_Debug_SYS_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="Debug_SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_mb_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_microblaze_1" PORT="Reset"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="processor_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bus_struct_reset" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_1" PORT="LMB_Rst"/>
            <CONNECTION INSTANCE="processor_subsystem_lmb_bram_if_cntlr_2" PORT="LMB_Rst"/>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_1" PORT="SYS_Rst"/>
            <CONNECTION INSTANCE="processor_subsystem_lmb_v10_2" PORT="SYS_Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="peripheral_reset" SIGIS="rst"/>
        <PORT DIR="O" NAME="interconnect_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_regslice" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_ds" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_s00_regslice" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_s01_regslice" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_xbar" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s00_couplers_auto_us_cc_df" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s01_couplers_auto_us_cc_df" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_m00_data_fifo" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_m00_couplers_auto_cc" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="aresetn"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="m_axi_aresetn"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_s00_couplers_auto_cc" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="peripheral_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="axi_resetn"/>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="resetn"/>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="core_aresetn"/>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="slot_0_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_perf_mon_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_auto_us_df" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_auto_us_df" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="memory_subsystem_mig_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="processor_subsystem_mdm_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="processor_subsystem_axi_uartlite_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_iic_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_timer_1" PORT="s_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/axi_vdma_1" HWVERSION="6.1" INSTANCE="video_pipeline_axi_vdma_1" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="axi_vdma" VLNV="xilinx.com:ip:axi_vdma:6.1">
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="125"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_DYNAMIC_RESOLUTION" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_VIDPRMTR_READS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FSTORES" VALUE="3"/>
        <PARAMETER NAME="C_USE_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_USE_S2MM_FSYNC" VALUE="0"/>
        <PARAMETER NAME="C_USE_MM2S_FSYNC" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_SOF_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_SOF_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_INTERNAL_GENLOCK" VALUE="1"/>
        <PARAMETER NAME="C_FLUSH_ON_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_MM2S" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_MODE" VALUE="3"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_NUM_MASTERS" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_REPEAT_EN" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_SF" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_LINEBUFFER_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_MM2S_LINEBUFFER_THRESH" VALUE="4"/>
        <PARAMETER NAME="C_MM2S_MAX_BURST_LENGTH" VALUE="256"/>
        <PARAMETER NAME="C_M_AXI_MM2S_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TUSER_BITS" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_MODE" VALUE="2"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_NUM_MASTERS" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_REPEAT_EN" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_SF" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_LINEBUFFER_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_S2MM_LINEBUFFER_THRESH" VALUE="4"/>
        <PARAMETER NAME="C_S2MM_MAX_BURST_LENGTH" VALUE="256"/>
        <PARAMETER NAME="C_M_AXI_S2MM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TUSER_BITS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_ALL" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_3" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_4" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_5" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_6" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_7" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_8" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_9" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_10" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_11" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_12" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_13" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_14" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_15" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_vdma_1_0"/>
        <PARAMETER NAME="c_m_axi_mm2s_data_width" VALUE="32"/>
        <PARAMETER NAME="c_m_axis_mm2s_tdata_width" VALUE="24"/>
        <PARAMETER NAME="c_m_axi_s2mm_data_width" VALUE="32"/>
        <PARAMETER NAME="c_s_axis_s2mm_tdata_width" VALUE="24"/>
        <PARAMETER NAME="c_include_s2mm_dre" VALUE="0"/>
        <PARAMETER NAME="c_include_s2mm_sf" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_sf" VALUE="0"/>
        <PARAMETER NAME="c_enable_vidprmtr_reads" VALUE="1"/>
        <PARAMETER NAME="c_num_fstores" VALUE="3"/>
        <PARAMETER NAME="c_use_fsync" VALUE="1"/>
        <PARAMETER NAME="c_use_mm2s_fsync" VALUE="0"/>
        <PARAMETER NAME="c_use_s2mm_fsync" VALUE="0"/>
        <PARAMETER NAME="c_mm2s_sof_enable" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_sof_enable" VALUE="1"/>
        <PARAMETER NAME="c_include_internal_genlock" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_genlock_mode" VALUE="3"/>
        <PARAMETER NAME="c_mm2s_genlock_num_masters" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_genlock_mode" VALUE="2"/>
        <PARAMETER NAME="c_s2mm_genlock_num_masters" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_linebuffer_depth" VALUE="1024"/>
        <PARAMETER NAME="c_mm2s_linebuffer_thresh" VALUE="4"/>
        <PARAMETER NAME="c_s2mm_linebuffer_depth" VALUE="1024"/>
        <PARAMETER NAME="c_s2mm_linebuffer_thresh" VALUE="4"/>
        <PARAMETER NAME="c_include_mm2s" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_max_burst_length" VALUE="256"/>
        <PARAMETER NAME="c_include_sg" VALUE="0"/>
        <PARAMETER NAME="c_dlytmr_resolution" VALUE="125"/>
        <PARAMETER NAME="c_prmry_is_aclk_async" VALUE="1"/>
        <PARAMETER NAME="c_dynamic_resolution" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_max_burst_length" VALUE="256"/>
        <PARAMETER NAME="c_include_s2mm" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_all" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_0" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_1" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_2" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_3" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_4" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_5" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_6" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_7" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_8" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_9" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_10" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_11" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_12" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_13" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_14" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_15" VALUE="0"/>
        <PARAMETER NAME="c_include_mm2s_dre" VALUE="0"/>
        <PARAMETER NAME="c_flush_on_fsync" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_genlock_repeat_en" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_genlock_repeat_en" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="m_axi_mm2s_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axis_mm2s_aclk" SIGIS="clk" SIGNAME="video_pipeline_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="m_axi_s2mm_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_s2mm_aclk" SIGIS="clk" SIGNAME="video_pipeline_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_resetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_frame_ptr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="s2mm_frame_ptr_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_mm2s_araddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_arready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_rready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tdata" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tuser" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_m_axis_mm2s_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axis_video_tuser_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tkeep" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_mm2s_tvalid" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_tready" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tlast" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awaddr" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awlen" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awsize" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awburst" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awprot" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awcache" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_awready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wdata" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wstrb" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wlast" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_wready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_bresp" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_bready" SIGIS="undef" SIGNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tdata" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="m_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tuser" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_s_axis_s2mm_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="m_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tkeep" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_s2mm_tvalid" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="m_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_tready" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="m_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tlast" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="m_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar" NAME="S_AXI_LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_rresp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_axi_interconnect_2_s02_couplers_s02_regslice" NAME="M_AXI_MM2S" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rvalid"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_axi_interconnect_2_s03_couplers_s03_regslice" NAME="M_AXI_S2MM" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_pipeline_axi_vdma_1_M_AXIS_MM2S" NAME="M_AXIS_MM2S" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tuser"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tvalid"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_pipeline_axi_vdma_1_S_AXIS_S2MM" NAME="S_AXIS_S2MM" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tuser"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tvalid"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tlast"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="memory_subsystem_mig_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xBFFFFFFF" INSTANCE="memory_subsystem_mig_1" IS_DATA="TRUE" IS_INSTRUCTION="FALSE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem_mig_1"/>
        <PERIPHERAL INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/util_ds_buf_0" HWVERSION="1.0" INSTANCE="video_pipeline_util_ds_buf_0" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:1.0">
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_ds_buf_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IBUF_DS_P" SIGIS="undef" SIGNAME="External_Ports_EXT_USR_CLK_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EXT_USR_CLK_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IBUF_DS_N" SIGIS="undef" SIGNAME="External_Ports_EXT_USR_CLK_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EXT_USR_CLK_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="IBUF_OUT" SIGIS="undef" SIGNAME="video_pipeline_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axis_mm2s_aclk"/>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axis_s2mm_aclk"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="clk"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="aclk"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vid_io_out_clk"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="aclk"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="aclk"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="aclk"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="clk"/>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/v_tpg_1" HWVERSION="5.0" INSTANCE="video_pipeline_v_tpg_1" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="v_tpg" VLNV="xilinx.com:ip:v_tpg:5.0">
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_ACTIVE_ROWS" VALUE="1080"/>
        <PARAMETER NAME="C_ACTIVE_COLS" VALUE="1920"/>
        <PARAMETER NAME="C_PATTERN_CONTROL" VALUE="4107"/>
        <PARAMETER NAME="C_MOTION_SPEED" VALUE="0"/>
        <PARAMETER NAME="C_CROSS_HAIRS" VALUE="6553700"/>
        <PARAMETER NAME="C_ZPLATE_HOR_CONTROL" VALUE="30"/>
        <PARAMETER NAME="C_ZPLATE_VER_CONTROL" VALUE="1"/>
        <PARAMETER NAME="C_BOX_SIZE" VALUE="50"/>
        <PARAMETER NAME="C_BOX_COLOR" VALUE="0"/>
        <PARAMETER NAME="C_STUCK_PIXEL_THRESH" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_GAIN" VALUE="0"/>
        <PARAMETER NAME="C_BAYER_PHASE" VALUE="4"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_v_tpg_1_0"/>
        <PARAMETER NAME="has_axi4_lite" VALUE="true"/>
        <PARAMETER NAME="has_axi4s_slave" VALUE="false"/>
        <PARAMETER NAME="has_intc_if" VALUE="false"/>
        <PARAMETER NAME="data_width" VALUE="8"/>
        <PARAMETER NAME="pattern_control" VALUE="11"/>
        <PARAMETER NAME="active_cols" VALUE="1920"/>
        <PARAMETER NAME="active_rows" VALUE="1080"/>
        <PARAMETER NAME="s_video_format" VALUE="0"/>
        <PARAMETER NAME="m_video_format" VALUE="2"/>
        <PARAMETER NAME="bayer_phase" VALUE="4"/>
        <PARAMETER NAME="enable_motion" VALUE="true"/>
        <PARAMETER NAME="motion_speed" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="video_pipeline_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="m_axis_video_tdata" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tuser" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_s_axis_s2mm_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="s_axis_s2mm_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aclken" SIGIS="ce" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar" NAME="ctrl" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_pipeline_axi_vdma_1_S_AXIS_S2MM" NAME="video_out" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP PHYSICAL="m_axis_video_tready"/>
            <PORTMAP PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/vcc" HWVERSION="1.0" INSTANCE="video_pipeline_vcc" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.0">
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_vcc_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="const" SIGIS="undef" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="s_axi_aclken"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="aclken"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vid_io_out_ce"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="aclken"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axi_aclken"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axi_aclken"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="aclken"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="s_axi_aclken"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="ce"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="aclken"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="s_axi_aclken"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="clken"/>
            <CONNECTION INSTANCE="video_pipeline_v_tpg_1" PORT="aclken"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/video_out/gnd" HWVERSION="1.0" INSTANCE="video_pipeline_video_out_gnd" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.0">
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_gnd_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="const" SIGIS="undef" SIGNAME="video_pipeline_video_out_gnd_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="hdmi_ext_int"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/video_out/hdmi_interface_0" HWVERSION="1.0" INSTANCE="video_pipeline_video_out_hdmi_interface_0" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="hdmi_interface" VLNV="xilinx.com:ip:hdmi_interface:1.0">
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_hdmi_interface_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="video_pipeline_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ce" SIGIS="undef" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="de_i" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vid_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vid_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vsync_i" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vid_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vid_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsync_i" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vid_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vid_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Y_i" SIGIS="undef" SIGNAME="video_pipeline_video_out_slice_15_8_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_slice_15_8" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CrCb_i" SIGIS="undef" SIGNAME="video_pipeline_video_out_slice_7_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_slice_7_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hdmi_ext_int" SIGIS="undef" SIGNAME="video_pipeline_video_out_gnd_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_gnd" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hdmi_int" SIGIS="undef"/>
        <PORT DIR="O" NAME="hdmi_de" SIGIS="undef" SIGNAME="video_pipeline_video_out_hdmi_interface_0_hdmi_de">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ext_hdmi_de"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hdmi_vsync" SIGIS="undef" SIGNAME="video_pipeline_video_out_hdmi_interface_0_hdmi_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ext_hdmi_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hdmi_hsync" SIGIS="undef" SIGNAME="video_pipeline_video_out_hdmi_interface_0_hdmi_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ext_hdmi_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hdmi_data" SIGIS="undef" SIGNAME="video_pipeline_video_out_hdmi_interface_0_hdmi_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ext_hdmi_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hdmi_clk" SIGIS="undef" SIGNAME="video_pipeline_video_out_hdmi_interface_0_hdmi_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ext_hdmi_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="EXT_SMA_CLK_P" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/video_out/slice_15_8" HWVERSION="1.0" INSTANCE="video_pipeline_video_out_slice_15_8" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="8"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_slice_15_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Din" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vid_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vid_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dout" SIGIS="undef" SIGNAME="video_pipeline_video_out_slice_15_8_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="Y_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/video_out/slice_7_0" HWVERSION="1.0" INSTANCE="video_pipeline_video_out_slice_7_0" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_slice_7_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Din" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vid_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vid_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Dout" SIGIS="undef" SIGNAME="video_pipeline_video_out_slice_7_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="CrCb_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/video_out/v_axi4s_vid_out_1" HWVERSION="3.0" INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="v_axi4s_vid_out" VLNV="xilinx.com:ip:v_axi4s_vid_out:3.0">
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_FORMAT" VALUE="0"/>
        <PARAMETER NAME="VID_OUT_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="RAM_ADDR_BITS" VALUE="13"/>
        <PARAMETER NAME="HYSTERESIS_LEVEL" VALUE="12"/>
        <PARAMETER NAME="FILL_GUARDBAND" VALUE="3"/>
        <PARAMETER NAME="VTG_MASTER_SLAVE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_v_axi4s_vid_out_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="video_pipeline_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="aclken" SIGIS="ce" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tdata" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_s_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="m_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tvalid" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_s_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="m_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_tready" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_s_axis_video_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="m_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tuser" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_s_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="m_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tlast" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_s_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="m_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="vid_io_out_clk" SIGIS="clk" SIGNAME="video_pipeline_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_out_ce" SIGIS="ce" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_active_video" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vid_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="de_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_vsync" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vid_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="vsync_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_hsync" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vid_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_hdmi_interface_0" PORT="hsync_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vid_vblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_hblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="vid_data" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vid_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_slice_15_8" PORT="Din"/>
            <CONNECTION INSTANCE="video_pipeline_video_out_slice_7_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_vsync" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtg_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="vsync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_hsync" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtg_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="hsync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_vblank" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtg_vblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="vblank_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_hblank" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtg_hblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="hblank_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_active_video" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtg_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="active_video_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vtg_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtg_ce" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtg_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_tc_1" PORT="gen_clken"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="wr_error" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="video_pipeline_video_out_v_axi4s_vid_out_1_video_in" NAME="video_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_video_tlast"/>
            <PORTMAP PHYSICAL="s_axis_video_tuser"/>
            <PORTMAP PHYSICAL="s_axis_video_tdata"/>
            <PORTMAP PHYSICAL="s_axis_video_tvalid"/>
            <PORTMAP PHYSICAL="s_axis_video_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtiming_in" NAME="vtiming_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="vtg_vblank"/>
            <PORTMAP PHYSICAL="vtg_hblank"/>
            <PORTMAP PHYSICAL="vtg_vsync"/>
            <PORTMAP PHYSICAL="vtg_hsync"/>
            <PORTMAP PHYSICAL="vtg_active_video"/>
            <PORTMAP PHYSICAL="vtg_field_id"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vid_io_out" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="vid_hsync"/>
            <PORTMAP PHYSICAL="vid_field_id"/>
            <PORTMAP PHYSICAL="vid_active_video"/>
            <PORTMAP PHYSICAL="vid_vblank"/>
            <PORTMAP PHYSICAL="vid_vsync"/>
            <PORTMAP PHYSICAL="vid_data"/>
            <PORTMAP PHYSICAL="vid_hblank"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/video_out/v_cresample_0" HWVERSION="4.0" INSTANCE="video_pipeline_video_out_v_cresample_0" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="v_cresample" VLNV="xilinx.com:ip:v_cresample:4.0">
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_FORMAT" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DEBUG" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_MAX_COLS" VALUE="1920"/>
        <PARAMETER NAME="C_ACTIVE_COLS" VALUE="1920"/>
        <PARAMETER NAME="C_ACTIVE_ROWS" VALUE="1080"/>
        <PARAMETER NAME="C_CHROMA_PARITY" VALUE="1"/>
        <PARAMETER NAME="C_FIELD_PARITY" VALUE="1"/>
        <PARAMETER NAME="C_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="C_NUM_H_TAPS" VALUE="3"/>
        <PARAMETER NAME="C_NUM_V_TAPS" VALUE="0"/>
        <PARAMETER NAME="C_CONVERT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_v_cresample_0_0"/>
        <PARAMETER NAME="s_axis_video_data_width" VALUE="8"/>
        <PARAMETER NAME="has_axi4_lite" VALUE="true"/>
        <PARAMETER NAME="has_debug" VALUE="false"/>
        <PARAMETER NAME="has_intc_if" VALUE="false"/>
        <PARAMETER NAME="active_cols" VALUE="1920"/>
        <PARAMETER NAME="active_rows" VALUE="1080"/>
        <PARAMETER NAME="max_cols" VALUE="1920"/>
        <PARAMETER NAME="s_axis_video_format" VALUE="3"/>
        <PARAMETER NAME="m_axis_video_format" VALUE="2"/>
        <PARAMETER NAME="chroma_parity" VALUE="odd"/>
        <PARAMETER NAME="interlaced" VALUE="false"/>
        <PARAMETER NAME="field_parity" VALUE="odd"/>
        <PARAMETER NAME="convert_type" VALUE="1"/>
        <PARAMETER NAME="num_h_taps" VALUE="3"/>
        <PARAMETER NAME="num_v_taps" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A60000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A6FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="video_pipeline_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aclken" SIGIS="ce" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="s_axis_video_tdata" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_s_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="m_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tvalid" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_s_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="m_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_tready" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_s_axis_video_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="m_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tuser" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_s_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="m_axis_video_tuser_sof"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tlast" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_s_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" PORT="m_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tdata" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_m_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axis_video0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_m_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axis_video0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_m_axis_video_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axis_video0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tuser" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_m_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axis_video0_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_m_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_osd_1" PORT="s_axis_video0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar" NAME="ctrl" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_pipeline_video_out_v_cresample_0_video_in" NAME="video_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_video_tdata"/>
            <PORTMAP PHYSICAL="s_axis_video_tlast"/>
            <PORTMAP PHYSICAL="s_axis_video_tready"/>
            <PORTMAP PHYSICAL="s_axis_video_tuser"/>
            <PORTMAP PHYSICAL="s_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_pipeline_video_out_v_cresample_0_video_out" NAME="video_out" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP PHYSICAL="m_axis_video_tready"/>
            <PORTMAP PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/video_out/v_osd_1" HWVERSION="6.0" INSTANCE="video_pipeline_video_out_v_osd_1" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="v_osd" VLNV="xilinx.com:ip:v_osd:6.0">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_NUM_LAYERS" VALUE="1"/>
        <PARAMETER NAME="C_SCREEN_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_HEIGHT" VALUE="1080"/>
        <PARAMETER NAME="C_LAYER0_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_LAYER1_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER2_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER3_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER4_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER5_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER6_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER7_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BGCOLOR0" VALUE="128"/>
        <PARAMETER NAME="C_BGCOLOR1" VALUE="128"/>
        <PARAMETER NAME="C_BGCOLOR2" VALUE="128"/>
        <PARAMETER NAME="C_LAYER0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER0_GALPHA_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER0_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="C_LAYER0_ALPHA" VALUE="256"/>
        <PARAMETER NAME="C_LAYER0_X_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER0_Y_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER0_X_SIZE" VALUE="1920"/>
        <PARAMETER NAME="C_LAYER0_Y_SIZE" VALUE="1080"/>
        <PARAMETER NAME="C_LAYER1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER1_GALPHA_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER1_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="C_LAYER1_ALPHA" VALUE="256"/>
        <PARAMETER NAME="C_LAYER1_X_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER1_Y_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER1_X_SIZE" VALUE="1280"/>
        <PARAMETER NAME="C_LAYER1_Y_SIZE" VALUE="720"/>
        <PARAMETER NAME="C_LAYER2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER2_GALPHA_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER2_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="C_LAYER2_ALPHA" VALUE="256"/>
        <PARAMETER NAME="C_LAYER2_X_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER2_Y_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER2_X_SIZE" VALUE="1280"/>
        <PARAMETER NAME="C_LAYER2_Y_SIZE" VALUE="720"/>
        <PARAMETER NAME="C_LAYER3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER3_GALPHA_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER3_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="C_LAYER3_ALPHA" VALUE="256"/>
        <PARAMETER NAME="C_LAYER3_X_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER3_Y_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER3_X_SIZE" VALUE="1280"/>
        <PARAMETER NAME="C_LAYER3_Y_SIZE" VALUE="720"/>
        <PARAMETER NAME="C_LAYER4_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER4_GALPHA_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER4_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="C_LAYER4_ALPHA" VALUE="256"/>
        <PARAMETER NAME="C_LAYER4_X_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER4_Y_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER4_X_SIZE" VALUE="1280"/>
        <PARAMETER NAME="C_LAYER4_Y_SIZE" VALUE="720"/>
        <PARAMETER NAME="C_LAYER5_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER5_GALPHA_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER5_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="C_LAYER5_ALPHA" VALUE="256"/>
        <PARAMETER NAME="C_LAYER5_X_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER5_Y_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER5_X_SIZE" VALUE="1280"/>
        <PARAMETER NAME="C_LAYER5_Y_SIZE" VALUE="720"/>
        <PARAMETER NAME="C_LAYER6_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER6_GALPHA_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER6_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="C_LAYER6_ALPHA" VALUE="256"/>
        <PARAMETER NAME="C_LAYER6_X_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER6_Y_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER6_X_SIZE" VALUE="1280"/>
        <PARAMETER NAME="C_LAYER6_Y_SIZE" VALUE="720"/>
        <PARAMETER NAME="C_LAYER7_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER7_GALPHA_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER7_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="C_LAYER7_ALPHA" VALUE="256"/>
        <PARAMETER NAME="C_LAYER7_X_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER7_Y_POS" VALUE="0"/>
        <PARAMETER NAME="C_LAYER7_X_SIZE" VALUE="1280"/>
        <PARAMETER NAME="C_LAYER7_Y_SIZE" VALUE="720"/>
        <PARAMETER NAME="C_LAYER0_IMEM_SIZE" VALUE="48"/>
        <PARAMETER NAME="C_LAYER0_INS_BOX_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER0_INS_LINE_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER0_INS_TEXT_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER0_CLUT_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_LAYER0_CLUT_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_LAYER0_FONT_NUM_CHARS" VALUE="96"/>
        <PARAMETER NAME="C_LAYER0_FONT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_LAYER0_FONT_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="C_LAYER0_FONT_BPP" VALUE="1"/>
        <PARAMETER NAME="C_LAYER0_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="C_LAYER0_TEXT_NUM_STRINGS" VALUE="8"/>
        <PARAMETER NAME="C_LAYER0_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="C_LAYER1_IMEM_SIZE" VALUE="48"/>
        <PARAMETER NAME="C_LAYER1_INS_BOX_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER1_INS_LINE_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER1_INS_TEXT_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER1_CLUT_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_LAYER1_CLUT_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_LAYER1_FONT_NUM_CHARS" VALUE="96"/>
        <PARAMETER NAME="C_LAYER1_FONT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_LAYER1_FONT_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="C_LAYER1_FONT_BPP" VALUE="1"/>
        <PARAMETER NAME="C_LAYER1_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="C_LAYER1_TEXT_NUM_STRINGS" VALUE="8"/>
        <PARAMETER NAME="C_LAYER1_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="C_LAYER2_IMEM_SIZE" VALUE="48"/>
        <PARAMETER NAME="C_LAYER2_INS_BOX_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER2_INS_LINE_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER2_INS_TEXT_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER2_CLUT_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_LAYER2_CLUT_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_LAYER2_FONT_NUM_CHARS" VALUE="96"/>
        <PARAMETER NAME="C_LAYER2_FONT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_LAYER2_FONT_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="C_LAYER2_FONT_BPP" VALUE="1"/>
        <PARAMETER NAME="C_LAYER2_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="C_LAYER2_TEXT_NUM_STRINGS" VALUE="8"/>
        <PARAMETER NAME="C_LAYER2_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="C_LAYER3_IMEM_SIZE" VALUE="48"/>
        <PARAMETER NAME="C_LAYER3_INS_BOX_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER3_INS_LINE_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER3_INS_TEXT_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER3_CLUT_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_LAYER3_CLUT_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_LAYER3_FONT_NUM_CHARS" VALUE="96"/>
        <PARAMETER NAME="C_LAYER3_FONT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_LAYER3_FONT_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="C_LAYER3_FONT_BPP" VALUE="1"/>
        <PARAMETER NAME="C_LAYER3_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="C_LAYER3_TEXT_NUM_STRINGS" VALUE="8"/>
        <PARAMETER NAME="C_LAYER3_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="C_LAYER4_IMEM_SIZE" VALUE="48"/>
        <PARAMETER NAME="C_LAYER4_INS_BOX_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER4_INS_LINE_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER4_INS_TEXT_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER4_CLUT_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_LAYER4_CLUT_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_LAYER4_FONT_NUM_CHARS" VALUE="96"/>
        <PARAMETER NAME="C_LAYER4_FONT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_LAYER4_FONT_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="C_LAYER4_FONT_BPP" VALUE="1"/>
        <PARAMETER NAME="C_LAYER4_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="C_LAYER4_TEXT_NUM_STRINGS" VALUE="8"/>
        <PARAMETER NAME="C_LAYER4_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="C_LAYER5_IMEM_SIZE" VALUE="48"/>
        <PARAMETER NAME="C_LAYER5_INS_BOX_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER5_INS_LINE_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER5_INS_TEXT_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER5_CLUT_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_LAYER5_CLUT_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_LAYER5_FONT_NUM_CHARS" VALUE="96"/>
        <PARAMETER NAME="C_LAYER5_FONT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_LAYER5_FONT_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="C_LAYER5_FONT_BPP" VALUE="1"/>
        <PARAMETER NAME="C_LAYER5_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="C_LAYER5_TEXT_NUM_STRINGS" VALUE="8"/>
        <PARAMETER NAME="C_LAYER5_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="C_LAYER6_IMEM_SIZE" VALUE="48"/>
        <PARAMETER NAME="C_LAYER6_INS_BOX_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER6_INS_LINE_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER6_INS_TEXT_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER6_CLUT_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_LAYER6_CLUT_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_LAYER6_FONT_NUM_CHARS" VALUE="96"/>
        <PARAMETER NAME="C_LAYER6_FONT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_LAYER6_FONT_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="C_LAYER6_FONT_BPP" VALUE="1"/>
        <PARAMETER NAME="C_LAYER6_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="C_LAYER6_TEXT_NUM_STRINGS" VALUE="8"/>
        <PARAMETER NAME="C_LAYER6_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="C_LAYER7_IMEM_SIZE" VALUE="48"/>
        <PARAMETER NAME="C_LAYER7_INS_BOX_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER7_INS_LINE_EN" VALUE="0"/>
        <PARAMETER NAME="C_LAYER7_INS_TEXT_EN" VALUE="1"/>
        <PARAMETER NAME="C_LAYER7_CLUT_SIZE" VALUE="16"/>
        <PARAMETER NAME="C_LAYER7_CLUT_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_LAYER7_FONT_NUM_CHARS" VALUE="96"/>
        <PARAMETER NAME="C_LAYER7_FONT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_LAYER7_FONT_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="C_LAYER7_FONT_BPP" VALUE="1"/>
        <PARAMETER NAME="C_LAYER7_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="C_LAYER7_TEXT_NUM_STRINGS" VALUE="8"/>
        <PARAMETER NAME="C_LAYER7_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_v_osd_1_0"/>
        <PARAMETER NAME="HAS_AXI4_LITE" VALUE="true"/>
        <PARAMETER NAME="HAS_INTC_IF" VALUE="false"/>
        <PARAMETER NAME="NUMBER_OF_LAYERS" VALUE="1"/>
        <PARAMETER NAME="SCREEN_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="LAYER0_TYPE" VALUE="External_AXIS"/>
        <PARAMETER NAME="LAYER1_TYPE" VALUE="External_AXIS"/>
        <PARAMETER NAME="LAYER2_TYPE" VALUE="External_AXIS"/>
        <PARAMETER NAME="LAYER3_TYPE" VALUE="External_AXIS"/>
        <PARAMETER NAME="LAYER4_TYPE" VALUE="External_AXIS"/>
        <PARAMETER NAME="LAYER5_TYPE" VALUE="External_AXIS"/>
        <PARAMETER NAME="LAYER6_TYPE" VALUE="External_AXIS"/>
        <PARAMETER NAME="LAYER7_TYPE" VALUE="External_AXIS"/>
        <PARAMETER NAME="S_AXIS_VIDEO_FORMAT" VALUE="YUV_422"/>
        <PARAMETER NAME="M_AXIS_VIDEO_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="M_AXIS_VIDEO_HEIGHT" VALUE="1080"/>
        <PARAMETER NAME="Data_Channel_Width" VALUE="8"/>
        <PARAMETER NAME="BG_COLOR0" VALUE="128"/>
        <PARAMETER NAME="BG_COLOR1" VALUE="128"/>
        <PARAMETER NAME="BG_COLOR2" VALUE="128"/>
        <PARAMETER NAME="LAYER0_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER0_GLOBAL_ALPHA_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER0_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="LAYER0_GLOBAL_ALPHA_VALUE" VALUE="256"/>
        <PARAMETER NAME="LAYER0_HORIZONTAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER0_VERTICAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER0_WIDTH" VALUE="1920"/>
        <PARAMETER NAME="LAYER0_HEIGHT" VALUE="1080"/>
        <PARAMETER NAME="LAYER1_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER1_GLOBAL_ALPHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER1_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="LAYER1_GLOBAL_ALPHA_VALUE" VALUE="256"/>
        <PARAMETER NAME="LAYER1_HORIZONTAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER1_VERTICAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER1_WIDTH" VALUE="1280"/>
        <PARAMETER NAME="LAYER1_HEIGHT" VALUE="720"/>
        <PARAMETER NAME="LAYER2_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER2_GLOBAL_ALPHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER2_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="LAYER2_GLOBAL_ALPHA_VALUE" VALUE="256"/>
        <PARAMETER NAME="LAYER2_HORIZONTAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER2_VERTICAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER2_WIDTH" VALUE="1280"/>
        <PARAMETER NAME="LAYER2_HEIGHT" VALUE="720"/>
        <PARAMETER NAME="LAYER3_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER3_GLOBAL_ALPHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER3_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="LAYER3_GLOBAL_ALPHA_VALUE" VALUE="256"/>
        <PARAMETER NAME="LAYER3_HORIZONTAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER3_VERTICAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER3_WIDTH" VALUE="1280"/>
        <PARAMETER NAME="LAYER3_HEIGHT" VALUE="720"/>
        <PARAMETER NAME="LAYER4_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER4_GLOBAL_ALPHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER4_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="LAYER4_GLOBAL_ALPHA_VALUE" VALUE="256"/>
        <PARAMETER NAME="LAYER4_HORIZONTAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER4_VERTICAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER4_WIDTH" VALUE="1280"/>
        <PARAMETER NAME="LAYER4_HEIGHT" VALUE="720"/>
        <PARAMETER NAME="LAYER5_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER5_GLOBAL_ALPHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER5_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="LAYER5_GLOBAL_ALPHA_VALUE" VALUE="256"/>
        <PARAMETER NAME="LAYER5_HORIZONTAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER5_VERTICAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER5_WIDTH" VALUE="1280"/>
        <PARAMETER NAME="LAYER5_HEIGHT" VALUE="720"/>
        <PARAMETER NAME="LAYER6_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER6_GLOBAL_ALPHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER6_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="LAYER6_GLOBAL_ALPHA_VALUE" VALUE="256"/>
        <PARAMETER NAME="LAYER6_HORIZONTAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER6_VERTICAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER6_WIDTH" VALUE="1280"/>
        <PARAMETER NAME="LAYER6_HEIGHT" VALUE="720"/>
        <PARAMETER NAME="LAYER7_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER7_GLOBAL_ALPHA_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER7_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="LAYER7_GLOBAL_ALPHA_VALUE" VALUE="256"/>
        <PARAMETER NAME="LAYER7_HORIZONTAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER7_VERTICAL_START_POSITION" VALUE="0"/>
        <PARAMETER NAME="LAYER7_WIDTH" VALUE="1280"/>
        <PARAMETER NAME="LAYER7_HEIGHT" VALUE="720"/>
        <PARAMETER NAME="LAYER0_INSTRUCTION_MEMORY_SIZE" VALUE="48"/>
        <PARAMETER NAME="LAYER0_BOX_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER0_LINE_INSTRUCTION_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER0_TEXT_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER0_COLOR_TABLE_SIZE" VALUE="16"/>
        <PARAMETER NAME="LAYER0_COLOR_TABLE_MEMORY_TYPE" VALUE="Auto-Configure"/>
        <PARAMETER NAME="LAYER0_FONT_NUMBER_OF_CHARACTERS" VALUE="96"/>
        <PARAMETER NAME="LAYER0_FONT_CHARACTER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LAYER0_FONT_CHARACTER_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="LAYER0_FONT_BITS_PER_PIXEL" VALUE="1"/>
        <PARAMETER NAME="LAYER0_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="LAYER0_TEXT_NUMBER_OF_STRINGS" VALUE="8"/>
        <PARAMETER NAME="LAYER0_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="LAYER1_INSTRUCTION_MEMORY_SIZE" VALUE="48"/>
        <PARAMETER NAME="LAYER1_BOX_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER1_LINE_INSTRUCTION_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER1_TEXT_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER1_COLOR_TABLE_SIZE" VALUE="16"/>
        <PARAMETER NAME="LAYER1_COLOR_TABLE_MEMORY_TYPE" VALUE="Auto-Configure"/>
        <PARAMETER NAME="LAYER1_FONT_NUMBER_OF_CHARACTERS" VALUE="96"/>
        <PARAMETER NAME="LAYER1_FONT_CHARACTER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LAYER1_FONT_CHARACTER_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="LAYER1_FONT_BITS_PER_PIXEL" VALUE="1"/>
        <PARAMETER NAME="LAYER1_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="LAYER1_TEXT_NUMBER_OF_STRINGS" VALUE="8"/>
        <PARAMETER NAME="LAYER1_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="LAYER2_INSTRUCTION_MEMORY_SIZE" VALUE="48"/>
        <PARAMETER NAME="LAYER2_BOX_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER2_LINE_INSTRUCTION_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER2_TEXT_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER2_COLOR_TABLE_SIZE" VALUE="16"/>
        <PARAMETER NAME="LAYER2_COLOR_TABLE_MEMORY_TYPE" VALUE="Auto-Configure"/>
        <PARAMETER NAME="LAYER2_FONT_NUMBER_OF_CHARACTERS" VALUE="96"/>
        <PARAMETER NAME="LAYER2_FONT_CHARACTER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LAYER2_FONT_CHARACTER_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="LAYER2_FONT_BITS_PER_PIXEL" VALUE="1"/>
        <PARAMETER NAME="LAYER2_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="LAYER2_TEXT_NUMBER_OF_STRINGS" VALUE="8"/>
        <PARAMETER NAME="LAYER2_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="LAYER3_INSTRUCTION_MEMORY_SIZE" VALUE="48"/>
        <PARAMETER NAME="LAYER3_BOX_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER3_LINE_INSTRUCTION_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER3_TEXT_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER3_COLOR_TABLE_SIZE" VALUE="16"/>
        <PARAMETER NAME="LAYER3_COLOR_TABLE_MEMORY_TYPE" VALUE="Auto-Configure"/>
        <PARAMETER NAME="LAYER3_FONT_NUMBER_OF_CHARACTERS" VALUE="96"/>
        <PARAMETER NAME="LAYER3_FONT_CHARACTER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LAYER3_FONT_CHARACTER_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="LAYER3_FONT_BITS_PER_PIXEL" VALUE="1"/>
        <PARAMETER NAME="LAYER3_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="LAYER3_TEXT_NUMBER_OF_STRINGS" VALUE="8"/>
        <PARAMETER NAME="LAYER3_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="LAYER4_INSTRUCTION_MEMORY_SIZE" VALUE="48"/>
        <PARAMETER NAME="LAYER4_BOX_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER4_LINE_INSTRUCTION_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER4_TEXT_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER4_COLOR_TABLE_SIZE" VALUE="16"/>
        <PARAMETER NAME="LAYER4_COLOR_TABLE_MEMORY_TYPE" VALUE="Auto-Configure"/>
        <PARAMETER NAME="LAYER4_FONT_NUMBER_OF_CHARACTERS" VALUE="96"/>
        <PARAMETER NAME="LAYER4_FONT_CHARACTER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LAYER4_FONT_CHARACTER_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="LAYER4_FONT_BITS_PER_PIXEL" VALUE="1"/>
        <PARAMETER NAME="LAYER4_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="LAYER4_TEXT_NUMBER_OF_STRINGS" VALUE="8"/>
        <PARAMETER NAME="LAYER4_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="LAYER5_INSTRUCTION_MEMORY_SIZE" VALUE="48"/>
        <PARAMETER NAME="LAYER5_BOX_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER5_LINE_INSTRUCTION_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER5_TEXT_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER5_COLOR_TABLE_SIZE" VALUE="16"/>
        <PARAMETER NAME="LAYER5_COLOR_TABLE_MEMORY_TYPE" VALUE="Auto-Configure"/>
        <PARAMETER NAME="LAYER5_FONT_NUMBER_OF_CHARACTERS" VALUE="96"/>
        <PARAMETER NAME="LAYER5_FONT_CHARACTER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LAYER5_FONT_CHARACTER_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="LAYER5_FONT_BITS_PER_PIXEL" VALUE="1"/>
        <PARAMETER NAME="LAYER5_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="LAYER5_TEXT_NUMBER_OF_STRINGS" VALUE="8"/>
        <PARAMETER NAME="LAYER5_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="LAYER6_INSTRUCTION_MEMORY_SIZE" VALUE="48"/>
        <PARAMETER NAME="LAYER6_BOX_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER6_LINE_INSTRUCTION_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER6_TEXT_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER6_COLOR_TABLE_SIZE" VALUE="16"/>
        <PARAMETER NAME="LAYER6_COLOR_TABLE_MEMORY_TYPE" VALUE="Auto-Configure"/>
        <PARAMETER NAME="LAYER6_FONT_NUMBER_OF_CHARACTERS" VALUE="96"/>
        <PARAMETER NAME="LAYER6_FONT_CHARACTER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LAYER6_FONT_CHARACTER_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="LAYER6_FONT_BITS_PER_PIXEL" VALUE="1"/>
        <PARAMETER NAME="LAYER6_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="LAYER6_TEXT_NUMBER_OF_STRINGS" VALUE="8"/>
        <PARAMETER NAME="LAYER6_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="LAYER7_INSTRUCTION_MEMORY_SIZE" VALUE="48"/>
        <PARAMETER NAME="LAYER7_BOX_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER7_LINE_INSTRUCTION_ENABLE" VALUE="false"/>
        <PARAMETER NAME="LAYER7_TEXT_INSTRUCTION_ENABLE" VALUE="true"/>
        <PARAMETER NAME="LAYER7_COLOR_TABLE_SIZE" VALUE="16"/>
        <PARAMETER NAME="LAYER7_COLOR_TABLE_MEMORY_TYPE" VALUE="Auto-Configure"/>
        <PARAMETER NAME="LAYER7_FONT_NUMBER_OF_CHARACTERS" VALUE="96"/>
        <PARAMETER NAME="LAYER7_FONT_CHARACTER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LAYER7_FONT_CHARACTER_HEIGHT" VALUE="8"/>
        <PARAMETER NAME="LAYER7_FONT_BITS_PER_PIXEL" VALUE="1"/>
        <PARAMETER NAME="LAYER7_FONT_ASCII_OFFSET" VALUE="32"/>
        <PARAMETER NAME="LAYER7_TEXT_NUMBER_OF_STRINGS" VALUE="8"/>
        <PARAMETER NAME="LAYER7_TEXT_MAX_STRING_LENGTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A20000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="video_pipeline_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aclken" SIGIS="ce" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video0_tvalid" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_m_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="m_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video0_tlast" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_m_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="m_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video0_tdata" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_m_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="m_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video0_tuser" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_m_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="m_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video0_tready" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_m_axis_video_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="m_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_s_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="s_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_s_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="s_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tdata" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_s_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="s_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tuser" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_s_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="s_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_s_axis_video_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="s_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="video_pipeline_video_out_v_osd_1_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar" NAME="ctrl" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_pipeline_video_out_v_cresample_0_video_out" NAME="video_s0_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_video0_tdata"/>
            <PORTMAP PHYSICAL="s_axis_video0_tlast"/>
            <PORTMAP PHYSICAL="s_axis_video0_tready"/>
            <PORTMAP PHYSICAL="s_axis_video0_tuser"/>
            <PORTMAP PHYSICAL="s_axis_video0_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_pipeline_video_out_v_axi4s_vid_out_1_video_in" NAME="video_out" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP PHYSICAL="m_axis_video_tready"/>
            <PORTMAP PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/video_out/v_rgb2ycrcb_0" HWVERSION="7.1" INSTANCE="video_pipeline_video_out_v_rgb2ycrcb_0" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="v_rgb2ycrcb" VLNV="xilinx.com:ip:v_rgb2ycrcb:7.1">
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_FORMAT" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="c_s_axi_addr_width" VALUE="9"/>
        <PARAMETER NAME="c_s_axi_data_width" VALUE="32"/>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_DEBUG" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="0"/>
        <PARAMETER NAME="C_MAX_COLS" VALUE="1920"/>
        <PARAMETER NAME="C_ACTIVE_COLS" VALUE="1920"/>
        <PARAMETER NAME="C_ACTIVE_ROWS" VALUE="1080"/>
        <PARAMETER NAME="C_HAS_CLIP" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CLAMP" VALUE="1"/>
        <PARAMETER NAME="C_ACOEF" VALUE="19595"/>
        <PARAMETER NAME="C_BCOEF" VALUE="7471"/>
        <PARAMETER NAME="C_CCOEF" VALUE="46727"/>
        <PARAMETER NAME="C_DCOEF" VALUE="36962"/>
        <PARAMETER NAME="C_YOFFSET" VALUE="16"/>
        <PARAMETER NAME="C_CBOFFSET" VALUE="128"/>
        <PARAMETER NAME="C_CROFFSET" VALUE="128"/>
        <PARAMETER NAME="C_YMAX" VALUE="240"/>
        <PARAMETER NAME="C_YMIN" VALUE="16"/>
        <PARAMETER NAME="C_CBMAX" VALUE="240"/>
        <PARAMETER NAME="C_CBMIN" VALUE="16"/>
        <PARAMETER NAME="C_CRMAX" VALUE="240"/>
        <PARAMETER NAME="C_CRMIN" VALUE="16"/>
        <PARAMETER NAME="C_S_AXI_CLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_v_rgb2ycrcb_0_0"/>
        <PARAMETER NAME="HAS_AXI4_LITE" VALUE="true"/>
        <PARAMETER NAME="HAS_DEBUG" VALUE="false"/>
        <PARAMETER NAME="HAS_INTC_IF" VALUE="false"/>
        <PARAMETER NAME="S_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="ACTIVE_COLS" VALUE="1920"/>
        <PARAMETER NAME="ACTIVE_ROWS" VALUE="1080"/>
        <PARAMETER NAME="Standard_Sel" VALUE="SD_ITU_601"/>
        <PARAMETER NAME="Output_Range" VALUE="16_to_240_for_TV"/>
        <PARAMETER NAME="acoef" VALUE="0.299"/>
        <PARAMETER NAME="bcoef" VALUE="0.114"/>
        <PARAMETER NAME="ccoef" VALUE="0.713"/>
        <PARAMETER NAME="dcoef" VALUE="0.564"/>
        <PARAMETER NAME="yoffset" VALUE="16"/>
        <PARAMETER NAME="cboffset" VALUE="128"/>
        <PARAMETER NAME="croffset" VALUE="128"/>
        <PARAMETER NAME="has_clip" VALUE="true"/>
        <PARAMETER NAME="ymax" VALUE="240"/>
        <PARAMETER NAME="cbmax" VALUE="240"/>
        <PARAMETER NAME="crmax" VALUE="240"/>
        <PARAMETER NAME="has_clamp" VALUE="true"/>
        <PARAMETER NAME="ymin" VALUE="16"/>
        <PARAMETER NAME="cbmin" VALUE="16"/>
        <PARAMETER NAME="crmin" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A40000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A4FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="video_pipeline_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aclken" SIGIS="ce" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="s_axis_video_tdata" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_tready" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tvalid" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tlast" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axis_mm2s_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tuser_sof" SIGIS="undef" SIGNAME="video_pipeline_axi_vdma_1_m_axis_mm2s_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_axi_vdma_1" PORT="m_axis_mm2s_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tdata" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_s_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_s_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_s_axis_video_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_s_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tuser_sof" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_cresample_0_s_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_cresample_0" PORT="s_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar" NAME="ctrl" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_pipeline_video_out_v_cresample_0_video_in" NAME="video_out" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP PHYSICAL="m_axis_video_tuser_sof"/>
            <PORTMAP PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP PHYSICAL="m_axis_video_tvalid"/>
            <PORTMAP PHYSICAL="m_axis_video_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_pipeline_axi_vdma_1_M_AXIS_MM2S" NAME="video_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_video_tlast"/>
            <PORTMAP PHYSICAL="s_axis_video_tuser_sof"/>
            <PORTMAP PHYSICAL="s_axis_video_tdata"/>
            <PORTMAP PHYSICAL="s_axis_video_tvalid"/>
            <PORTMAP PHYSICAL="s_axis_video_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/video_pipeline/video_out/v_tc_1" HWVERSION="6.1" INSTANCE="video_pipeline_video_out_v_tc_1" IPTYPE="PERIPHERAL" MODCLASS="PERIPHERAL" MODTYPE="v_tc" VLNV="xilinx.com:ip:v_tc:6.1">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="0"/>
        <PARAMETER NAME="C_GEN_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HACTIVE_SIZE" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_VACTIVE_SIZE" VALUE="1080"/>
        <PARAMETER NAME="C_GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_GEN_HFRAME_SIZE" VALUE="2200"/>
        <PARAMETER NAME="C_GEN_F0_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="C_GEN_F1_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="C_GEN_HSYNC_START" VALUE="2008"/>
        <PARAMETER NAME="C_GEN_HSYNC_END" VALUE="2052"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="C_MAX_PIXELS" VALUE="8192"/>
        <PARAMETER NAME="C_MAX_LINES" VALUE="8192"/>
        <PARAMETER NAME="C_NUM_FSYNCS" VALUE="1"/>
        <PARAMETER NAME="C_INTERLACE_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_AUTO_SWITCH" VALUE="0"/>
        <PARAMETER NAME="C_DETECT_EN" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_GENERATE_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_v_tc_1_0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="HAS_AXI4_LITE" VALUE="true"/>
        <PARAMETER NAME="HAS_INTC_IF" VALUE="false"/>
        <PARAMETER NAME="INTERLACE_EN" VALUE="false"/>
        <PARAMETER NAME="SYNC_EN" VALUE="false"/>
        <PARAMETER NAME="max_clocks_per_line" VALUE="8192"/>
        <PARAMETER NAME="max_lines_per_frame" VALUE="8192"/>
        <PARAMETER NAME="VIDEO_MODE" VALUE="1080p"/>
        <PARAMETER NAME="FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="GEN_HACTIVE_SIZE" VALUE="1920"/>
        <PARAMETER NAME="GEN_HSYNC_END" VALUE="2052"/>
        <PARAMETER NAME="GEN_HFRAME_SIZE" VALUE="2200"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_F0_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="GEN_F1_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_HSYNC_START" VALUE="2008"/>
        <PARAMETER NAME="GEN_VACTIVE_SIZE" VALUE="1080"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_ACHROMA_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_AVIDEO_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_FIELDID_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_INTERLACED" VALUE="false"/>
        <PARAMETER NAME="GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="GEN_VIDEO_FORMAT" VALUE="RGB"/>
        <PARAMETER NAME="horizontal_sync_generation" VALUE="true"/>
        <PARAMETER NAME="enable_detection" VALUE="false"/>
        <PARAMETER NAME="vertical_blank_generation" VALUE="true"/>
        <PARAMETER NAME="GEN_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="horizontal_blank_detection" VALUE="true"/>
        <PARAMETER NAME="active_chroma_detection" VALUE="false"/>
        <PARAMETER NAME="horizontal_sync_detection" VALUE="true"/>
        <PARAMETER NAME="enable_generation" VALUE="true"/>
        <PARAMETER NAME="auto_generation_mode" VALUE="false"/>
        <PARAMETER NAME="vertical_sync_generation" VALUE="true"/>
        <PARAMETER NAME="active_chroma_generation" VALUE="false"/>
        <PARAMETER NAME="DET_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="vertical_blank_detection" VALUE="true"/>
        <PARAMETER NAME="active_video_generation" VALUE="true"/>
        <PARAMETER NAME="vertical_sync_detection" VALUE="true"/>
        <PARAMETER NAME="horizontal_blank_generation" VALUE="true"/>
        <PARAMETER NAME="active_video_detection" VALUE="true"/>
        <PARAMETER NAME="frame_syncs" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A30000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="video_pipeline_util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clken" SIGIS="ce" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="processor_subsystem_clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aclken" SIGIS="ce" SIGNAME="video_pipeline_vcc_const">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_vcc" PORT="const"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gen_clken" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtg_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vtg_ce"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsync_out" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtg_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vtg_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hblank_out" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtg_hblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vtg_hblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vsync_out" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtg_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vtg_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vblank_out" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtg_vblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vtg_vblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="active_video_out" SIGIS="undef" SIGNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtg_active_video">
          <CONNECTIONS>
            <CONNECTION INSTANCE="video_pipeline_video_out_v_axi4s_vid_out_1" PORT="vtg_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="processor_subsystem_proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awaddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wstrb" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_araddr" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rdata" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rresp" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_interconnect_1_xbar" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="video_pipeline_video_out_v_tc_1_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processor_subsystem_interconnect_axi_intc_1" PORT="intr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fsync_in" SIGIS="undef"/>
        <PORT DIR="O" NAME="fsync_out" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processor_subsystem_interconnect_axi_interconnect_1_xbar" NAME="ctrl" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="video_pipeline_video_out_v_axi4s_vid_out_1_vtiming_in" NAME="vtiming_out" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="active_video_out"/>
            <PORTMAP PHYSICAL="hblank_out"/>
            <PORTMAP PHYSICAL="hsync_out"/>
            <PORTMAP PHYSICAL="vblank_out"/>
            <PORTMAP PHYSICAL="vsync_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

  <REPOSITORIES/>

  <FILES>
    <FILE FULLNAME="design_1_wrapper.bit" TYPE="bit"/>
    <FILE FULLNAME="design_1_wrapper_bd.bmm" TYPE="bmm"/>
  </FILES>

</EDKSYSTEM>
