$date
	Wed Jul  3 21:28:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tbFullSub $end
$var wire 1 ! diff $end
$var wire 1 " borrow $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Bin $end
$scope module instanc $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Bin $end
$var wire 1 & a1 $end
$var wire 1 ' b1 $end
$var wire 1 " borrow $end
$var wire 1 ( c1 $end
$var wire 1 ) d1 $end
$var wire 1 ! diff $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1)
1!
1'
1%
#20
1&
0%
1$
#30
0"
0)
0'
0$
1#
#40
0!
0&
1'
1$
#50
1&
1%
0$
#60
1"
0'
1(
1$
0#
#70
1!
0&
1#
#80
