{"vcs1":{"timestamp_begin":1754023436.973664657, "rt":0.08, "ut":0.03, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754023436.602947881}
{"VCS_COMP_START_TIME": 1754023436.602947881}
{"VCS_COMP_END_TIME": 1754023437.076614851}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -uvm +incdir+./tb -timescale=1ns/100ps -debug_access+all -kdb -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/handsignal.sv ./tb/tb_handsignal.sv"}
