#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Fri Apr 21 15:04:54 2023
# Process ID: 12060
# Current directory: C:/Users/Bertram/project_6/project_6.runs/synth_1
# Command line: vivado.exe -log single_cycle_core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_cycle_core.tcl
# Log file: C:/Users/Bertram/project_6/project_6.runs/synth_1/single_cycle_core.vds
# Journal file: C:/Users/Bertram/project_6/project_6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source single_cycle_core.tcl -notrace
Command: synth_design -top single_cycle_core -part xc7a100tftg256-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1028.691 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'single_cycle_core' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:59]
INFO: [Synth 8-3491] module 'program_counter' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/program_counter.vhd:28' bound to instance 'pc' of component 'program_counter' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:397]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/program_counter.vhd:36]
WARNING: [Synth 8-614] signal 'load' is read in the process but is not in the sensitivity list [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/program_counter.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (1#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/program_counter.vhd:36]
INFO: [Synth 8-3491] module 'instruction_address_translation' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/instruction_address_translation.vhd:34' bound to instance 'insn_addr_translation' of component 'instruction_address_translation' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:404]
INFO: [Synth 8-638] synthesizing module 'instruction_address_translation' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/instruction_address_translation.vhd:40]
INFO: [Synth 8-3491] module 'adder_8b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/adder_8b.vhd:25' bound to instance 'inst_addr_8b' of component 'adder_8b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/instruction_address_translation.vhd:63]
INFO: [Synth 8-638] synthesizing module 'adder_8b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/adder_8b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'adder_8b' (2#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/adder_8b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'instruction_address_translation' (3#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/instruction_address_translation.vhd:40]
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:27' bound to instance 'insn_mem' of component 'instruction_memory' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:409]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (4#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:34]
INFO: [Synth 8-3491] module 'adder_8b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/adder_8b.vhd:25' bound to instance 'pc_plus_one_adder' of component 'adder_8b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:415]
INFO: [Synth 8-3491] module 'mux_2to1_8b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/mux_2to1_8b.vhd:25' bound to instance 'pc_next_inst_mux' of component 'mux_2to1_8b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:421]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_8b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/mux_2to1_8b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/mux_2to1_8b.vhd:45]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_1b' (5#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/mux_2to1_8b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/mux_2to1_8b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/mux_2to1_8b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/mux_2to1_8b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/mux_2to1_8b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/mux_2to1_8b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/mux_2to1_8b.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_8b' (6#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/mux_2to1_8b.vhd:32]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'IF_ID_no_branch_pc' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:433]
INFO: [Synth 8-638] synthesizing module 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_nb' (7#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'IF_ID_instruction' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:441]
INFO: [Synth 8-638] synthesizing module 'register_nb__parameterized1' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_nb__parameterized1' (7#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
INFO: [Synth 8-3491] module 'hazard_detection_unit' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/hazard_detection_unit.vhd:34' bound to instance 'hazard_detection' of component 'hazard_detection_unit' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:468]
INFO: [Synth 8-638] synthesizing module 'hazard_detection_unit' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/hazard_detection_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'hazard_detection_unit' (8#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/hazard_detection_unit.vhd:51]
INFO: [Synth 8-3491] module 'adder_8b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/adder_8b.vhd:25' bound to instance 'pc_plus_1_and_offset_adder' of component 'adder_8b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:485]
INFO: [Synth 8-3491] module 'unsigned_signed_extend_8to16' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/unsigned_signed_extend_8to16.vhd:25' bound to instance 'unsign_sign_extend' of component 'unsigned_signed_extend_8to16' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:492]
INFO: [Synth 8-638] synthesizing module 'unsigned_signed_extend_8to16' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/unsigned_signed_extend_8to16.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'unsigned_signed_extend_8to16' (9#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/unsigned_signed_extend_8to16.vhd:31]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/control_unit.vhd:44' bound to instance 'ctrl_unit' of component 'control_unit' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:497]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/control_unit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (10#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/control_unit.vhd:51]
INFO: [Synth 8-3491] module 'mux_2to1_8b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/mux_2to1_8b.vhd:25' bound to instance 'mux_write_reg1' of component 'mux_2to1_8b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:503]
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/register_file.vhd:27' bound to instance 'reg_file' of component 'register_file' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:511]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/register_file.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'register_file' (11#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/register_file.vhd:44]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'ID_EX_control_new_register' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:551]
INFO: [Synth 8-638] synthesizing module 'register_nb__parameterized3' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_nb__parameterized3' (11#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'ID_EX_control_register' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:559]
INFO: [Synth 8-638] synthesizing module 'register_nb__parameterized5' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_nb__parameterized5' (11#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'ID_EX_register_1' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:567]
INFO: [Synth 8-638] synthesizing module 'register_nb__parameterized7' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_nb__parameterized7' (11#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'ID_EX_register_2' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:575]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'ID_EX_register_imm' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:583]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'ID_EX_write_register_1' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:591]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'ID_EX_write_register_2' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:599]
INFO: [Synth 8-3491] module 'mux_2to1_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:25' bound to instance 'mux_alu_src_b' of component 'mux_2to1_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:620]
INFO: [Synth 8-638] synthesizing module 'mux_2to1_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:32]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-3491] module 'mux_2to1_1b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_1b.vhd:25' bound to instance 'bit_mux' of component 'mux_2to1_1b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1_16b' (12#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:32]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/alu.vhd:34' bound to instance 'alu_unit' of component 'alu' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:628]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/alu.vhd:46]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'alu_result' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/alu.vhd:77]
INFO: [Synth 8-638] synthesizing module 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'adder_16b' (13#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:32]
INFO: [Synth 8-3491] module 'comparator_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/comparator_16b.vhd:34' bound to instance 'comparator' of component 'comparator_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/alu.vhd:83]
INFO: [Synth 8-638] synthesizing module 'comparator_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/comparator_16b.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'comparator_16b' (14#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/comparator_16b.vhd:42]
INFO: [Synth 8-3491] module 'barrel_left_shift_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_16b.vhd:34' bound to instance 'barrel_left_shifter' of component 'barrel_left_shift_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/alu.vhd:90]
INFO: [Synth 8-638] synthesizing module 'barrel_left_shift_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_16b.vhd:40]
	Parameter shift_amount bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'barrel_left_shift_comp_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd:34' bound to instance 'barrel_shifter_component1' of component 'barrel_left_shift_comp_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_16b.vhd:52]
INFO: [Synth 8-638] synthesizing module 'barrel_left_shift_comp_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd:41]
	Parameter shift_amount bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'barrel_left_shift_comp_16b' (15#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd:41]
	Parameter shift_amount bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'barrel_left_shift_comp_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd:34' bound to instance 'barrel_shifter_component2' of component 'barrel_left_shift_comp_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_16b.vhd:58]
INFO: [Synth 8-638] synthesizing module 'barrel_left_shift_comp_16b__parameterized1' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd:41]
	Parameter shift_amount bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'barrel_left_shift_comp_16b__parameterized1' (15#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd:41]
	Parameter shift_amount bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'barrel_left_shift_comp_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd:34' bound to instance 'barrel_shifter_component3' of component 'barrel_left_shift_comp_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_16b.vhd:64]
INFO: [Synth 8-638] synthesizing module 'barrel_left_shift_comp_16b__parameterized3' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd:41]
	Parameter shift_amount bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'barrel_left_shift_comp_16b__parameterized3' (15#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd:41]
	Parameter shift_amount bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'barrel_left_shift_comp_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd:34' bound to instance 'barrel_shifter_component4' of component 'barrel_left_shift_comp_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_16b.vhd:70]
INFO: [Synth 8-638] synthesizing module 'barrel_left_shift_comp_16b__parameterized5' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd:41]
	Parameter shift_amount bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'barrel_left_shift_comp_16b__parameterized5' (15#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_comp_16b.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'barrel_left_shift_16b' (16#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/barrel_left_shift_16b.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'alu' (17#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/alu.vhd:46]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'EX_MEM_control_new_register' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:652]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'EX_MEM_control_register' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:660]
INFO: [Synth 8-638] synthesizing module 'register_nb__parameterized10' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_nb__parameterized10' (17#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'EX_MEM_result' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:668]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'EX_MEM_index' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:676]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'EX_MEM_write_data' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:684]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'EX_MEM_write_register_1' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:692]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'EX_MEM_write_register_2' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:700]
INFO: [Synth 8-3491] module 'mux_2to1_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:25' bound to instance 'mux_mem_address' of component 'mux_2to1_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:723]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'pattern_number' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:729]
INFO: [Synth 8-638] synthesizing module 'register_nb__parameterized12' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_nb__parameterized12' (17#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:43]
INFO: [Synth 8-3491] module 'data_memory' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/data_memory.vhd:26' bound to instance 'data_mem' of component 'data_memory' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:737]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/data_memory.vhd:42]
INFO: [Synth 8-3491] module 'character_data' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/character_data.vhd:59' bound to instance 'char_mem' of component 'character_data' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/data_memory.vhd:149]
INFO: [Synth 8-638] synthesizing module 'character_data' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/character_data.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'character_data' (18#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/character_data.vhd:68]
INFO: [Synth 8-3491] module 'length_data' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/length_data.vhd:59' bound to instance 'length_mem' of component 'length_data' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/data_memory.vhd:158]
INFO: [Synth 8-638] synthesizing module 'length_data' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/length_data.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'length_data' (19#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/length_data.vhd:76]
INFO: [Synth 8-3491] module 'occurrence_data' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurrence_data.vhd:59' bound to instance 'occur_mem' of component 'occurrence_data' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/data_memory.vhd:175]
INFO: [Synth 8-638] synthesizing module 'occurrence_data' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurrence_data.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'occurrence_data' (20#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurrence_data.vhd:76]
INFO: [Synth 8-3491] module 'translation_unit' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/translation_unit.vhd:34' bound to instance 't_unit' of component 'translation_unit' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/data_memory.vhd:200]
INFO: [Synth 8-638] synthesizing module 'translation_unit' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/translation_unit.vhd:48]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_p1' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/translation_unit.vhd:80]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_p2' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/translation_unit.vhd:85]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_p3' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/translation_unit.vhd:90]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_p4' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/translation_unit.vhd:95]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_p5' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/translation_unit.vhd:100]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_p6' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/translation_unit.vhd:105]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_offset' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/translation_unit.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'translation_unit' (21#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/translation_unit.vhd:48]
INFO: [Synth 8-3491] module 'occurence_adder' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurence_adder.vhd:34' bound to instance 'c_unit' of component 'occurence_adder' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/data_memory.vhd:213]
INFO: [Synth 8-638] synthesizing module 'occurence_adder' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurence_adder.vhd:46]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_t0' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurence_adder.vhd:73]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_t1' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurence_adder.vhd:78]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_t2' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurence_adder.vhd:83]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_t3' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurence_adder.vhd:88]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_t4' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurence_adder.vhd:93]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_t5' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurence_adder.vhd:98]
INFO: [Synth 8-3491] module 'adder_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/adder_16b.vhd:25' bound to instance 'adder_t6' of component 'adder_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurence_adder.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'occurence_adder' (22#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/occurence_adder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (23#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/data_memory.vhd:42]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'MEM_WB_control_register' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:755]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'MEM_WB_memory_data_register' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:763]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'MEM_WB_alu_result' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:771]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'MEM_WB_write_reg_1' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:779]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'MEM_WB_write_reg_2' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:787]
INFO: [Synth 8-3491] module 'mux_2to1_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:25' bound to instance 'mux_wdata1_src' of component 'mux_2to1_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:803]
INFO: [Synth 8-3491] module 'mux_2to1_16b' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/mux_2to1_16b.vhd:25' bound to instance 'mux_out_of_bound_check' of component 'mux_2to1_16b' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:809]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'read_reg1' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:820]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_nb' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/register_nb.vhd:34' bound to instance 'read_reg2' of component 'register_nb' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:828]
INFO: [Synth 8-3491] module 'fowarding_unit' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/fowarding_unit.vhd:34' bound to instance 'EX_forwarding_unit' of component 'fowarding_unit' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:836]
INFO: [Synth 8-638] synthesizing module 'fowarding_unit' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/fowarding_unit.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fowarding_unit' (24#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/fowarding_unit.vhd:58]
INFO: [Synth 8-3491] module 'fowarding_unit' declared at 'C:/Users/Bertram/project_6/project_6.srcs/sources_1/new/fowarding_unit.vhd:34' bound to instance 'ID_forwarding_unit' of component 'fowarding_unit' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:859]
INFO: [Synth 8-256] done synthesizing module 'single_cycle_core' (25#1) [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/single_cycle_core.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.691 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.691 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.691 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1028.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bertram/project_6/project_6.srcs/constrs_1/new/constr.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [C:/Users/Bertram/project_6/project_6.srcs/constrs_1/new/constr.xdc:2]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/Users/Bertram/project_6/project_6.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1147.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1147.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1147.195 ; gain = 118.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1147.195 ; gain = 118.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1147.195 ; gain = 118.504
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'insn_out_reg' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[0]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[1]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[2]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[3]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[4]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[5]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[6]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[9]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[10]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[11]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[12]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[13]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[14]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[15]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[16]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[17]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[18]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[19]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[22]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_process.var_insn_mem_reg[23]' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/instruction_memory.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'register_a_indir_reg' [C:/Users/Bertram/project_6/project_6.srcs/sources_1/imports/VHDL/register_file.vhd:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1237.594 ; gain = 208.902
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ID_EX_write_register_2' (register_nb) to 'read_reg2'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 15    
	   2 Input    9 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 315   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  20 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 91    
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	 256 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 446   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1260.918 ; gain = 232.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1260.918 ; gain = 232.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1261.766 ; gain = 233.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1261.766 ; gain = 233.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1261.766 ; gain = 233.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1261.766 ; gain = 233.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1261.766 ; gain = 233.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1261.766 ; gain = 233.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1261.766 ; gain = 233.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1261.766 ; gain = 233.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    42|
|3     |LUT1   |     3|
|4     |LUT2   |   138|
|5     |LUT3   |   101|
|6     |LUT4   |    79|
|7     |LUT5   |   238|
|8     |LUT6   |   671|
|9     |MUXF7  |   141|
|10    |MUXF8  |    33|
|11    |FDCE   |   692|
|12    |FDPE   |    38|
|13    |FDRE   |   202|
|14    |LD     |    18|
|15    |IBUF   |     3|
|16    |OBUF   |    33|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1261.766 ; gain = 233.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1261.766 ; gain = 114.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1261.766 ; gain = 233.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1261.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 18 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE (inverted pins: G): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1261.766 ; gain = 233.074
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bertram/project_6/project_6.runs/synth_1/single_cycle_core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file single_cycle_core_utilization_synth.rpt -pb single_cycle_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 21 15:05:38 2023...
