{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508146462688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508146462695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 03:34:22 2017 " "Processing started: Mon Oct 16 03:34:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508146462695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146462695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Process1 -c Process1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146462695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508146463057 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508146463057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "Mux2x1.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Mux4x1.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.v 1 1 " "Found 1 design units, including 1 entities, in source file meminst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "MemInst.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/MemInst.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeifd.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeifd.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeIFD " "Found entity 1: PipeIFD" {  } { { "PipeIFD.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/PipeIFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipede.v 1 1 " "Found 1 design units, including 1 entities, in source file pipede.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeDE " "Found entity 1: PipeDE" {  } { { "PipeDE.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/PipeDE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeem.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeEM " "Found entity 1: PipeEM" {  } { { "PipeEM.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/PipeEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipewb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipewb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeWB " "Found entity 1: PipeWB" {  } { { "PipeWB.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/PipeWB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDirMem muxDirMem CPU.v(106) " "Verilog HDL Declaration information at CPU.v(106): object \"MuxDirMem\" differs only in case from object \"muxDirMem\" in the same scope" {  } { { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508146471969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MuxDato muxDato CPU.v(107) " "Verilog HDL Declaration information at CPU.v(107): object \"MuxDato\" differs only in case from object \"muxDato\" in the same scope" {  } { { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508146471970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloespecial.v 1 1 " "Found 1 design units, including 1 entities, in source file moduloespecial.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloEsp " "Found entity 1: ModuloEsp" {  } { { "ModuloEspecial.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/ModuloEspecial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.v 1 1 " "Found 1 design units, including 1 entities, in source file tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471973 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simulation/Process1.bdf " "Can't analyze file -- file simulation/Process1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1508146471975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/clock_divider.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seven_segments.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/seven_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diseño.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diseño.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Diseño " "Found entity 1: Diseño" {  } { { "Diseño.bdf" "" { Schematic "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Diseño.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpudiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpudiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUDiagram " "Found entity 1: CPUDiagram" {  } { { "CPUDiagram.bdf" "" { Schematic "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPUDiagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba.v 1 1 " "Found 1 design units, including 1 entities, in source file prueba.v" { { "Info" "ISGN_ENTITY_NAME" "1 prueba " "Found entity 1: prueba" {  } { { "prueba.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/prueba.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146471980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146471980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tester " "Elaborating entity \"Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508146472029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:DIV1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:DIV1\"" {  } { { "Tester.v" "DIV1" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146472032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clock_divider.v(40) " "Verilog HDL assignment warning at clock_divider.v(40): truncated value with size 32 to match size of target (16)" {  } { { "clock_divider.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/clock_divider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508146472032 "|Tester|clock_divider:DIV1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "Tester.v" "cpu" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146472033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:cpu\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"CPU:cpu\|PC:pc\"" {  } { { "CPU.v" "pc" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146472040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 CPU:cpu\|Mux2x1:MuxDireccionPC " "Elaborating entity \"Mux2x1\" for hierarchy \"CPU:cpu\|Mux2x1:MuxDireccionPC\"" {  } { { "CPU.v" "MuxDireccionPC" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146472041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInst CPU:cpu\|MemInst:memInst " "Elaborating entity \"MemInst\" for hierarchy \"CPU:cpu\|MemInst:memInst\"" {  } { { "CPU.v" "memInst" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146472053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\"" {  } { { "MemInst.v" "altsyncram_component" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/MemInst.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146472082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\"" {  } { { "MemInst.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/MemInst.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146472083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146472083 ""}  } { { "MemInst.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/MemInst.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508146472083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bf1 " "Found entity 1: altsyncram_6bf1" {  } { { "db/altsyncram_6bf1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_6bf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146472162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146472162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bf1 CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated " "Elaborating entity \"altsyncram_6bf1\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146472162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146473572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_6bf1.tdf" "rden_decode" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_6bf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146473613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"CPU:cpu\|MemInst:memInst\|altsyncram:altsyncram_component\|altsyncram_6bf1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_6bf1.tdf" "mux2" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_6bf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeIFD CPU:cpu\|PipeIFD:pipeIFD " "Elaborating entity \"PipeIFD\" for hierarchy \"CPU:cpu\|PipeIFD:pipeIFD\"" {  } { { "CPU.v" "pipeIFD" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder CPU:cpu\|Adder:pcplus4 " "Elaborating entity \"Adder\" for hierarchy \"CPU:cpu\|Adder:pcplus4\"" {  } { { "CPU.v" "pcplus4" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:cpu\|ControlUnit:unidadControl " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:cpu\|ControlUnit:unidadControl\"" {  } { { "CPU.v" "unidadControl" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank CPU:cpu\|RegisterBank:registerBank " "Elaborating entity \"RegisterBank\" for hierarchy \"CPU:cpu\|RegisterBank:registerBank\"" {  } { { "CPU.v" "registerBank" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeDE CPU:cpu\|PipeDE:pipeDE " "Elaborating entity \"PipeDE\" for hierarchy \"CPU:cpu\|PipeDE:pipeDE\"" {  } { { "CPU.v" "pipeDE" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu\|ALU:alu\"" {  } { { "CPU.v" "alu" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473636 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Flags ALU.v(18) " "Verilog HDL Always Construct warning at ALU.v(18): inferring latch(es) for variable \"Flags\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/ALU.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508146473637 "|Tester|CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[0\] ALU.v(18) " "Inferred latch for \"Flags\[0\]\" at ALU.v(18)" {  } { { "ALU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/ALU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473637 "|Tester|CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] ALU.v(18) " "Inferred latch for \"Flags\[1\]\" at ALU.v(18)" {  } { { "ALU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/ALU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473637 "|Tester|CPU:cpu|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4x1 CPU:cpu\|Mux4x1:MuxResultSelect " "Elaborating entity \"Mux4x1\" for hierarchy \"CPU:cpu\|Mux4x1:MuxResultSelect\"" {  } { { "CPU.v" "MuxResultSelect" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeEM CPU:cpu\|PipeEM:pipeEm " "Elaborating entity \"PipeEM\" for hierarchy \"CPU:cpu\|PipeEM:pipeEm\"" {  } { { "CPU.v" "pipeEm" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473639 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memdatos.v 1 1 " "Using design file memdatos.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MemDatos " "Found entity 1: MemDatos" {  } { { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146473646 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1508146473646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemDatos CPU:cpu\|MemDatos:memDatos " "Elaborating entity \"MemDatos\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\"" {  } { { "CPU.v" "memDatos" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\"" {  } { { "memdatos.v" "altsyncram_component" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\"" {  } { { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146473655 ""}  } { { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508146473655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhm1 " "Found entity 1: altsyncram_vhm1" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146473735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhm1 CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated " "Elaborating entity \"altsyncram_vhm1\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146473777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_vhm1.tdf" "decode3" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeWB CPU:cpu\|PipeWB:pipeWB " "Elaborating entity \"PipeWB\" for hierarchy \"CPU:cpu\|PipeWB:pipeWB\"" {  } { { "CPU.v" "pipeWB" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segments seven_segments:sevenSegs1 " "Elaborating entity \"seven_segments\" for hierarchy \"seven_segments:sevenSegs1\"" {  } { { "Tester.v" "sevenSegs1" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146473782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segments.v(10) " "Verilog HDL assignment warning at seven_segments.v(10): truncated value with size 32 to match size of target (4)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segments.v(11) " "Verilog HDL assignment warning at seven_segments.v(11): truncated value with size 32 to match size of target (4)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segments.v(12) " "Verilog HDL assignment warning at seven_segments.v(12): truncated value with size 32 to match size of target (4)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "unidad seven_segments.v(13) " "Verilog HDL Always Construct warning at seven_segments.v(13): variable \"unidad\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seven_segments.v(13) " "Verilog HDL Case Statement warning at seven_segments.v(13): incomplete case statement has no default case item" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decimal seven_segments.v(25) " "Verilog HDL Always Construct warning at seven_segments.v(25): variable \"decimal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seven_segments.v(25) " "Verilog HDL Case Statement warning at seven_segments.v(25): incomplete case statement has no default case item" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "centena seven_segments.v(37) " "Verilog HDL Always Construct warning at seven_segments.v(37): variable \"centena\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seven_segments.v(37) " "Verilog HDL Case Statement warning at seven_segments.v(37): incomplete case statement has no default case item" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven_Segs seven_segments.v(9) " "Verilog HDL Always Construct warning at seven_segments.v(9): inferring latch(es) for variable \"seven_Segs\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[0\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[0\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[1\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[1\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[2\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[2\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[3\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[3\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473783 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[4\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[4\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[5\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[5\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[6\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[6\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[7\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[7\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[8\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[8\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[9\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[9\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[10\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[10\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[11\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[11\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[12\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[12\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[13\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[13\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[14\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[14\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[15\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[15\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[16\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[16\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[17\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[17\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[18\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[18\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[19\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[19\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_Segs\[20\] seven_segments.v(9) " "Inferred latch for \"seven_Segs\[20\]\" at seven_segments.v(9)" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146473784 "|Tester|seven_segments:sevenSegs1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[31\] " "Net \"CPU:cpu\|DireccionIFDOUT\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[31\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[30\] " "Net \"CPU:cpu\|DireccionIFDOUT\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[30\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[29\] " "Net \"CPU:cpu\|DireccionIFDOUT\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[29\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[28\] " "Net \"CPU:cpu\|DireccionIFDOUT\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[28\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[27\] " "Net \"CPU:cpu\|DireccionIFDOUT\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[27\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[26\] " "Net \"CPU:cpu\|DireccionIFDOUT\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[26\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[25\] " "Net \"CPU:cpu\|DireccionIFDOUT\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[25\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[24\] " "Net \"CPU:cpu\|DireccionIFDOUT\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[24\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[23\] " "Net \"CPU:cpu\|DireccionIFDOUT\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[23\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[22\] " "Net \"CPU:cpu\|DireccionIFDOUT\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[22\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[21\] " "Net \"CPU:cpu\|DireccionIFDOUT\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[21\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[20\] " "Net \"CPU:cpu\|DireccionIFDOUT\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[20\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[19\] " "Net \"CPU:cpu\|DireccionIFDOUT\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[19\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[18\] " "Net \"CPU:cpu\|DireccionIFDOUT\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[18\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[17\] " "Net \"CPU:cpu\|DireccionIFDOUT\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[17\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CPU:cpu\|DireccionIFDOUT\[16\] " "Net \"CPU:cpu\|DireccionIFDOUT\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "DireccionIFDOUT\[16\]" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 34 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1508146474059 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1508146474059 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a32 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a33 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a34 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 795 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a35 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 817 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a36 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a37 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 861 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a38 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 883 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a39 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a40 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a41 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a42 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a43 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 993 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a44 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1015 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a45 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1037 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a46 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1059 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a47 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1081 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a48 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a49 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a50 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1147 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a51 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1169 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a52 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1191 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a53 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1213 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a54 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1235 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a55 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1257 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a56 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1279 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a57 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1301 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a58 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a59 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1345 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a60 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a61 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1389 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a62 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1411 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a63 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1433 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a64 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1455 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a65 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1477 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a66 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1499 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a67 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1521 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a68 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a69 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1565 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a70 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1587 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a71 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1609 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a72 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1631 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a73 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1653 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a74 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1675 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a75 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a76 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a77 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1741 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a78 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1763 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a79 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1785 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a80 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1807 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a81 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1829 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a82 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1851 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a83 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1873 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a84 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a85 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1917 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a86 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1939 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a87 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1961 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a88 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 1983 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a89 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2005 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a90 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2027 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a91 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2049 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a92 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2071 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a93 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2093 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a94 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2115 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a95 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2137 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a96 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a97 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2181 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a98 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2203 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a99 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2225 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a100 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a101 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2269 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a102 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2291 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a103 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a104 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2335 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a105 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2357 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a106 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2379 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a107 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2401 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a108 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2423 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a109 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2445 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a110 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2467 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a111 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2489 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a112 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2511 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a113 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2533 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a114 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2555 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a115 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2577 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a116 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a117 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2621 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a118 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2643 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a119 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2665 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a120 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a121 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2709 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a122 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2731 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a123 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2753 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a124 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2775 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a125 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2797 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a126 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2819 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a127 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2841 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a128 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2863 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a129 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2885 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a130 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2907 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a131 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2929 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a132 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2951 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a133 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2973 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a134 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 2995 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a135 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3017 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a136 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3039 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a137 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3061 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a138 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3083 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a139 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3105 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a140 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3127 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a141 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3149 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a142 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3171 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a143 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3193 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a144 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3215 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a145 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3237 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a146 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a147 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3281 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a148 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3303 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a149 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3325 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a150 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3347 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a151 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3369 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a152 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3391 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a153 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3413 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a154 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3435 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a155 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3457 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a156 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3479 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a157 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3501 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a158 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3523 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a159 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3545 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a160 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3567 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a161 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3589 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a162 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3611 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a163 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3633 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a164 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3655 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a165 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3677 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a166 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3699 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a167 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3721 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a168 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3743 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a169 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3765 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a170 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3787 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a171 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3809 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a172 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3831 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a173 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3853 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a174 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3875 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a175 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3897 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a176 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3919 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a177 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3941 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a178 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3963 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a179 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 3985 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a180 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4007 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a181 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4029 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a182 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4051 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a183 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4073 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a184 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4095 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a185 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4117 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a186 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4139 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a187 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4161 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a188 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4183 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a189 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4205 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a190 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4227 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a191 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4249 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a192 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4271 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a193 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4293 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a194 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4315 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a195 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4337 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a196 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4359 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a197 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4381 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a198 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4403 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a199 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4425 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a200 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4447 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a201 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4469 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a202 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4491 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a203 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4513 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a204 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4535 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a205 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4557 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a206 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4579 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a207 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4601 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a208 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4623 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a209 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4645 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a210 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4667 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a211 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4689 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a212 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4711 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a213 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4733 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a214 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4755 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a215 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4777 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a216 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4799 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a217 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4821 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a218 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4843 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a219 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4865 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a220 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4887 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a221 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4909 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a222 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4931 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a223 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4953 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a224 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4975 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a225 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 4997 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a226 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5019 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a227 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5041 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a228 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5063 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a229 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5085 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a230 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5107 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a231 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5129 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a232 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5151 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a233 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5173 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a234 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5195 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a235 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5217 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a236 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5239 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a237 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5261 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a238 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5283 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a239 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5305 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a240 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5327 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a241 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5349 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a242 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5371 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a243 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5393 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a244 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5415 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a245 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5437 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a246 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5459 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a247 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5481 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a248 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5503 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a249 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5525 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a250 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5547 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a251 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5569 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a252 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5591 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a253 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5613 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a254 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5635 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a255 " "Synthesized away node \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 5657 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146474243 "|Tester|CPU:cpu|MemDatos:memDatos|altsyncram:altsyncram_component|altsyncram_vhm1:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1508146474243 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1508146474243 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "CPU:cpu\|RegisterBank:registerBank\|RF_rtl_0 " "Inferred dual-clock RAM node \"CPU:cpu\|RegisterBank:registerBank\|RF_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1508146474663 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:cpu\|RegisterBank:registerBank\|RF_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:cpu\|RegisterBank:registerBank\|RF_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1508146475134 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1508146475134 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1508146475134 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segments:sevenSegs1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segments:sevenSegs1\|Mod0\"" {  } { { "output_files/seven_segments.v" "Mod0" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146475135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segments:sevenSegs1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segments:sevenSegs1\|Mod1\"" {  } { { "output_files/seven_segments.v" "Mod1" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146475135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segments:sevenSegs1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segments:sevenSegs1\|Div0\"" {  } { { "output_files/seven_segments.v" "Div0" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146475135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segments:sevenSegs1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segments:sevenSegs1\|Mod2\"" {  } { { "output_files/seven_segments.v" "Mod2" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146475135 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segments:sevenSegs1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segments:sevenSegs1\|Div1\"" {  } { { "output_files/seven_segments.v" "Div1" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508146475135 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1508146475135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu\|RegisterBank:registerBank\|altsyncram:RF_rtl_0 " "Elaborated megafunction instantiation \"CPU:cpu\|RegisterBank:registerBank\|altsyncram:RF_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146475159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu\|RegisterBank:registerBank\|altsyncram:RF_rtl_0 " "Instantiated megafunction \"CPU:cpu\|RegisterBank:registerBank\|altsyncram:RF_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475159 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508146475159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46j1 " "Found entity 1: altsyncram_46j1" {  } { { "db/altsyncram_46j1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_46j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146475209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146475209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segments:sevenSegs1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seven_segments:sevenSegs1\|lpm_divide:Mod0\"" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146475225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segments:sevenSegs1\|lpm_divide:Mod0 " "Instantiated megafunction \"seven_segments:sevenSegs1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475225 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508146475225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/lpm_divide_l3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146475262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146475262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146475268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146475268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146475299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146475299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segments:sevenSegs1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"seven_segments:sevenSegs1\|lpm_divide:Mod1\"" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146475312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segments:sevenSegs1\|lpm_divide:Mod1 " "Instantiated megafunction \"seven_segments:sevenSegs1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475313 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508146475313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146475350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146475350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146475356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146475356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146475364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146475364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segments:sevenSegs1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seven_segments:sevenSegs1\|lpm_divide:Div0\"" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146475369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segments:sevenSegs1\|lpm_divide:Div0 " "Instantiated megafunction \"seven_segments:sevenSegs1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475370 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508146475370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146475405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146475405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segments:sevenSegs1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seven_segments:sevenSegs1\|lpm_divide:Div1\"" {  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146475417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segments:sevenSegs1\|lpm_divide:Div1 " "Instantiated megafunction \"seven_segments:sevenSegs1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508146475418 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508146475418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146475458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146475458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146475465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146475465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508146475501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146475501 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1508146475974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[0\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476039 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[1\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476039 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[2\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476040 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[3\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476040 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[4\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476040 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[5\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476040 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[6\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|RegisterBank:registerBank\|RF\[12\]\[1\]" {  } { { "RegisterBank.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/RegisterBank.v" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476040 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[7\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476040 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[8\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476040 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[9\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476040 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[10\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476040 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[11\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[157\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476040 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[12\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476040 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[13\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[156\]~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Mod2\|lpm_divide_l3m:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_mve:divider\|StageOut\[156\]~synth" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/alt_u_div_mve.tdf" 203 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476040 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476040 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[14\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_25~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_25~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476041 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[15\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476041 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[16\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476041 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[17\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476041 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[18\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_23~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476041 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[19\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_25~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_25~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476041 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_segments:sevenSegs1\|seven_Segs\[20\] " "Latch seven_segments:sevenSegs1\|seven_Segs\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_25~synth " "Ports D and ENA on the latch are fed by the same signal seven_segments:sevenSegs1\|lpm_divide:Div1\|lpm_divide_lbm:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_sve:divider\|op_25~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476041 ""}  } { { "output_files/seven_segments.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/seven_segments.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:alu\|Flags\[1\] " "Latch CPU:cpu\|ALU:alu\|Flags\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|PipeDE:pipeDE\|CodigoALUTMP\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|PipeDE:pipeDE\|CodigoALUTMP\[2\]" {  } { { "PipeDE.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/PipeDE.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476041 ""}  } { { "ALU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/ALU.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:cpu\|ALU:alu\|Flags\[0\] " "Latch CPU:cpu\|ALU:alu\|Flags\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:cpu\|PipeDE:pipeDE\|CodigoALUTMP\[0\] " "Ports D and ENA on the latch are fed by the same signal CPU:cpu\|PipeDE:pipeDE\|CodigoALUTMP\[0\]" {  } { { "PipeDE.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/PipeDE.v" 122 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508146476041 ""}  } { { "ALU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/ALU.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508146476041 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1508146477348 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508146478367 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"CPU:cpu\|MemDatos:memDatos\|altsyncram:altsyncram_component\|altsyncram_vhm1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_vhm1.tdf" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/db/altsyncram_vhm1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memdatos.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/memdatos.v" 86 0 0 } } { "CPU.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/CPU.v" 236 0 0 } } { "Tester.v" "" { Text "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/Tester.v" 50 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146478383 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/Process1.map.smsg " "Generated suppressed messages file D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/output_files/Process1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146478588 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508146478912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508146478912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3679 " "Implemented 3679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508146479189 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508146479189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3337 " "Implemented 3337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508146479189 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1508146479189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508146479189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 306 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 306 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "795 " "Peak virtual memory: 795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508146479255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 03:34:39 2017 " "Processing ended: Mon Oct 16 03:34:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508146479255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508146479255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508146479255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508146479255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1508146480412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508146480418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 03:34:40 2017 " "Processing started: Mon Oct 16 03:34:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508146480418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1508146480418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Process1 -c Process1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Process1 -c Process1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1508146480419 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1508146480505 ""}
{ "Info" "0" "" "Project  = Process1" {  } {  } 0 0 "Project  = Process1" 0 0 "Fitter" 0 0 1508146480505 ""}
{ "Info" "0" "" "Revision = Process1" {  } {  } 0 0 "Revision = Process1" 0 0 "Fitter" 0 0 1508146480505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1508146480704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1508146480705 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Process1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Process1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508146480743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508146480800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508146480800 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508146481339 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508146481361 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508146481514 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1508146481605 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1508146494487 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 15 global CLKCTRL_G6 " "clk~inputCLKENA0 with 15 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1508146494595 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1508146494595 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508146494595 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508146494636 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508146494639 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508146494646 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508146494650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508146494651 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508146494653 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508146494654 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1508146494657 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508146494657 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508146494771 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "TimeQuest Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1508146501481 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Process1.sdc " "Synopsys Design Constraints File file not found: 'Process1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508146501485 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508146501485 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]~28  from: datab  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]~33  from: dataa  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]~24  from: datab  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]~29  from: dataa  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~19  from: datab  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~25  from: dataa  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[120\]~13  from: datab  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[120\]~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]~20  from: dataa  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~9  from: datab  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]~14  from: dataa  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]~5  from: datab  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[131\]~10  from: dataa  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[131\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[135\]~1  from: datab  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[135\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[136\]~6  from: dataa  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[136\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[140\]~16  from: datab  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[140\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[141\]~2  from: dataa  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[141\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~22  from: datab  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[146\]~17  from: dataa  to: combout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|StageOut\[146\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_15~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_15~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_15~21  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_15~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_15~25  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_15~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_15~5  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_15~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_15~9  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_15~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~13  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~18  from: dataa  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~25  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~25  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~9  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_16~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~13  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~17  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~17  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~17  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~22  from: dataa  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_17~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~10  from: dataa  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~10  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~17  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~21  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~21  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~21  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~21  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~25  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~25  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~25  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_18~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~14  from: dataa  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~14  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~21  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~21  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~21  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~21  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~25  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~25  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~25  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_19~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~13  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~18  from: dataa  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~25  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~25  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~25  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_20~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~13  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~17  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~17  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~17  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~22  from: dataa  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_21~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~13  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~17  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~17  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~17  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~6  from: dataa  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_22~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~13  from: dataa  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~17  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~6  from: dataa  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~9  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~9  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~9  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_23~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~13  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~17  from: datab  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~6  from: dataa  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~9  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~9  from: datac  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~9  from: datad  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_25~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_26~10  from: dataa  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_26~10  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_26~14  from: datab  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_26~14  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_26~18  from: datab  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_26~18  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_26~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_26~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_26~6  from: dataa  to: cout " "Cell: sevenSegs1\|Div0\|auto_generated\|divider\|divider\|op_26~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[168\]~30  from: datab  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[168\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[169\]~47  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[169\]~47  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[171\]~67  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[171\]~67  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[176\]~21  from: datab  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[176\]~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[177\]~31  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[177\]~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[179\]~58  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[179\]~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[184\]~12  from: datab  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[184\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[185\]~22  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[185\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[187\]~49  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[187\]~49  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[192\]~3  from: datab  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[192\]~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[193\]~13  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[193\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[195\]~33  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[195\]~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[200\]~38  from: datab  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[200\]~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[201\]~4  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[201\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[203\]~24  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[203\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[208\]~80  from: datab  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[208\]~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[209\]~39  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[209\]~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[211\]~15  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[211\]~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[216\]~112  from: datab  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[216\]~112  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[217\]~81  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[217\]~81  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[219\]~6  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[219\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[224\]~151  from: datab  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[224\]~151  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[225\]~113  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[225\]~113  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[227\]~41  from: dataa  to: combout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|StageOut\[227\]~41  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~17  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~21  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~25  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~29  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~33  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~37  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~5  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_15~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~14  from: dataa  to: cout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~14  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~21  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~21  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~21  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~25  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~25  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~29  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~29  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~29  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~33  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~33  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~33  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~33  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~37  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~37  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~37  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~9  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_16~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~13  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~18  from: dataa  to: cout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~25  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~25  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~25  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~29  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~29  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~29  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~29  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~29  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~33  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~33  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~33  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~33  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~33  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~37  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~37  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~37  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~37  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~37  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_17~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~13  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~17  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~17  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~17  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~22  from: dataa  to: cout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~29  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~29  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~29  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~29  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~29  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~33  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~33  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~33  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~33  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~33  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~37  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~37  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~37  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~37  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~37  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~37  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~37  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~37  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~37  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_18~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~13  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~17  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~17  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~17  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~17  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~22  from: dataa  to: cout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~29  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~29  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~29  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~29  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~33  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~33  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~33  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~33  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~33  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~33  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~33  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~33  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~33  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~5  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~9  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~9  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~9  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_19~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~13  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~13  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~17  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~17  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~17  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~22  from: dataa  to: cout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~25  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~25  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~29  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~29  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~29  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~29  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~29  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~29  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~29  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~29  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~5  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~5  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~5  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~5  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~9  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~9  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~9  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_20~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~13  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~17  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~17  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~17  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~17  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~22  from: dataa  to: cout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~25  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~25  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~25  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~25  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~25  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~29  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~5  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~5  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~5  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~5  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~9  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~9  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~9  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_21~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~13  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~17  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~17  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~17  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~17  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~21  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~21  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~21  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~21  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~25  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~25  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~25  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~25  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~25  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~29  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~6  from: dataa  to: cout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~9  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~9  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~9  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_22~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~13  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~13  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~17  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~17  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~17  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~17  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~21  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~21  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~21  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~21  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~25  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~25  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~25  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~25  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~25  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~29  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~6  from: dataa  to: cout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~9  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~9  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~9  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_23~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~13  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~13  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~13  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~13  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~17  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~17  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~17  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~17  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~1  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~21  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~21  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~21  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~21  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~21  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~25  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~25  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~25  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~25  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~25  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~29  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~29  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~6  from: dataa  to: cout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~9  from: cin  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~9  from: datab  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~9  from: datac  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~9  from: datad  to: sumout " "Cell: sevenSegs1\|Div1\|auto_generated\|divider\|divider\|op_25~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~33  from: datab  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~33  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~38  from: dataa  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[110\]~29  from: datab  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[110\]~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[111\]~34  from: dataa  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[111\]~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~25  from: datab  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~30  from: dataa  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[120\]~21  from: datab  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[120\]~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[121\]~26  from: dataa  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[121\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~17  from: datab  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[126\]~22  from: dataa  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[126\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[130\]~13  from: datab  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[130\]~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[131\]~18  from: dataa  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[131\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[135\]~9  from: datab  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[135\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~14  from: dataa  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[140\]~5  from: datab  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[140\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~10  from: dataa  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[141\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]~2  from: datab  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~6  from: dataa  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[146\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[150\]~0  from: datab  to: combout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|StageOut\[150\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_15~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_15~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_15~21  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_15~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_15~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_15~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_15~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_15~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_15~9  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_15~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~18  from: dataa  to: cout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~9  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_16~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~13  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~17  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~17  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~17  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~22  from: dataa  to: cout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_17~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~10  from: dataa  to: cout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~10  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~17  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~21  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~21  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~21  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~21  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~25  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_18~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~14  from: dataa  to: cout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~14  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~21  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~21  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~21  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~21  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~25  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_19~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~13  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~18  from: dataa  to: cout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~25  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_20~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~13  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~17  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~17  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~17  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~22  from: dataa  to: cout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_21~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~10  from: dataa  to: cout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~10  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~17  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~21  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~21  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~21  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~21  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~25  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_22~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~14  from: dataa  to: cout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~14  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~21  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~21  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~21  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~21  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~25  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_23~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~13  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~18  from: dataa  to: cout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~25  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_25~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~13  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~17  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~17  from: datac  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~17  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~22  from: dataa  to: cout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~9  from: cin  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod0\|auto_generated\|divider\|divider\|op_26~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|StageOut\[13\]~1  from: dataa  to: combout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|StageOut\[13\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|StageOut\[13\]~1  from: datad  to: combout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|StageOut\[13\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|StageOut\[14\]~2  from: dataa  to: combout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|StageOut\[14\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|StageOut\[14\]~2  from: datae  to: combout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|StageOut\[14\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|StageOut\[15\]~3  from: dataa  to: combout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|StageOut\[15\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|StageOut\[15\]~3  from: datae  to: combout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|StageOut\[15\]~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~13  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~1  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~1  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~1  from: datac  to: cout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~1  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~1  from: datad  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout " "Cell: sevenSegs1\|Mod1\|auto_generated\|divider\|divider\|op_4~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~32  from: datab  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~37  from: dataa  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[110\]~28  from: datab  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[110\]~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[111\]~33  from: dataa  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[111\]~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[115\]~24  from: datab  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[115\]~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[116\]~29  from: dataa  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[116\]~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[120\]~20  from: datab  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[120\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[121\]~25  from: dataa  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[121\]~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[125\]~16  from: datab  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[125\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[126\]~21  from: dataa  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[126\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[130\]~12  from: datab  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[130\]~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[131\]~17  from: dataa  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[131\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[135\]~8  from: datab  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[135\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[136\]~13  from: dataa  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[136\]~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[140\]~4  from: datab  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[140\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[141\]~9  from: dataa  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[141\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[145\]~2  from: datab  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[145\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[146\]~5  from: dataa  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[146\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[156\]~1  from: datab  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[156\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[156\]~1  from: datad  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[156\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[157\]~3  from: dataa  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[157\]~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[157\]~3  from: datad  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[157\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[158\]~6  from: dataa  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[158\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[158\]~6  from: datad  to: combout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|StageOut\[158\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_15~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_15~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_15~21  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_15~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_15~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_15~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_15~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_15~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_15~9  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_15~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~18  from: dataa  to: cout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~9  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~9  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_16~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~13  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~17  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~17  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~17  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~22  from: dataa  to: cout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~9  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~9  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_17~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~10  from: dataa  to: cout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~10  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~17  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~17  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~17  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~21  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~21  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~21  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~21  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~25  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_18~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~14  from: dataa  to: cout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~14  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~21  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~21  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~21  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~21  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~25  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~9  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~9  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_19~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~13  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~18  from: dataa  to: cout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~25  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~9  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~9  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_20~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~13  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~17  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~17  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~17  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~22  from: dataa  to: cout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~9  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~9  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_21~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~10  from: dataa  to: cout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~10  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~17  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~17  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~17  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~21  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~21  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~21  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~21  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~25  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_22~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~14  from: dataa  to: cout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~14  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~21  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~21  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~21  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~21  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~21  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~21  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~21  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~25  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~9  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~9  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_23~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~13  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~18  from: dataa  to: cout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~18  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~25  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~25  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~25  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~25  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~25  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~25  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~9  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~9  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_25~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~13  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~13  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~13  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~13  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~17  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~17  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~17  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~17  from: datac  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~17  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~17  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~1  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~22  from: dataa  to: cout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~22  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~5  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~9  from: cin  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~9  from: dataa  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~9  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~9  from: datab  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~9  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~9  from: datad  to: sumout " "Cell: sevenSegs1\|Mod2\|auto_generated\|divider\|divider\|op_26~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1508146501562 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1508146501562 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508146501606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1508146501606 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508146501607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508146501677 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1508146502166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508146510601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508146524746 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508146535874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508146535874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508146537746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.2% " "2e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1508146550949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "D:/Proyectos/Proyecto1_Arqui_I/Proyecto1/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1508146560601 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508146560601 ""}
