SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/clock_jitter_detection_module.sv
TOPLEVEL        = clock_jitter_detection_module
MODULE          = test_clock_jitter_detection
PYTHONPATH      = /src
HASH            =  c91f3d1bcf899796fbd52a6fbf70b8791d450563

