// Seed: 4064769847
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  always @(posedge (id_4) or posedge id_4)
    if (1)
      if (1'b0 < id_2 * 1 - id_1) begin
        $display;
      end else begin
        id_2 = {id_4{1}};
      end
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_4;
  module_0(
      id_3, id_3, id_2, id_3, id_3
  );
endmodule
