Analysis & Synthesis report for Topo
Tue Jun 25 17:40:57 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Topo|Controle:U1_FSM|state
  9. State Machine - |Topo|Datapath:U0_DP|ButtonSync:BTN|btn3state
 10. State Machine - |Topo|Datapath:U0_DP|ButtonSync:BTN|btn2state
 11. State Machine - |Topo|Datapath:U0_DP|ButtonSync:BTN|btn1state
 12. State Machine - |Topo|Datapath:U0_DP|ButtonSync:BTN|btn0state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX8"
 18. Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX6"
 19. Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX5"
 20. Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX4"
 21. Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX2"
 22. Port Connectivity Checks: "Datapath:U0_DP|Dec7seg:DEC0"
 23. Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX1"
 24. Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX0"
 25. Port Connectivity Checks: "Datapath:U0_DP|Reg_fgpa:R_FPGA"
 26. Port Connectivity Checks: "Datapath:U0_DP|Mux4x1_4bits:MUX10"
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 25 17:40:57 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Topo                                       ;
; Top-level Entity Name              ; Topo                                       ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 304                                        ;
;     Total combinational functions  ; 304                                        ;
;     Dedicated logic registers      ; 30                                         ;
; Total registers                    ; 30                                         ;
; Total pins                         ; 65                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Topo               ; Topo               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------+---------+
; ../src/ButtonSync.vhd            ; yes             ; User VHDL File         ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/ButtonSync.vhd  ;         ;
; ../src/Controle.v                ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Controle.v      ;         ;
; ../src/Counter_FPGA.v            ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_FPGA.v  ;         ;
; ../src/Counter_round.v           ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_round.v ;         ;
; ../src/Counter_time.v            ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_time.v  ;         ;
; ../src/Counter_user.v            ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Counter_user.v  ;         ;
; ../src/Datapath.v                ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Datapath.v      ;         ;
; ../src/Dec7seg.v                 ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Dec7seg.v       ;         ;
; ../src/FSM_clock.v               ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/FSM_clock.v     ;         ;
; ../src/Logica.v                  ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Logica.v        ;         ;
; ../src/Mux4x1_4bits.v            ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux4x1_4bits.v  ;         ;
; ../src/Mux2x1_7bits.v            ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Mux2x1_7bits.v  ;         ;
; ../src/Reg_fpga.v                ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_fpga.v      ;         ;
; ../src/Reg_setup.v               ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_setup.v     ;         ;
; ../src/Reg_user.v                ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Reg_user.v      ;         ;
; ../src/SEQ1.v                    ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ1.v          ;         ;
; ../src/SEQ2.v                    ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ2.v          ;         ;
; ../src/SEQ3.v                    ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ3.v          ;         ;
; ../src/SEQ4.v                    ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/SEQ4.v          ;         ;
; ../src/Topo.v                    ; yes             ; User Verilog HDL File  ; C:/Users/rober/Desktop/UFSC241/VHDL/PROJETOS/vhdl/PROJETO FINAL-20240524/src/Topo.v          ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 304                ;
;                                             ;                    ;
; Total combinational functions               ; 304                ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 176                ;
;     -- 3 input functions                    ; 90                 ;
;     -- <=2 input functions                  ; 38                 ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 304                ;
;     -- arithmetic mode                      ; 0                  ;
;                                             ;                    ;
; Total registers                             ; 30                 ;
;     -- Dedicated logic registers            ; 30                 ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 65                 ;
; Embedded Multiplier 9-bit elements          ; 0                  ;
; Maximum fan-out node                        ; Controle:U1_FSM|r2 ;
; Maximum fan-out                             ; 79                 ;
; Total fan-out                               ; 1235               ;
; Average fan-out                             ; 2.66               ;
+---------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                               ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+--------------+
; Compilation Hierarchy Node  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                      ; Library Name ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+--------------+
; |Topo                       ; 304 (0)           ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 65   ; 0            ; |Topo                                    ; work         ;
;    |Controle:U1_FSM|        ; 14 (14)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Controle:U1_FSM                    ; work         ;
;    |Datapath:U0_DP|         ; 290 (46)          ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP                     ; work         ;
;       |ButtonSync:BTN|      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|ButtonSync:BTN      ; work         ;
;       |Counter_FPGA:CFPGA|  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Counter_FPGA:CFPGA  ; work         ;
;       |Counter_round:CR|    ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Counter_round:CR    ; work         ;
;       |Counter_time:CT|     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Counter_time:CT     ; work         ;
;       |Counter_user:C_USER| ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Counter_user:C_USER ; work         ;
;       |Dec7seg:DEC1|        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Dec7seg:DEC1        ; work         ;
;       |Dec7seg:DEC3|        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Dec7seg:DEC3        ; work         ;
;       |Mux2x1_7bits:MUX1|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Mux2x1_7bits:MUX1   ; work         ;
;       |Mux2x1_7bits:MUX3|   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Mux2x1_7bits:MUX3   ; work         ;
;       |Mux2x1_7bits:MUX5|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Mux2x1_7bits:MUX5   ; work         ;
;       |Mux2x1_7bits:MUX7|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Mux2x1_7bits:MUX7   ; work         ;
;       |Mux4x1_4bits:MUX11|  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Mux4x1_4bits:MUX11  ; work         ;
;       |Reg_fgpa:R_FPGA|     ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Reg_fgpa:R_FPGA     ; work         ;
;       |Reg_setup:R_SETUP|   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Reg_setup:R_SETUP   ; work         ;
;       |Reg_user:R_USER|     ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|Reg_user:R_USER     ; work         ;
;       |SEQ1:S1|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|SEQ1:S1             ; work         ;
;       |SEQ3:S3|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|SEQ3:S3             ; work         ;
;       |SEQ4:S4|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Topo|Datapath:U0_DP|SEQ4:S4             ; work         ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Topo|Controle:U1_FSM|state                                                                                     ;
+------------------+--------------+------------------+-------------+-----------------+-----------------+-------------+------------+
; Name             ; state.result ; state.next_round ; state.check ; state.play_user ; state.play_FPGA ; state.setup ; state.init ;
+------------------+--------------+------------------+-------------+-----------------+-----------------+-------------+------------+
; state.init       ; 0            ; 0                ; 0           ; 0               ; 0               ; 0           ; 0          ;
; state.setup      ; 0            ; 0                ; 0           ; 0               ; 0               ; 1           ; 1          ;
; state.play_FPGA  ; 0            ; 0                ; 0           ; 0               ; 1               ; 0           ; 1          ;
; state.play_user  ; 0            ; 0                ; 0           ; 1               ; 0               ; 0           ; 1          ;
; state.check      ; 0            ; 0                ; 1           ; 0               ; 0               ; 0           ; 1          ;
; state.next_round ; 0            ; 1                ; 0           ; 0               ; 0               ; 0           ; 1          ;
; state.result     ; 1            ; 0                ; 0           ; 0               ; 0               ; 0           ; 1          ;
+------------------+--------------+------------------+-------------+-----------------+-----------------+-------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |Topo|Datapath:U0_DP|ButtonSync:BTN|btn3state                                     ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn3state.EsperaSoltar ; btn3state.SaidaAtiva ; btn3state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn3state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn3state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn3state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |Topo|Datapath:U0_DP|ButtonSync:BTN|btn2state                                     ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn2state.EsperaSoltar ; btn2state.SaidaAtiva ; btn2state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn2state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn2state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn2state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |Topo|Datapath:U0_DP|ButtonSync:BTN|btn1state                                     ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn1state.EsperaSoltar ; btn1state.SaidaAtiva ; btn1state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn1state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn1state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn1state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |Topo|Datapath:U0_DP|ButtonSync:BTN|btn0state                                     ;
+-------------------------+------------------------+----------------------+-------------------------+
; Name                    ; btn0state.EsperaSoltar ; btn0state.SaidaAtiva ; btn0state.EsperaApertar ;
+-------------------------+------------------------+----------------------+-------------------------+
; btn0state.EsperaApertar ; 0                      ; 0                    ; 0                       ;
; btn0state.SaidaAtiva    ; 0                      ; 1                    ; 1                       ;
; btn0state.EsperaSoltar  ; 1                      ; 0                    ; 1                       ;
+-------------------------+------------------------+----------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+------------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                       ; Free of Timing Hazards ;
+------------------------------------------------------+-------------------------------------------+------------------------+
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[60]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[61]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[62]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[63]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_setup:R_SETUP|setup[6]            ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ; yes                    ;
; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7]            ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ; yes                    ;
; Datapath:U0_DP|Reg_setup:R_SETUP|setup[4]            ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ; yes                    ;
; Datapath:U0_DP|Reg_setup:R_SETUP|setup[5]            ; Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] ; yes                    ;
; Datapath:U0_DP|Counter_FPGA:CFPGA|total[0]           ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Counter_FPGA:CFPGA|total[1]           ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Counter_FPGA:CFPGA|total[2]           ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Counter_FPGA:CFPGA|total[3]           ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[0]                  ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[0]                  ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[1]                  ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[1]                  ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[2]                  ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[2]                  ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[3]                  ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[3]                  ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[4]                  ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[4]                  ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[5]                  ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[5]                  ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[6]                  ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[6]                  ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[7]                  ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[7]                  ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[8]                  ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[8]                  ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[9]                  ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[9]                  ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[10]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[10]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[11]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[11]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[12]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[12]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[13]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[13]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[14]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[14]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[15]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[15]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[16]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[16]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[17]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[17]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[18]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[18]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[19]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[19]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[20]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[20]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[21]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[21]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[22]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[22]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[23]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[23]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[24]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[24]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[25]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[25]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[26]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[26]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[27]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[27]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[28]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[28]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[29]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[29]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[30]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[30]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[31]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[31]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[32]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[32]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[33]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[33]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[34]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[34]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[35]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[35]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[36]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[36]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[37]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[37]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[38]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[38]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[39]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[39]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[40]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[40]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[41]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[41]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[42]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[42]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Datapath:U0_DP|Reg_user:R_USER|q[43]                 ; Datapath:U0_DP|e2_and_ntnb                ; yes                    ;
; Datapath:U0_DP|Reg_fgpa:R_FPGA|q[43]                 ; Controle:U1_FSM|state.play_FPGA           ; yes                    ;
; Number of user-specified and inferred latches = 141  ;                                           ;                        ;
+------------------------------------------------------+-------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------+
; Registers Removed During Synthesis                                        ;
+------------------------------------------------------+--------------------+
; Register name                                        ; Reason for Removal ;
+------------------------------------------------------+--------------------+
; Datapath:U0_DP|ButtonSync:BTN|btn3state.EsperaSoltar ; Lost fanout        ;
; Datapath:U0_DP|ButtonSync:BTN|btn2state.EsperaSoltar ; Lost fanout        ;
; Datapath:U0_DP|ButtonSync:BTN|btn1state.EsperaSoltar ; Lost fanout        ;
; Datapath:U0_DP|ButtonSync:BTN|btn0state.EsperaSoltar ; Lost fanout        ;
; Controle:U1_FSM|state~2                              ; Lost fanout        ;
; Controle:U1_FSM|state~3                              ; Lost fanout        ;
; Controle:U1_FSM|state~4                              ; Lost fanout        ;
; Total Number of Removed Registers = 7                ;                    ;
+------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 30    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 15    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Topo|Datapath:U0_DP|Mux4x1_4bits:MUX11|out[1] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Topo|Controle:U1_FSM|state                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX8" ;
+------------+-------+----------+------------------------------+
; Port       ; Type  ; Severity ; Details                      ;
+------------+-------+----------+------------------------------+
; ent1[4..3] ; Input ; Info     ; Stuck at VCC                 ;
; ent1[1..0] ; Input ; Info     ; Stuck at VCC                 ;
; ent1[6]    ; Input ; Info     ; Stuck at VCC                 ;
; ent1[5]    ; Input ; Info     ; Stuck at GND                 ;
; ent1[2]    ; Input ; Info     ; Stuck at GND                 ;
+------------+-------+----------+------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX6" ;
+------------+-------+----------+------------------------------+
; Port       ; Type  ; Severity ; Details                      ;
+------------+-------+----------+------------------------------+
; ent0[4..3] ; Input ; Info     ; Stuck at VCC                 ;
; ent0[1..0] ; Input ; Info     ; Stuck at VCC                 ;
; ent0[6]    ; Input ; Info     ; Stuck at VCC                 ;
; ent0[5]    ; Input ; Info     ; Stuck at GND                 ;
; ent0[2]    ; Input ; Info     ; Stuck at GND                 ;
; ent1[6..5] ; Input ; Info     ; Stuck at VCC                 ;
; ent1[2..0] ; Input ; Info     ; Stuck at VCC                 ;
; ent1[4..3] ; Input ; Info     ; Stuck at GND                 ;
+------------+-------+----------+------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX5" ;
+------------+-------+----------+------------------------------+
; Port       ; Type  ; Severity ; Details                      ;
+------------+-------+----------+------------------------------+
; ent1[3..0] ; Input ; Info     ; Stuck at VCC                 ;
; ent1[6..4] ; Input ; Info     ; Stuck at GND                 ;
+------------+-------+----------+------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX4" ;
+------------+-------+----------+------------------------------+
; Port       ; Type  ; Severity ; Details                      ;
+------------+-------+----------+------------------------------+
; ent0[3..0] ; Input ; Info     ; Stuck at VCC                 ;
; ent0[5..4] ; Input ; Info     ; Stuck at GND                 ;
; ent0[6]    ; Input ; Info     ; Stuck at VCC                 ;
; ent1[6..3] ; Input ; Info     ; Stuck at VCC                 ;
; ent1[1..0] ; Input ; Info     ; Stuck at VCC                 ;
; ent1[2]    ; Input ; Info     ; Stuck at GND                 ;
+------------+-------+----------+------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX2" ;
+------------+-------+----------+------------------------------+
; Port       ; Type  ; Severity ; Details                      ;
+------------+-------+----------+------------------------------+
; ent0[4..3] ; Input ; Info     ; Stuck at VCC                 ;
; ent0[1..0] ; Input ; Info     ; Stuck at VCC                 ;
; ent0[6]    ; Input ; Info     ; Stuck at VCC                 ;
; ent0[5]    ; Input ; Info     ; Stuck at GND                 ;
; ent0[2]    ; Input ; Info     ; Stuck at GND                 ;
; ent1[6..5] ; Input ; Info     ; Stuck at VCC                 ;
; ent1[2..0] ; Input ; Info     ; Stuck at VCC                 ;
; ent1[4..3] ; Input ; Info     ; Stuck at GND                 ;
+------------+-------+----------+------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U0_DP|Dec7seg:DEC0" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; G[3..2] ; Input ; Info     ; Stuck at GND               ;
+---------+-------+----------+----------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX1" ;
+------------+-------+----------+------------------------------+
; Port       ; Type  ; Severity ; Details                      ;
+------------+-------+----------+------------------------------+
; ent1[3..1] ; Input ; Info     ; Stuck at VCC                 ;
; ent1[6..4] ; Input ; Info     ; Stuck at GND                 ;
; ent1[0]    ; Input ; Info     ; Stuck at GND                 ;
+------------+-------+----------+------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U0_DP|Mux2x1_7bits:MUX0" ;
+------------+-------+----------+------------------------------+
; Port       ; Type  ; Severity ; Details                      ;
+------------+-------+----------+------------------------------+
; ent0[4..3] ; Input ; Info     ; Stuck at VCC                 ;
; ent0[1..0] ; Input ; Info     ; Stuck at VCC                 ;
; ent0[6]    ; Input ; Info     ; Stuck at VCC                 ;
; ent0[5]    ; Input ; Info     ; Stuck at GND                 ;
; ent0[2]    ; Input ; Info     ; Stuck at GND                 ;
; ent1[2..0] ; Input ; Info     ; Stuck at VCC                 ;
; ent1[5..3] ; Input ; Info     ; Stuck at GND                 ;
; ent1[6]    ; Input ; Info     ; Stuck at VCC                 ;
+------------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U0_DP|Reg_fgpa:R_FPGA"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:U0_DP|Mux4x1_4bits:MUX10"                                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ent0 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ent0[3..1]" will be connected to GND. ;
; ent1 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ent1[3..1]" will be connected to GND. ;
; ent2 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ent2[3..1]" will be connected to GND. ;
; ent3 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ent3[3..1]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[3..1]" have no fanouts                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jun 25 17:40:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off genius_prj -c Topo
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/buttonsync.vhd
    Info (12022): Found design unit 1: ButtonSync-ButtonSyncImpl
    Info (12023): Found entity 1: ButtonSync
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/controle.v
    Info (12023): Found entity 1: Controle
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_fpga.v
    Info (12023): Found entity 1: Counter_FPGA
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_round.v
    Info (12023): Found entity 1: Counter_round
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_time.v
    Info (12023): Found entity 1: Counter_time
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/counter_user.v
    Info (12023): Found entity 1: Counter_user
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/datapath.v
    Info (12023): Found entity 1: Datapath
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/dec7seg.v
    Info (12023): Found entity 1: Dec7seg
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/fsm_clock.v
    Info (12023): Found entity 1: FSM_clock
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/logica.v
    Info (12023): Found entity 1: Logica
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux4x1_4bits.v
    Info (12023): Found entity 1: Mux4x1_4bits
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/mux2x1_7bits.v
    Info (12023): Found entity 1: Mux2x1_7bits
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_fpga.v
    Info (12023): Found entity 1: Reg_fgpa
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_setup.v
    Info (12023): Found entity 1: Reg_setup
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/reg_user.v
    Info (12023): Found entity 1: Reg_user
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq1.v
    Info (12023): Found entity 1: SEQ1
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq2.v
    Info (12023): Found entity 1: SEQ2
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq3.v
    Info (12023): Found entity 1: SEQ3
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/seq4.v
    Info (12023): Found entity 1: SEQ4
Info (12021): Found 1 design units, including 1 entities, in source file /users/rober/desktop/ufsc241/vhdl/projetos/vhdl/projeto final-20240524/src/topo.v
    Info (12023): Found entity 1: Topo
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(141): created implicit net for "nbtn_or"
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(142): created implicit net for "e2_and_ntnb"
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(143): created implicit net for "comp"
Info (12127): Elaborating entity "Topo" for the top level hierarchy
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:U0_DP"
Info (12128): Elaborating entity "FSM_clock" for hierarchy "Datapath:U0_DP|FSM_clock:FSM"
Warning (10230): Verilog HDL assignment warning at FSM_clock.v(39): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at FSM_clock.v(40): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at FSM_clock.v(41): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at FSM_clock.v(42): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at FSM_clock.v(35): inferring latch(es) for variable "c025Hz", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM_clock.v(35): inferring latch(es) for variable "c05Hz", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM_clock.v(35): inferring latch(es) for variable "c1Hz", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at FSM_clock.v(35): inferring latch(es) for variable "c2Hz", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "c2Hz" at FSM_clock.v(35)
Info (10041): Inferred latch for "c1Hz" at FSM_clock.v(35)
Info (10041): Inferred latch for "c05Hz" at FSM_clock.v(35)
Info (10041): Inferred latch for "c025Hz" at FSM_clock.v(35)
Info (12128): Elaborating entity "Mux4x1_4bits" for hierarchy "Datapath:U0_DP|Mux4x1_4bits:MUX10"
Warning (10240): Verilog HDL Always Construct warning at Mux4x1_4bits.v(46): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at Mux4x1_4bits.v(46)
Info (10041): Inferred latch for "out[1]" at Mux4x1_4bits.v(46)
Info (10041): Inferred latch for "out[2]" at Mux4x1_4bits.v(46)
Info (10041): Inferred latch for "out[3]" at Mux4x1_4bits.v(46)
Info (12128): Elaborating entity "ButtonSync" for hierarchy "Datapath:U0_DP|ButtonSync:BTN"
Info (12128): Elaborating entity "Reg_user" for hierarchy "Datapath:U0_DP|Reg_user:R_USER"
Warning (10235): Verilog HDL Always Construct warning at Reg_user.v(40): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Reg_user.v(36): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "q[0]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[1]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[2]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[3]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[4]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[5]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[6]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[7]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[8]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[9]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[10]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[11]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[12]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[13]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[14]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[15]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[16]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[17]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[18]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[19]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[20]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[21]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[22]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[23]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[24]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[25]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[26]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[27]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[28]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[29]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[30]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[31]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[32]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[33]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[34]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[35]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[36]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[37]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[38]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[39]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[40]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[41]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[42]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[43]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[44]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[45]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[46]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[47]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[48]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[49]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[50]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[51]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[52]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[53]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[54]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[55]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[56]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[57]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[58]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[59]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[60]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[61]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[62]" at Reg_user.v(36)
Info (10041): Inferred latch for "q[63]" at Reg_user.v(36)
Info (12128): Elaborating entity "Reg_setup" for hierarchy "Datapath:U0_DP|Reg_setup:R_SETUP"
Warning (10235): Verilog HDL Always Construct warning at Reg_setup.v(45): variable "sw" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at Reg_setup.v(36): inferring latch(es) for variable "setup", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "setup[0]" at Reg_setup.v(36)
Info (10041): Inferred latch for "setup[1]" at Reg_setup.v(36)
Info (10041): Inferred latch for "setup[2]" at Reg_setup.v(36)
Info (10041): Inferred latch for "setup[3]" at Reg_setup.v(36)
Info (10041): Inferred latch for "setup[4]" at Reg_setup.v(36)
Info (10041): Inferred latch for "setup[5]" at Reg_setup.v(36)
Info (10041): Inferred latch for "setup[6]" at Reg_setup.v(36)
Info (10041): Inferred latch for "setup[7]" at Reg_setup.v(36)
Info (12128): Elaborating entity "Counter_time" for hierarchy "Datapath:U0_DP|Counter_time:CT"
Info (12128): Elaborating entity "Counter_round" for hierarchy "Datapath:U0_DP|Counter_round:CR"
Info (12128): Elaborating entity "Counter_user" for hierarchy "Datapath:U0_DP|Counter_user:C_USER"
Info (12128): Elaborating entity "Counter_FPGA" for hierarchy "Datapath:U0_DP|Counter_FPGA:CFPGA"
Warning (10646): Verilog HDL Event Control warning at Counter_FPGA.v(43): posedge or negedge of vector "total" depends solely on its least-significant bit
Warning (10646): Verilog HDL Event Control warning at Counter_FPGA.v(43): posedge or negedge of vector "data" depends solely on its least-significant bit
Critical Warning (10237): Verilog HDL warning at Counter_FPGA.v(62): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Warning (10240): Verilog HDL Always Construct warning at Counter_FPGA.v(43): inferring latch(es) for variable "total", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Counter_FPGA.v(43): inferring latch(es) for variable "tc", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "tc" at Counter_FPGA.v(43)
Info (10041): Inferred latch for "total[0]" at Counter_FPGA.v(43)
Info (10041): Inferred latch for "total[1]" at Counter_FPGA.v(43)
Info (10041): Inferred latch for "total[2]" at Counter_FPGA.v(43)
Info (10041): Inferred latch for "total[3]" at Counter_FPGA.v(43)
Info (12128): Elaborating entity "SEQ1" for hierarchy "Datapath:U0_DP|SEQ1:S1"
Info (12128): Elaborating entity "SEQ2" for hierarchy "Datapath:U0_DP|SEQ2:S2"
Info (12128): Elaborating entity "SEQ3" for hierarchy "Datapath:U0_DP|SEQ3:S3"
Info (12128): Elaborating entity "SEQ4" for hierarchy "Datapath:U0_DP|SEQ4:S4"
Info (12128): Elaborating entity "Reg_fgpa" for hierarchy "Datapath:U0_DP|Reg_fgpa:R_FPGA"
Warning (10235): Verilog HDL Always Construct warning at Reg_fpga.v(45): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at Reg_fpga.v(46): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at Reg_fpga.v(46): truncated value with size 5 to match size of target (4)
Warning (10240): Verilog HDL Always Construct warning at Reg_fpga.v(41): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Reg_fpga.v(41): inferring latch(es) for variable "q3", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "q3[0]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q3[1]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q3[2]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q3[3]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[0]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[1]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[2]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[3]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[4]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[5]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[6]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[7]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[8]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[9]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[10]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[11]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[12]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[13]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[14]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[15]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[16]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[17]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[18]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[19]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[20]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[21]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[22]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[23]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[24]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[25]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[26]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[27]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[28]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[29]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[30]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[31]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[32]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[33]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[34]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[35]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[36]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[37]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[38]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[39]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[40]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[41]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[42]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[43]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[44]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[45]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[46]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[47]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[48]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[49]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[50]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[51]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[52]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[53]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[54]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[55]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[56]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[57]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[58]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[59]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[60]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[61]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[62]" at Reg_fpga.v(41)
Info (10041): Inferred latch for "q[63]" at Reg_fpga.v(41)
Info (12128): Elaborating entity "Logica" for hierarchy "Datapath:U0_DP|Logica:LG"
Warning (10034): Output port "points" at Logica.v(35) has no driver
Info (12128): Elaborating entity "Mux2x1_7bits" for hierarchy "Datapath:U0_DP|Mux2x1_7bits:MUX0"
Warning (10240): Verilog HDL Always Construct warning at Mux2x1_7bits.v(38): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at Mux2x1_7bits.v(38)
Info (10041): Inferred latch for "out[1]" at Mux2x1_7bits.v(38)
Info (10041): Inferred latch for "out[2]" at Mux2x1_7bits.v(38)
Info (10041): Inferred latch for "out[3]" at Mux2x1_7bits.v(38)
Info (10041): Inferred latch for "out[4]" at Mux2x1_7bits.v(38)
Info (10041): Inferred latch for "out[5]" at Mux2x1_7bits.v(38)
Info (10041): Inferred latch for "out[6]" at Mux2x1_7bits.v(38)
Info (12128): Elaborating entity "Dec7seg" for hierarchy "Datapath:U0_DP|Dec7seg:DEC0"
Info (12128): Elaborating entity "Controle" for hierarchy "Controle:U1_FSM"
Warning (10235): Verilog HDL Always Construct warning at Controle.v(90): variable "enter" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (14026): LATCH primitive "Datapath:U0_DP|Mux4x1_4bits:MUX11|out[0]" is permanently enabled
Warning (14026): LATCH primitive "Datapath:U0_DP|Mux4x1_4bits:MUX11|out[1]" is permanently enabled
Warning (14026): LATCH primitive "Datapath:U0_DP|Mux4x1_4bits:MUX11|out[2]" is permanently enabled
Warning (14026): LATCH primitive "Datapath:U0_DP|Mux4x1_4bits:MUX11|out[3]" is permanently enabled
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch Datapath:U0_DP|Reg_setup:R_SETUP|setup[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM|state.setup
Warning (13012): Latch Datapath:U0_DP|Reg_setup:R_SETUP|setup[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM|state.setup
Warning (13012): Latch Datapath:U0_DP|Reg_setup:R_SETUP|setup[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM|state.setup
Warning (13012): Latch Datapath:U0_DP|Reg_setup:R_SETUP|setup[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM|state.setup
Warning (13012): Latch Datapath:U0_DP|Reg_user:R_USER|q[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:U0_DP|ButtonSync:BTN|btn0state.SaidaAtiva
Warning (13012): Latch Datapath:U0_DP|Reg_user:R_USER|q[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:U0_DP|ButtonSync:BTN|btn1state.SaidaAtiva
Warning (13012): Latch Datapath:U0_DP|Reg_user:R_USER|q[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:U0_DP|ButtonSync:BTN|btn2state.SaidaAtiva
Warning (13012): Latch Datapath:U0_DP|Reg_user:R_USER|q[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:U0_DP|ButtonSync:BTN|btn3state.SaidaAtiva
Warning (13012): Latch Datapath:U0_DP|Reg_setup:R_SETUP|setup[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM|state.setup
Warning (13012): Latch Datapath:U0_DP|Reg_setup:R_SETUP|setup[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM|state.setup
Warning (13012): Latch Datapath:U0_DP|Reg_setup:R_SETUP|setup[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM|state.setup
Warning (13012): Latch Datapath:U0_DP|Reg_setup:R_SETUP|setup[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controle:U1_FSM|state.setup
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex1[2]" is stuck at GND
    Warning (13410): Pin "hex1[5]" is stuck at GND
    Warning (13410): Pin "hex1[6]" is stuck at VCC
    Warning (13410): Pin "hex3[0]" is stuck at VCC
    Warning (13410): Pin "hex3[1]" is stuck at VCC
    Warning (13410): Pin "hex3[3]" is stuck at VCC
    Warning (13410): Pin "hex5[1]" is stuck at VCC
    Warning (13410): Pin "hex5[5]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 369 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 304 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4663 megabytes
    Info: Processing ended: Tue Jun 25 17:40:57 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


