Analysis & Synthesis report for stage2
Thu Nov 22 15:49:42 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |stage2|Audio_Demo:audio1|avconf:avc|mSetup_ST
 10. State Machine - |stage2|control:c0|current_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for datapath:d0|ram64x32:r|altsyncram:altsyncram_component|altsyncram_fbm1:auto_generated
 18. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f3n1:auto_generated
 19. Source assignments for single_note:singlenotePic|altsyncram:altsyncram_component|altsyncram_lnp1:auto_generated
 20. Source assignments for arrow:arrowPic|altsyncram:altsyncram_component|altsyncram_67p1:auto_generated
 21. Source assignments for note_background:notePic|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated
 22. Source assignments for background:backgroundPic|altsyncram:altsyncram_component|altsyncram_jrp1:auto_generated
 23. Source assignments for recording:recordingPic|altsyncram:altsyncram_component|altsyncram_0kp1:auto_generated
 24. Source assignments for Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component|altsyncram_0gq1:auto_generated
 25. Source assignments for Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component|altsyncram_1gq1:auto_generated
 26. Source assignments for Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component|altsyncram_2gq1:auto_generated
 27. Source assignments for Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component|altsyncram_3gq1:auto_generated
 28. Source assignments for Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component|altsyncram_4gq1:auto_generated
 29. Source assignments for Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component|altsyncram_5gq1:auto_generated
 30. Source assignments for Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component|altsyncram_6gq1:auto_generated
 31. Source assignments for Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component|altsyncram_7gq1:auto_generated
 32. Source assignments for Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component|altsyncram_8gq1:auto_generated
 33. Source assignments for Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component|altsyncram_9gq1:auto_generated
 34. Source assignments for Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component|altsyncram_agq1:auto_generated
 35. Source assignments for Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component|altsyncram_bgq1:auto_generated
 36. Source assignments for Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated
 37. Source assignments for Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component|altsyncram_dgq1:auto_generated
 38. Source assignments for Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component|altsyncram_egq1:auto_generated
 39. Source assignments for Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component|altsyncram_fgq1:auto_generated
 40. Source assignments for Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated
 41. Source assignments for Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component|altsyncram_hgq1:auto_generated
 42. Source assignments for Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component|altsyncram_igq1:auto_generated
 43. Source assignments for Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component|altsyncram_jgq1:auto_generated
 44. Source assignments for Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component|altsyncram_kgq1:auto_generated
 45. Source assignments for Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component|altsyncram_lgq1:auto_generated
 46. Source assignments for Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated
 47. Source assignments for Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component|altsyncram_ngq1:auto_generated
 48. Source assignments for Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component|altsyncram_ogq1:auto_generated
 49. Source assignments for Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component|altsyncram_pgq1:auto_generated
 50. Source assignments for Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component|altsyncram_qgq1:auto_generated
 51. Source assignments for Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component|altsyncram_rgq1:auto_generated
 52. Source assignments for Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component|altsyncram_sgq1:auto_generated
 53. Source assignments for Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated
 54. Source assignments for Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 55. Source assignments for Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 56. Source assignments for Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 57. Source assignments for Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 58. Parameter Settings for User Entity Instance: datapath:d0|ram64x32:r|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: vga_adapter:VGA
 60. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 61. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 62. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 63. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 64. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 65. Parameter Settings for User Entity Instance: single_note:singlenotePic|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: arrow:arrowPic|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: note_background:notePic|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: background:backgroundPic|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: recording:recordingPic|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component
 96. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component
 98. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component
100. Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
101. Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
102. Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
103. Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
104. Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
105. Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
106. Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
107. Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
108. Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
109. Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
110. Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
111. Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
112. Parameter Settings for User Entity Instance: Audio_Demo:audio1|avconf:avc
113. altsyncram Parameter Settings by Entity Instance
114. altpll Parameter Settings by Entity Instance
115. scfifo Parameter Settings by Entity Instance
116. Port Connectivity Checks: "hex_decoder:H5"
117. Port Connectivity Checks: "Audio_Demo:audio1|avconf:avc|I2C_Controller:u0"
118. Port Connectivity Checks: "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
119. Port Connectivity Checks: "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
120. Port Connectivity Checks: "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
121. Port Connectivity Checks: "Audio_Demo:audio1|Audio_Controller:Audio_Controller"
122. Port Connectivity Checks: "Audio_Demo:audio1|S5P4:w29"
123. Port Connectivity Checks: "Audio_Demo:audio1|S5P3:w28"
124. Port Connectivity Checks: "Audio_Demo:audio1|S5P2:w27"
125. Port Connectivity Checks: "Audio_Demo:audio1|S5P1:w26"
126. Port Connectivity Checks: "Audio_Demo:audio1|S5P0:w25"
127. Port Connectivity Checks: "Audio_Demo:audio1|S4P4:w24"
128. Port Connectivity Checks: "Audio_Demo:audio1|S4P3:w23"
129. Port Connectivity Checks: "Audio_Demo:audio1|S4P2:w22"
130. Port Connectivity Checks: "Audio_Demo:audio1|S4P1:w21"
131. Port Connectivity Checks: "Audio_Demo:audio1|S4P0:w20"
132. Port Connectivity Checks: "Audio_Demo:audio1|S3P4:w19"
133. Port Connectivity Checks: "Audio_Demo:audio1|S3P3:w18"
134. Port Connectivity Checks: "Audio_Demo:audio1|S3P2:w17"
135. Port Connectivity Checks: "Audio_Demo:audio1|S3P1:w16"
136. Port Connectivity Checks: "Audio_Demo:audio1|S3P0:w15"
137. Port Connectivity Checks: "Audio_Demo:audio1|S2P4:w14"
138. Port Connectivity Checks: "Audio_Demo:audio1|S2P3:w13"
139. Port Connectivity Checks: "Audio_Demo:audio1|S2P2:w12"
140. Port Connectivity Checks: "Audio_Demo:audio1|S2P1:w11"
141. Port Connectivity Checks: "Audio_Demo:audio1|S2P0:w10"
142. Port Connectivity Checks: "Audio_Demo:audio1|S1P4:w9"
143. Port Connectivity Checks: "Audio_Demo:audio1|S1P3:w8"
144. Port Connectivity Checks: "Audio_Demo:audio1|S1P2:w7"
145. Port Connectivity Checks: "Audio_Demo:audio1|S1P1:w6"
146. Port Connectivity Checks: "Audio_Demo:audio1|S1P0:w5"
147. Port Connectivity Checks: "Audio_Demo:audio1|S0P4:w4"
148. Port Connectivity Checks: "Audio_Demo:audio1|S0P3:w3"
149. Port Connectivity Checks: "Audio_Demo:audio1|S0P2:w2"
150. Port Connectivity Checks: "Audio_Demo:audio1|S0P1:w1"
151. Port Connectivity Checks: "Audio_Demo:audio1|S0P0:w0"
152. Port Connectivity Checks: "Audio_Demo:audio1"
153. Port Connectivity Checks: "recording:recordingPic"
154. Port Connectivity Checks: "background:backgroundPic"
155. Port Connectivity Checks: "note_background:notePic"
156. Port Connectivity Checks: "arrow:arrowPic"
157. Port Connectivity Checks: "single_note:singlenotePic"
158. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
159. Port Connectivity Checks: "datapath:d0"
160. Port Connectivity Checks: "control:c0"
161. Post-Synthesis Netlist Statistics for Top Partition
162. Elapsed Time Per Partition
163. Analysis & Synthesis Messages
164. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 22 15:49:41 2018           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; stage2                                          ;
; Top-level Entity Name           ; stage2                                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 488                                             ;
; Total pins                      ; 112                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,619,376                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; stage2             ; stage2             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                   ; Library ;
+----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/ram64x32.v                                         ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/ram64x32.v                                         ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v                                       ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v                                       ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P4.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P4.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P3.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P3.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P2.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P2.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P1.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P1.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P0.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P0.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P4.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P4.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P3.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P3.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P2.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P2.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P1.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P1.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P0.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P0.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P4.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P4.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P3.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P3.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P2.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P2.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P1.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P1.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P0.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P0.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P4.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P4.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P3.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P3.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P2.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P2.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P1.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P1.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P0.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P0.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P4.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P4.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P3.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P3.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P2.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P2.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P1.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P1.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P0.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P0.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P4.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P4.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P3.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P3.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P2.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P2.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P1.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P1.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P0.v                                  ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P0.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/I2C_Controller.v                            ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/avconf.v                                    ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/avconf.v                                    ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Controller.v                ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Clock.v                     ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/single_note.v                                         ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/single_note.v                                         ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/recording.v                                           ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/recording.v                                           ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/note_background.v                                     ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/note_background.v                                     ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/background.v                                          ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/background.v                                          ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/arrow.v                                               ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/arrow.v                                               ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_pll.v                                                 ; yes             ; User Wizard-Generated File             ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_pll.v                                                 ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_controller.v                                          ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_controller.v                                          ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_address_translator.v                                  ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_address_translator.v                                  ;         ;
; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_adapter.v                                             ; yes             ; User Verilog HDL File                  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_adapter.v                                             ;         ;
; stage2.v                                                                                                       ; yes             ; Auto-Found Verilog HDL File            ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v                                                      ;         ;
; altsyncram.tdf                                                                                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc                                                                                          ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                                                                                                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                                                                                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; aglobal180.inc                                                                                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc                                               ;         ;
; a_rdenreg.inc                                                                                                  ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                                                                                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                                                                                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; altdpram.inc                                                                                                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; altsyncram_fbm1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_fbm1.tdf                                        ;         ;
; altsyncram_f3n1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_f3n1.tdf                                        ;         ;
; ../VGA_mif/black.mif                                                                                           ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/black.mif                                             ;         ;
; decode_7la.tdf                                                                                                 ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/decode_7la.tdf                                             ;         ;
; decode_01a.tdf                                                                                                 ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/decode_01a.tdf                                             ;         ;
; mux_lfb.tdf                                                                                                    ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/mux_lfb.tdf                                                ;         ;
; altpll.tdf                                                                                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf                                                   ;         ;
; stratix_pll.inc                                                                                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc                                              ;         ;
; stratixii_pll.inc                                                                                              ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc                                            ;         ;
; cycloneii_pll.inc                                                                                              ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc                                            ;         ;
; altpll_80u.tdf                                                                                                 ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altpll_80u.tdf                                             ;         ;
; altsyncram_lnp1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_lnp1.tdf                                        ;         ;
; ../VGA_mif/single_note.mif                                                                                     ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/single_note.mif                                       ;         ;
; altsyncram_67p1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_67p1.tdf                                        ;         ;
; ../VGA_mif/arrow.mif                                                                                           ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/arrow.mif                                             ;         ;
; altsyncram_3cq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_3cq1.tdf                                        ;         ;
; ../VGA_mif/note_background.mif                                                                                 ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/note_background.mif                                   ;         ;
; mux_gfb.tdf                                                                                                    ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/mux_gfb.tdf                                                ;         ;
; altsyncram_jrp1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_jrp1.tdf                                        ;         ;
; ../VGA_mif/background.mif                                                                                      ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/background.mif                                        ;         ;
; altsyncram_0kp1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_0kp1.tdf                                        ;         ;
; ../VGA_mif/recording.mif                                                                                       ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/recording.mif                                         ;         ;
; altsyncram_0gq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_0gq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S0P0.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P0.mif                                ;         ;
; decode_5la.tdf                                                                                                 ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/decode_5la.tdf                                             ;         ;
; decode_u0a.tdf                                                                                                 ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/decode_u0a.tdf                                             ;         ;
; mux_ifb.tdf                                                                                                    ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/mux_ifb.tdf                                                ;         ;
; altsyncram_1gq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_1gq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S0P1.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P1.mif                                ;         ;
; altsyncram_2gq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_2gq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S0P2.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P2.mif                                ;         ;
; altsyncram_3gq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_3gq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S0P3.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P3.mif                                ;         ;
; altsyncram_4gq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_4gq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S0P4.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P4.mif                                ;         ;
; altsyncram_5gq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_5gq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S1P0.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P0.mif                                ;         ;
; altsyncram_6gq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_6gq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S1P1.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P1.mif                                ;         ;
; altsyncram_7gq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_7gq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S1P2.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P2.mif                                ;         ;
; altsyncram_8gq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_8gq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S1P3.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P3.mif                                ;         ;
; altsyncram_9gq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_9gq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S1P4.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P4.mif                                ;         ;
; altsyncram_agq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_agq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S2P0.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P0.mif                                ;         ;
; altsyncram_bgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_bgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S2P1.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P1.mif                                ;         ;
; altsyncram_cgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_cgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S2P2.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P2.mif                                ;         ;
; altsyncram_dgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_dgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S2P3.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P3.mif                                ;         ;
; altsyncram_egq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_egq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S2P4.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P4.mif                                ;         ;
; altsyncram_fgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_fgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S3P0.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P0.mif                                ;         ;
; altsyncram_ggq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_ggq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S3P1.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P1.mif                                ;         ;
; altsyncram_hgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_hgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S3P2.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P2.mif                                ;         ;
; altsyncram_igq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_igq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S3P3.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P3.mif                                ;         ;
; altsyncram_jgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_jgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S3P4.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P4.mif                                ;         ;
; altsyncram_kgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_kgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S4P0.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P0.mif                                ;         ;
; altsyncram_lgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_lgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S4P1.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P1.mif                                ;         ;
; altsyncram_mgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_mgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S4P2.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P2.mif                                ;         ;
; altsyncram_ngq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_ngq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S4P3.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P3.mif                                ;         ;
; altsyncram_ogq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_ogq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S4P4.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P4.mif                                ;         ;
; altsyncram_pgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_pgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S5P0.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P0.mif                                ;         ;
; altsyncram_qgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_qgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S5P1.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P1.mif                                ;         ;
; altsyncram_rgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_rgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S5P2.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P2.mif                                ;         ;
; altsyncram_sgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_sgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S5P3.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P3.mif                                ;         ;
; altsyncram_tgq1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_tgq1.tdf                                        ;         ;
; ../Audio_Demo/recordingv/S5P4.mif                                                                              ; yes             ; Auto-Found Memory Initialization File  ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P4.mif                                ;         ;
; scfifo.tdf                                                                                                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf                                                   ;         ;
; a_regfifo.inc                                                                                                  ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_regfifo.inc                                                ;         ;
; a_dpfifo.inc                                                                                                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_dpfifo.inc                                                 ;         ;
; a_i2fifo.inc                                                                                                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_i2fifo.inc                                                 ;         ;
; a_fffifo.inc                                                                                                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_fffifo.inc                                                 ;         ;
; a_f2fifo.inc                                                                                                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_f2fifo.inc                                                 ;         ;
; scfifo_7ba1.tdf                                                                                                ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/scfifo_7ba1.tdf                                            ;         ;
; a_dpfifo_q2a1.tdf                                                                                              ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/a_dpfifo_q2a1.tdf                                          ;         ;
; altsyncram_n3i1.tdf                                                                                            ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_n3i1.tdf                                        ;         ;
; cmpr_6l8.tdf                                                                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/cmpr_6l8.tdf                                               ;         ;
; cntr_h2b.tdf                                                                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/cntr_h2b.tdf                                               ;         ;
; cntr_u27.tdf                                                                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/cntr_u27.tdf                                               ;         ;
; cntr_i2b.tdf                                                                                                   ; yes             ; Auto-Found AHDL File                   ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/cntr_i2b.tdf                                               ;         ;
; audio_clock_altpll.v                                                                                           ; yes             ; Auto-Found Verilog HDL File            ; //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/audio_clock_altpll.v                                       ;         ;
+----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 965            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1409           ;
;     -- 7 input functions                    ; 5              ;
;     -- 6 input functions                    ; 508            ;
;     -- 5 input functions                    ; 270            ;
;     -- 4 input functions                    ; 127            ;
;     -- <=3 input functions                  ; 499            ;
;                                             ;                ;
; Dedicated logic registers                   ; 488            ;
;                                             ;                ;
; I/O pins                                    ; 112            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1619376        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 872            ;
; Total fan-out                               ; 15663          ;
; Average fan-out                             ; 5.94           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                        ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |stage2                                                          ; 1409 (1)            ; 488 (0)                   ; 1619376           ; 0          ; 112  ; 0            ; |stage2                                                                                                                                                                                                                                                    ; stage2                          ; work         ;
;    |Audio_Demo:audio1|                                           ; 735 (372)           ; 330 (32)                  ; 1366384           ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1                                                                                                                                                                                                                                  ; Audio_Demo                      ; work         ;
;       |Audio_Controller:Audio_Controller|                        ; 266 (4)             ; 222 (4)                   ; 16384             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 109 (5)             ; 108 (36)                  ; 8192              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 152 (56)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                      ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;             |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;                |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;       |S0P0:w0|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P0:w0                                                                                                                                                                                                                          ; S0P0                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_0gq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component|altsyncram_0gq1:auto_generated                                                                                                                                                           ; altsyncram_0gq1                 ; work         ;
;       |S0P1:w1|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P1:w1                                                                                                                                                                                                                          ; S0P1                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_1gq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component|altsyncram_1gq1:auto_generated                                                                                                                                                           ; altsyncram_1gq1                 ; work         ;
;       |S0P2:w2|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P2:w2                                                                                                                                                                                                                          ; S0P2                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_2gq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component|altsyncram_2gq1:auto_generated                                                                                                                                                           ; altsyncram_2gq1                 ; work         ;
;       |S0P3:w3|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P3:w3                                                                                                                                                                                                                          ; S0P3                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_3gq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component|altsyncram_3gq1:auto_generated                                                                                                                                                           ; altsyncram_3gq1                 ; work         ;
;       |S0P4:w4|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P4:w4                                                                                                                                                                                                                          ; S0P4                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_4gq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component|altsyncram_4gq1:auto_generated                                                                                                                                                           ; altsyncram_4gq1                 ; work         ;
;       |S1P0:w5|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P0:w5                                                                                                                                                                                                                          ; S1P0                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_5gq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component|altsyncram_5gq1:auto_generated                                                                                                                                                           ; altsyncram_5gq1                 ; work         ;
;       |S1P1:w6|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P1:w6                                                                                                                                                                                                                          ; S1P1                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_6gq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component|altsyncram_6gq1:auto_generated                                                                                                                                                           ; altsyncram_6gq1                 ; work         ;
;       |S1P2:w7|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P2:w7                                                                                                                                                                                                                          ; S1P2                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_7gq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component|altsyncram_7gq1:auto_generated                                                                                                                                                           ; altsyncram_7gq1                 ; work         ;
;       |S1P3:w8|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P3:w8                                                                                                                                                                                                                          ; S1P3                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_8gq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component|altsyncram_8gq1:auto_generated                                                                                                                                                           ; altsyncram_8gq1                 ; work         ;
;       |S1P4:w9|                                                  ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P4:w9                                                                                                                                                                                                                          ; S1P4                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_9gq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component|altsyncram_9gq1:auto_generated                                                                                                                                                           ; altsyncram_9gq1                 ; work         ;
;       |S2P0:w10|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P0:w10                                                                                                                                                                                                                         ; S2P0                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_agq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component|altsyncram_agq1:auto_generated                                                                                                                                                          ; altsyncram_agq1                 ; work         ;
;       |S2P1:w11|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P1:w11                                                                                                                                                                                                                         ; S2P1                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_bgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component|altsyncram_bgq1:auto_generated                                                                                                                                                          ; altsyncram_bgq1                 ; work         ;
;       |S2P2:w12|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P2:w12                                                                                                                                                                                                                         ; S2P2                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_cgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated                                                                                                                                                          ; altsyncram_cgq1                 ; work         ;
;       |S2P3:w13|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P3:w13                                                                                                                                                                                                                         ; S2P3                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_dgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component|altsyncram_dgq1:auto_generated                                                                                                                                                          ; altsyncram_dgq1                 ; work         ;
;       |S2P4:w14|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P4:w14                                                                                                                                                                                                                         ; S2P4                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_egq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component|altsyncram_egq1:auto_generated                                                                                                                                                          ; altsyncram_egq1                 ; work         ;
;       |S3P0:w15|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P0:w15                                                                                                                                                                                                                         ; S3P0                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_fgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component|altsyncram_fgq1:auto_generated                                                                                                                                                          ; altsyncram_fgq1                 ; work         ;
;       |S3P1:w16|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P1:w16                                                                                                                                                                                                                         ; S3P1                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_ggq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated                                                                                                                                                          ; altsyncram_ggq1                 ; work         ;
;       |S3P2:w17|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P2:w17                                                                                                                                                                                                                         ; S3P2                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_hgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component|altsyncram_hgq1:auto_generated                                                                                                                                                          ; altsyncram_hgq1                 ; work         ;
;       |S3P3:w18|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P3:w18                                                                                                                                                                                                                         ; S3P3                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_igq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component|altsyncram_igq1:auto_generated                                                                                                                                                          ; altsyncram_igq1                 ; work         ;
;       |S3P4:w19|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P4:w19                                                                                                                                                                                                                         ; S3P4                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_jgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component|altsyncram_jgq1:auto_generated                                                                                                                                                          ; altsyncram_jgq1                 ; work         ;
;       |S4P0:w20|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P0:w20                                                                                                                                                                                                                         ; S4P0                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_kgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component|altsyncram_kgq1:auto_generated                                                                                                                                                          ; altsyncram_kgq1                 ; work         ;
;       |S4P1:w21|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P1:w21                                                                                                                                                                                                                         ; S4P1                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_lgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component|altsyncram_lgq1:auto_generated                                                                                                                                                          ; altsyncram_lgq1                 ; work         ;
;       |S4P2:w22|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P2:w22                                                                                                                                                                                                                         ; S4P2                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_mgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated                                                                                                                                                          ; altsyncram_mgq1                 ; work         ;
;       |S4P3:w23|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P3:w23                                                                                                                                                                                                                         ; S4P3                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_ngq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component|altsyncram_ngq1:auto_generated                                                                                                                                                          ; altsyncram_ngq1                 ; work         ;
;       |S4P4:w24|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P4:w24                                                                                                                                                                                                                         ; S4P4                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_ogq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component|altsyncram_ogq1:auto_generated                                                                                                                                                          ; altsyncram_ogq1                 ; work         ;
;       |S5P0:w25|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P0:w25                                                                                                                                                                                                                         ; S5P0                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_pgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component|altsyncram_pgq1:auto_generated                                                                                                                                                          ; altsyncram_pgq1                 ; work         ;
;       |S5P1:w26|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P1:w26                                                                                                                                                                                                                         ; S5P1                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_qgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component|altsyncram_qgq1:auto_generated                                                                                                                                                          ; altsyncram_qgq1                 ; work         ;
;       |S5P2:w27|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P2:w27                                                                                                                                                                                                                         ; S5P2                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_rgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component|altsyncram_rgq1:auto_generated                                                                                                                                                          ; altsyncram_rgq1                 ; work         ;
;       |S5P3:w28|                                                 ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P3:w28                                                                                                                                                                                                                         ; S5P3                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_sgq1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component|altsyncram_sgq1:auto_generated                                                                                                                                                          ; altsyncram_sgq1                 ; work         ;
;       |S5P4:w29|                                                 ; 0 (0)               ; 1 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P4:w29                                                                                                                                                                                                                         ; S5P4                            ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 1 (0)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component                                                                                                                                                                                         ; altsyncram                      ; work         ;
;             |altsyncram_tgq1:auto_generated|                     ; 0 (0)               ; 1 (1)                     ; 45000             ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated                                                                                                                                                          ; altsyncram_tgq1                 ; work         ;
;       |avconf:avc|                                               ; 97 (53)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|avconf:avc                                                                                                                                                                                                                       ; avconf                          ; work         ;
;          |I2C_Controller:u0|                                     ; 44 (44)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |stage2|Audio_Demo:audio1|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                     ; I2C_Controller                  ; work         ;
;    |arrow:arrowPic|                                              ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |stage2|arrow:arrowPic                                                                                                                                                                                                                                     ; arrow                           ; work         ;
;       |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |stage2|arrow:arrowPic|altsyncram:altsyncram_component                                                                                                                                                                                                     ; altsyncram                      ; work         ;
;          |altsyncram_67p1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 420               ; 0          ; 0    ; 0            ; |stage2|arrow:arrowPic|altsyncram:altsyncram_component|altsyncram_67p1:auto_generated                                                                                                                                                                      ; altsyncram_67p1                 ; work         ;
;    |background:backgroundPic|                                    ; 2 (0)               ; 2 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |stage2|background:backgroundPic                                                                                                                                                                                                                           ; background                      ; work         ;
;       |altsyncram:altsyncram_component|                          ; 2 (0)               ; 2 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |stage2|background:backgroundPic|altsyncram:altsyncram_component                                                                                                                                                                                           ; altsyncram                      ; work         ;
;          |altsyncram_jrp1:auto_generated|                        ; 2 (0)               ; 2 (2)                     ; 115200            ; 0          ; 0    ; 0            ; |stage2|background:backgroundPic|altsyncram:altsyncram_component|altsyncram_jrp1:auto_generated                                                                                                                                                            ; altsyncram_jrp1                 ; work         ;
;             |decode_01a:rden_decode|                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|background:backgroundPic|altsyncram:altsyncram_component|altsyncram_jrp1:auto_generated|decode_01a:rden_decode                                                                                                                                     ; decode_01a                      ; work         ;
;    |control:c0|                                                  ; 192 (97)            ; 58 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |stage2|control:c0                                                                                                                                                                                                                                         ; control                         ; work         ;
;       |clock_devider:clock0|                                     ; 95 (95)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |stage2|control:c0|clock_devider:clock0                                                                                                                                                                                                                    ; clock_devider                   ; work         ;
;    |datapath:d0|                                                 ; 327 (223)           ; 68 (68)                   ; 2048              ; 0          ; 0    ; 0            ; |stage2|datapath:d0                                                                                                                                                                                                                                        ; datapath                        ; work         ;
;       |Note_out_to_coord:N_C0|                                   ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|datapath:d0|Note_out_to_coord:N_C0                                                                                                                                                                                                                 ; Note_out_to_coord               ; work         ;
;       |coordinates_converter:C_C0|                               ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|datapath:d0|coordinates_converter:C_C0                                                                                                                                                                                                             ; coordinates_converter           ; work         ;
;       |guitar_coor_to_VGA_coor:G_C0|                             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|datapath:d0|guitar_coor_to_VGA_coor:G_C0                                                                                                                                                                                                           ; guitar_coor_to_VGA_coor         ; work         ;
;       |ram64x32:r|                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |stage2|datapath:d0|ram64x32:r                                                                                                                                                                                                                             ; ram64x32                        ; work         ;
;          |altsyncram:altsyncram_component|                       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |stage2|datapath:d0|ram64x32:r|altsyncram:altsyncram_component                                                                                                                                                                                             ; altsyncram                      ; work         ;
;             |altsyncram_fbm1:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |stage2|datapath:d0|ram64x32:r|altsyncram:altsyncram_component|altsyncram_fbm1:auto_generated                                                                                                                                                              ; altsyncram_fbm1                 ; work         ;
;    |hex_decoder:H0|                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|hex_decoder:H0                                                                                                                                                                                                                                     ; hex_decoder                     ; work         ;
;    |hex_decoder:H1|                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|hex_decoder:H1                                                                                                                                                                                                                                     ; hex_decoder                     ; work         ;
;    |hex_decoder:H4|                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|hex_decoder:H4                                                                                                                                                                                                                                     ; hex_decoder                     ; work         ;
;    |note_background:notePic|                                     ; 2 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |stage2|note_background:notePic                                                                                                                                                                                                                            ; note_background                 ; work         ;
;       |altsyncram:altsyncram_component|                          ; 2 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |stage2|note_background:notePic|altsyncram:altsyncram_component                                                                                                                                                                                            ; altsyncram                      ; work         ;
;          |altsyncram_3cq1:auto_generated|                        ; 2 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |stage2|note_background:notePic|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated                                                                                                                                                             ; altsyncram_3cq1                 ; work         ;
;             |decode_01a:rden_decode|                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|note_background:notePic|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|decode_01a:rden_decode                                                                                                                                      ; decode_01a                      ; work         ;
;             |mux_gfb:mux2|                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|note_background:notePic|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|mux_gfb:mux2                                                                                                                                                ; mux_gfb                         ; work         ;
;    |note_to_hex:n0|                                              ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|note_to_hex:n0                                                                                                                                                                                                                                     ; note_to_hex                     ; work         ;
;    |recording:recordingPic|                                      ; 0 (0)               ; 0 (0)                     ; 924               ; 0          ; 0    ; 0            ; |stage2|recording:recordingPic                                                                                                                                                                                                                             ; recording                       ; work         ;
;       |altsyncram:altsyncram_component|                          ; 0 (0)               ; 0 (0)                     ; 924               ; 0          ; 0    ; 0            ; |stage2|recording:recordingPic|altsyncram:altsyncram_component                                                                                                                                                                                             ; altsyncram                      ; work         ;
;          |altsyncram_0kp1:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 924               ; 0          ; 0    ; 0            ; |stage2|recording:recordingPic|altsyncram:altsyncram_component|altsyncram_0kp1:auto_generated                                                                                                                                                              ; altsyncram_0kp1                 ; work         ;
;    |vga_adapter:VGA|                                             ; 69 (2)              ; 30 (0)                    ; 115200            ; 0          ; 0    ; 0            ; |stage2|vga_adapter:VGA                                                                                                                                                                                                                                    ; vga_adapter                     ; work         ;
;       |altsyncram:VideoMemory|                                   ; 13 (0)              ; 4 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |stage2|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                             ; altsyncram                      ; work         ;
;          |altsyncram_f3n1:auto_generated|                        ; 13 (0)              ; 4 (4)                     ; 115200            ; 0          ; 0    ; 0            ; |stage2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f3n1:auto_generated                                                                                                                                                                              ; altsyncram_f3n1                 ; work         ;
;             |decode_01a:rden_decode_b|                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f3n1:auto_generated|decode_01a:rden_decode_b                                                                                                                                                     ; decode_01a                      ; work         ;
;             |decode_7la:decode2|                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f3n1:auto_generated|decode_7la:decode2                                                                                                                                                           ; decode_7la                      ; work         ;
;             |mux_lfb:mux3|                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f3n1:auto_generated|mux_lfb:mux3                                                                                                                                                                 ; mux_lfb                         ; work         ;
;       |vga_address_translator:user_input_translator|             ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                                       ; vga_address_translator          ; work         ;
;       |vga_controller:controller|                                ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |stage2|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                          ; vga_controller                  ; work         ;
;          |vga_address_translator:controller_translator|          ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                             ; vga_address_translator          ; work         ;
;       |vga_pll:mypll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                                      ; vga_pll                         ; work         ;
;          |altpll:altpll_component|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                              ; altpll                          ; work         ;
;             |altpll_80u:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |stage2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                                    ; altpll_80u                      ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Name                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                              ;
; Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                              ;
; Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                              ;
; Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                              ;
; Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component|altsyncram_0gq1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S0P0.mif ;
; Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component|altsyncram_1gq1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S0P1.mif ;
; Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component|altsyncram_2gq1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S0P2.mif ;
; Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component|altsyncram_3gq1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S0P3.mif ;
; Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component|altsyncram_4gq1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S0P4.mif ;
; Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component|altsyncram_5gq1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S1P0.mif ;
; Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component|altsyncram_6gq1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S1P1.mif ;
; Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component|altsyncram_7gq1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S1P2.mif ;
; Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component|altsyncram_8gq1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S1P3.mif ;
; Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component|altsyncram_9gq1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S1P4.mif ;
; Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component|altsyncram_agq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S2P0.mif ;
; Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component|altsyncram_bgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S2P1.mif ;
; Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S2P2.mif ;
; Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component|altsyncram_dgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S2P3.mif ;
; Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component|altsyncram_egq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S2P4.mif ;
; Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component|altsyncram_fgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S3P0.mif ;
; Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S3P1.mif ;
; Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component|altsyncram_hgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S3P2.mif ;
; Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component|altsyncram_igq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S3P3.mif ;
; Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component|altsyncram_jgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S3P4.mif ;
; Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component|altsyncram_kgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S4P0.mif ;
; Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component|altsyncram_lgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S4P1.mif ;
; Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S4P2.mif ;
; Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component|altsyncram_ngq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S4P3.mif ;
; Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component|altsyncram_ogq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S4P4.mif ;
; Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component|altsyncram_pgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S5P0.mif ;
; Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component|altsyncram_qgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S5P1.mif ;
; Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component|altsyncram_rgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S5P2.mif ;
; Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component|altsyncram_sgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S5P3.mif ;
; Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Single Port      ; 9000         ; 5            ; --           ; --           ; 45000  ; ../Audio_Demo/recordingv/S5P4.mif ;
; arrow:arrowPic|altsyncram:altsyncram_component|altsyncram_67p1:auto_generated|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Single Port      ; 140          ; 3            ; --           ; --           ; 420    ; ../VGA_mif/arrow.mif              ;
; background:backgroundPic|altsyncram:altsyncram_component|altsyncram_jrp1:auto_generated|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Single Port      ; 19200        ; 6            ; --           ; --           ; 115200 ; ../VGA_mif/background.mif         ;
; datapath:d0|ram64x32:r|altsyncram:altsyncram_component|altsyncram_fbm1:auto_generated|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Single Port      ; 64           ; 32           ; --           ; --           ; 2048   ; None                              ;
; note_background:notePic|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Single Port      ; 19200        ; 1            ; --           ; --           ; 19200  ; ../VGA_mif/note_background.mif    ;
; recording:recordingPic|altsyncram:altsyncram_component|altsyncram_0kp1:auto_generated|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Single Port      ; 154          ; 6            ; --           ; --           ; 924    ; ../VGA_mif/recording.mif          ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f3n1:auto_generated|ALTSYNCRAM                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 19200        ; 6            ; 19200        ; 6            ; 115200 ; ../VGA_mif/black.mif              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |stage2|Audio_Demo:audio1|avconf:avc|mSetup_ST    ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |stage2|control:c0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------+-------------------------+---------------------------+------------------------------+-------------------------+--------------------------------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------------+--------------------------------+---------------------------+--------------------------------+---------------------------------+---------------------------------+---------------------------------------+----------------------------------+-----------------------------+-------------------------------------+-------------------------------------------+----------------------------------+----------------------------+----------------------------------+----------------------------+----------------------------------+-----------------------------+------------------------------+------------------------------------+-------------------------------------+---------------------------------+-----------------------+
; Name                                       ; current_state.STOP_WAIT ; current_state.S_PLAY_STOP ; current_state.S_PLAYING_WAIT ; current_state.S_PLAYING ; current_state.S_WAIT_PLAY_WAIT ; current_state.S_WAIT_PLAY ; current_state.S_RECORD_STOP ; current_state.S_RECORDING_STOP_WHITE ; current_state.S_RECORDING_STOP_WHITE_CLEAR ; current_state.S_RECORDING_WAIT ; current_state.S_RECORDING ; current_state.S_RECORDING_PLOT ; current_state.S_RECORDING_CLEAR ; current_state.S_RECORDING_WHITE ; current_state.S_RECORDING_WHITE_CLEAR ; current_state.S_WAIT_RECORD_WAIT ; current_state.S_WAIT_RECORD ; current_state.S_PLOT_NOTEBACKGROUND ; current_state.S_PLOT_NOTEBACKGROUND_CLEAR ; current_state.S_SELECT_MODE_WAIT ; current_state.S_SELECT_TWO ; current_state.S_SELECT_TWO_CLEAR ; current_state.S_SELECT_ONE ; current_state.S_SELECT_ONE_CLEAR ; current_state.S_SELECT_MODE ; current_state.S_WHITE_OPTION ; current_state.S_WHITE_OPTION_CLEAR ; current_state.S_PLOT_BACKGROUND_END ; current_state.S_PLOT_BACKGROUND ; current_state.S_BEGIN ;
+--------------------------------------------+-------------------------+---------------------------+------------------------------+-------------------------+--------------------------------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------------+--------------------------------+---------------------------+--------------------------------+---------------------------------+---------------------------------+---------------------------------------+----------------------------------+-----------------------------+-------------------------------------+-------------------------------------------+----------------------------------+----------------------------+----------------------------------+----------------------------+----------------------------------+-----------------------------+------------------------------+------------------------------------+-------------------------------------+---------------------------------+-----------------------+
; current_state.S_BEGIN                      ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 0                     ;
; current_state.S_PLOT_BACKGROUND            ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 1                               ; 1                     ;
; current_state.S_PLOT_BACKGROUND_END        ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 1                                   ; 0                               ; 1                     ;
; current_state.S_WHITE_OPTION_CLEAR         ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 1                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_WHITE_OPTION               ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 1                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_SELECT_MODE                ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 1                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_SELECT_ONE_CLEAR           ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 1                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_SELECT_ONE                 ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 1                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_SELECT_TWO_CLEAR           ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 1                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_SELECT_TWO                 ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 1                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_SELECT_MODE_WAIT           ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 1                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_PLOT_NOTEBACKGROUND_CLEAR  ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 1                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_PLOT_NOTEBACKGROUND        ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 1                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_WAIT_RECORD                ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 1                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_WAIT_RECORD_WAIT           ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 1                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_RECORDING_WHITE_CLEAR      ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 1                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_RECORDING_WHITE            ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 1                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_RECORDING_CLEAR            ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 1                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_RECORDING_PLOT             ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 1                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_RECORDING                  ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 1                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_RECORDING_WAIT             ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 1                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_RECORDING_STOP_WHITE_CLEAR ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 1                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_RECORDING_STOP_WHITE       ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 1                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_RECORD_STOP                ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 1                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_WAIT_PLAY                  ; 0                       ; 0                         ; 0                            ; 0                       ; 0                              ; 1                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_WAIT_PLAY_WAIT             ; 0                       ; 0                         ; 0                            ; 0                       ; 1                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_PLAYING                    ; 0                       ; 0                         ; 0                            ; 1                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_PLAYING_WAIT               ; 0                       ; 0                         ; 1                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.S_PLAY_STOP                  ; 0                       ; 1                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
; current_state.STOP_WAIT                    ; 1                       ; 0                         ; 0                            ; 0                       ; 0                              ; 0                         ; 0                           ; 0                                    ; 0                                          ; 0                              ; 0                         ; 0                              ; 0                               ; 0                               ; 0                                     ; 0                                ; 0                           ; 0                                   ; 0                                         ; 0                                ; 0                          ; 0                                ; 0                          ; 0                                ; 0                           ; 0                            ; 0                                  ; 0                                   ; 0                               ; 1                     ;
+--------------------------------------------+-------------------------+---------------------------+------------------------------+-------------------------+--------------------------------+---------------------------+-----------------------------+--------------------------------------+--------------------------------------------+--------------------------------+---------------------------+--------------------------------+---------------------------------+---------------------------------+---------------------------------------+----------------------------------+-----------------------------+-------------------------------------+-------------------------------------------+----------------------------------+----------------------------+----------------------------------+----------------------------+----------------------------------+-----------------------------+------------------------------+------------------------------------+-------------------------------------+---------------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; datapath:d0|note_out[15]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[14]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[13]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[12]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[11]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[10]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[9]                             ; VCC                 ; yes                    ;
; datapath:d0|note_out[8]                             ; VCC                 ; yes                    ;
; datapath:d0|note_out[7]                             ; VCC                 ; yes                    ;
; datapath:d0|note_out[6]                             ; VCC                 ; yes                    ;
; datapath:d0|note_out[5]                             ; VCC                 ; yes                    ;
; datapath:d0|note_out[4]                             ; VCC                 ; yes                    ;
; datapath:d0|note_out[3]                             ; VCC                 ; yes                    ;
; datapath:d0|note_out[2]                             ; VCC                 ; yes                    ;
; datapath:d0|note_out[1]                             ; VCC                 ; yes                    ;
; datapath:d0|note_out[0]                             ; VCC                 ; yes                    ;
; datapath:d0|note_out[31]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[30]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[29]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[28]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[27]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[26]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[25]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[24]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[23]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[22]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[21]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[20]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[19]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[18]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[17]                            ; VCC                 ; yes                    ;
; datapath:d0|note_out[16]                            ; VCC                 ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                              ; Reason for Removal                                                                                                     ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Audio_Demo:audio1|delay_cnt[0..18]                                                                         ; Lost fanout                                                                                                            ;
; Audio_Demo:audio1|snd                                                                                      ; Lost fanout                                                                                                            ;
; Audio_Demo:audio1|avconf:avc|mI2C_DATA[16,17,19,23]                                                        ; Stuck at GND due to stuck port data_in                                                                                 ;
; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component|altsyncram_0gq1:auto_generated|address_reg_a[0]  ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component|altsyncram_1gq1:auto_generated|address_reg_a[0]  ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component|altsyncram_2gq1:auto_generated|address_reg_a[0]  ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component|altsyncram_3gq1:auto_generated|address_reg_a[0]  ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component|altsyncram_4gq1:auto_generated|address_reg_a[0]  ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component|altsyncram_5gq1:auto_generated|address_reg_a[0]  ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component|altsyncram_6gq1:auto_generated|address_reg_a[0]  ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component|altsyncram_7gq1:auto_generated|address_reg_a[0]  ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component|altsyncram_8gq1:auto_generated|address_reg_a[0]  ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component|altsyncram_9gq1:auto_generated|address_reg_a[0]  ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component|altsyncram_agq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component|altsyncram_bgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component|altsyncram_dgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component|altsyncram_egq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component|altsyncram_fgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component|altsyncram_hgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component|altsyncram_igq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component|altsyncram_jgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component|altsyncram_kgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component|altsyncram_lgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component|altsyncram_ngq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component|altsyncram_ogq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component|altsyncram_pgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component|altsyncram_qgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component|altsyncram_rgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component|altsyncram_sgq1:auto_generated|address_reg_a[0] ; Merged with Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated|address_reg_a[0] ;
; note_background:notePic|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|address_reg_a[1]    ; Merged with background:backgroundPic|altsyncram:altsyncram_component|altsyncram_jrp1:auto_generated|address_reg_a[1]   ;
; note_background:notePic|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|address_reg_a[0]    ; Merged with background:backgroundPic|altsyncram:altsyncram_component|altsyncram_jrp1:auto_generated|address_reg_a[0]   ;
; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD[20,21]                                                   ; Merged with Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD[18]                                                      ;
; Audio_Demo:audio1|avconf:avc|mI2C_DATA[20,21]                                                              ; Merged with Audio_Demo:audio1|avconf:avc|mI2C_DATA[18]                                                                 ;
; Audio_Demo:audio1|avconf:avc|mSetup_ST~9                                                                   ; Lost fanout                                                                                                            ;
; Audio_Demo:audio1|avconf:avc|mSetup_ST~10                                                                  ; Lost fanout                                                                                                            ;
; control:c0|current_state~2                                                                                 ; Lost fanout                                                                                                            ;
; control:c0|current_state~3                                                                                 ; Lost fanout                                                                                                            ;
; control:c0|current_state~4                                                                                 ; Lost fanout                                                                                                            ;
; control:c0|current_state~5                                                                                 ; Lost fanout                                                                                                            ;
; control:c0|current_state~6                                                                                 ; Lost fanout                                                                                                            ;
; control:c0|current_state~7                                                                                 ; Lost fanout                                                                                                            ;
; Total Number of Removed Registers = 71                                                                     ;                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                    ;
+--------------------------------------------+---------------------------+-------------------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register                ;
+--------------------------------------------+---------------------------+-------------------------------------------------------+
; Audio_Demo:audio1|avconf:avc|mI2C_DATA[23] ; Stuck at GND              ; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD[23] ;
;                                            ; due to stuck port data_in ;                                                       ;
; Audio_Demo:audio1|avconf:avc|mI2C_DATA[19] ; Stuck at GND              ; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD[19] ;
;                                            ; due to stuck port data_in ;                                                       ;
; Audio_Demo:audio1|avconf:avc|mI2C_DATA[17] ; Stuck at GND              ; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD[17] ;
;                                            ; due to stuck port data_in ;                                                       ;
; Audio_Demo:audio1|avconf:avc|mI2C_DATA[16] ; Stuck at GND              ; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD[16] ;
;                                            ; due to stuck port data_in ;                                                       ;
+--------------------------------------------+---------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 488   ;
; Number of registers using Synchronous Clear  ; 293   ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 261   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 19      ;
; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 22      ;
; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 26      ;
; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 23      ;
; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 20      ;
; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 27      ;
; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|END           ; 5       ;
; Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9                       ;         ;
+--------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |stage2|datapath:d0|draw_address[13]                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |stage2|vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |stage2|datapath:d0|counterY[4]                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |stage2|datapath:d0|counterX[0]                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2] ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |stage2|Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |stage2|datapath:d0|y[2]                                                                                                                                                           ;
; 11:1               ; 6 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |stage2|datapath:d0|colour[1]                                                                                                                                                      ;
; 26:1               ; 2 bits    ; 34 LEs        ; 8 LEs                ; 26 LEs                 ; Yes        ; |stage2|datapath:d0|x[0]                                                                                                                                                           ;
; 26:1               ; 3 bits    ; 51 LEs        ; 15 LEs               ; 36 LEs                 ; Yes        ; |stage2|datapath:d0|x[4]                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |stage2|Audio_Demo:audio1|avconf:avc|I2C_Controller:u0|SD_COUNTER[5]                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |stage2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f3n1:auto_generated|mux_lfb:mux3|result_node[2]                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |stage2|control:c0|next_state                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |stage2|datapath:d0|guitar_coor_to_VGA_coor:G_C0|VGAY                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |stage2|control:c0|next_state                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |stage2|datapath:d0|guitar_coor_to_VGA_coor:G_C0|VGAY[3]                                                                                                                           ;
; 61:1               ; 5 bits    ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; No         ; |stage2|Audio_Demo:audio1|Selector4                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:d0|ram64x32:r|altsyncram:altsyncram_component|altsyncram_fbm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f3n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for single_note:singlenotePic|altsyncram:altsyncram_component|altsyncram_lnp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for arrow:arrowPic|altsyncram:altsyncram_component|altsyncram_67p1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for note_background:notePic|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for background:backgroundPic|altsyncram:altsyncram_component|altsyncram_jrp1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for recording:recordingPic|altsyncram:altsyncram_component|altsyncram_0kp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component|altsyncram_0gq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component|altsyncram_1gq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component|altsyncram_2gq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component|altsyncram_3gq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component|altsyncram_4gq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component|altsyncram_5gq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component|altsyncram_6gq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component|altsyncram_7gq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component|altsyncram_8gq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component|altsyncram_9gq1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component|altsyncram_agq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component|altsyncram_bgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component|altsyncram_dgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component|altsyncram_egq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component|altsyncram_fgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component|altsyncram_hgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component|altsyncram_igq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component|altsyncram_jgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component|altsyncram_kgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component|altsyncram_lgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component|altsyncram_ngq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component|altsyncram_ogq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component|altsyncram_pgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component|altsyncram_qgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component|altsyncram_rgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component|altsyncram_sgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|ram64x32:r|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_fbm1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA    ;
+-------------------------+----------------------+----------------+
; Parameter Name          ; Value                ; Type           ;
+-------------------------+----------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 2                    ; Signed Integer ;
; MONOCHROME              ; FALSE                ; String         ;
; RESOLUTION              ; 160x120              ; String         ;
; BACKGROUND_IMAGE        ; ../VGA_mif/black.mif ; String         ;
+-------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 6                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 6                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; ../VGA_mif/black.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_f3n1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: single_note:singlenotePic|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+--------------------------------------+
; Parameter Name                     ; Value                      ; Type                                 ;
+------------------------------------+----------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                              ;
; WIDTH_A                            ; 6                          ; Signed Integer                       ;
; WIDTHAD_A                          ; 4                          ; Signed Integer                       ;
; NUMWORDS_A                         ; 9                          ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                              ;
; WIDTH_B                            ; 1                          ; Untyped                              ;
; WIDTHAD_B                          ; 1                          ; Untyped                              ;
; NUMWORDS_B                         ; 1                          ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                              ;
; BYTE_SIZE                          ; 8                          ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                              ;
; INIT_FILE                          ; ../VGA_mif/single_note.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_lnp1            ; Untyped                              ;
+------------------------------------+----------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrow:arrowPic|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 140                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; ../VGA_mif/arrow.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_67p1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_background:notePic|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+--------------------------------+
; Parameter Name                     ; Value                          ; Type                           ;
+------------------------------------+--------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                        ;
; WIDTH_A                            ; 1                              ; Signed Integer                 ;
; WIDTHAD_A                          ; 15                             ; Signed Integer                 ;
; NUMWORDS_A                         ; 19200                          ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                        ;
; WIDTH_B                            ; 1                              ; Untyped                        ;
; WIDTHAD_B                          ; 1                              ; Untyped                        ;
; NUMWORDS_B                         ; 1                              ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                        ;
; BYTE_SIZE                          ; 8                              ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                        ;
; INIT_FILE                          ; ../VGA_mif/note_background.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_3cq1                ; Untyped                        ;
+------------------------------------+--------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:backgroundPic|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+--------------------------------------+
; Parameter Name                     ; Value                     ; Type                                 ;
+------------------------------------+---------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                              ;
; WIDTH_A                            ; 6                         ; Signed Integer                       ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                       ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                              ;
; WIDTH_B                            ; 1                         ; Untyped                              ;
; WIDTHAD_B                          ; 1                         ; Untyped                              ;
; NUMWORDS_B                         ; 1                         ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                              ;
; BYTE_SIZE                          ; 8                         ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                              ;
; INIT_FILE                          ; ../VGA_mif/background.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_jrp1           ; Untyped                              ;
+------------------------------------+---------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recording:recordingPic|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-------------------------------------+
; Parameter Name                     ; Value                    ; Type                                ;
+------------------------------------+--------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                             ;
; WIDTH_A                            ; 6                        ; Signed Integer                      ;
; WIDTHAD_A                          ; 8                        ; Signed Integer                      ;
; NUMWORDS_A                         ; 154                      ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                             ;
; WIDTH_B                            ; 1                        ; Untyped                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                             ;
; INIT_FILE                          ; ../VGA_mif/recording.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_0kp1          ; Untyped                             ;
+------------------------------------+--------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------+
; Parameter Name                     ; Value                             ; Type                          ;
+------------------------------------+-----------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                       ;
; WIDTH_A                            ; 5                                 ; Signed Integer                ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WIDTH_B                            ; 1                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S0P0.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_0gq1                   ; Untyped                       ;
+------------------------------------+-----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------+
; Parameter Name                     ; Value                             ; Type                          ;
+------------------------------------+-----------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                       ;
; WIDTH_A                            ; 5                                 ; Signed Integer                ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WIDTH_B                            ; 1                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S0P1.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_1gq1                   ; Untyped                       ;
+------------------------------------+-----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------+
; Parameter Name                     ; Value                             ; Type                          ;
+------------------------------------+-----------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                       ;
; WIDTH_A                            ; 5                                 ; Signed Integer                ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WIDTH_B                            ; 1                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S0P2.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_2gq1                   ; Untyped                       ;
+------------------------------------+-----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------+
; Parameter Name                     ; Value                             ; Type                          ;
+------------------------------------+-----------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                       ;
; WIDTH_A                            ; 5                                 ; Signed Integer                ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WIDTH_B                            ; 1                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S0P3.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_3gq1                   ; Untyped                       ;
+------------------------------------+-----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------+
; Parameter Name                     ; Value                             ; Type                          ;
+------------------------------------+-----------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                       ;
; WIDTH_A                            ; 5                                 ; Signed Integer                ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WIDTH_B                            ; 1                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S0P4.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_4gq1                   ; Untyped                       ;
+------------------------------------+-----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------+
; Parameter Name                     ; Value                             ; Type                          ;
+------------------------------------+-----------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                       ;
; WIDTH_A                            ; 5                                 ; Signed Integer                ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WIDTH_B                            ; 1                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S1P0.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_5gq1                   ; Untyped                       ;
+------------------------------------+-----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------+
; Parameter Name                     ; Value                             ; Type                          ;
+------------------------------------+-----------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                       ;
; WIDTH_A                            ; 5                                 ; Signed Integer                ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WIDTH_B                            ; 1                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S1P1.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6gq1                   ; Untyped                       ;
+------------------------------------+-----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------+
; Parameter Name                     ; Value                             ; Type                          ;
+------------------------------------+-----------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                       ;
; WIDTH_A                            ; 5                                 ; Signed Integer                ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WIDTH_B                            ; 1                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S1P2.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_7gq1                   ; Untyped                       ;
+------------------------------------+-----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------+
; Parameter Name                     ; Value                             ; Type                          ;
+------------------------------------+-----------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                       ;
; WIDTH_A                            ; 5                                 ; Signed Integer                ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WIDTH_B                            ; 1                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S1P3.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_8gq1                   ; Untyped                       ;
+------------------------------------+-----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+-------------------------------+
; Parameter Name                     ; Value                             ; Type                          ;
+------------------------------------+-----------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                       ;
; WIDTH_A                            ; 5                                 ; Signed Integer                ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                       ;
; WIDTH_B                            ; 1                                 ; Untyped                       ;
; WIDTHAD_B                          ; 1                                 ; Untyped                       ;
; NUMWORDS_B                         ; 1                                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                       ;
; BYTE_SIZE                          ; 8                                 ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                       ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S1P4.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_9gq1                   ; Untyped                       ;
+------------------------------------+-----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S2P0.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_agq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S2P1.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_bgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S2P2.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_cgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S2P3.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_dgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S2P4.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_egq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S3P0.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_fgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S3P1.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ggq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S3P2.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_hgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S3P3.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_igq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S3P4.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_jgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S4P0.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_kgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S4P1.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_lgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S4P2.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_mgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S4P3.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ngq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S4P4.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_ogq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S5P0.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_pgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S5P1.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_qgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S5P2.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_rgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S5P3.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_sgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+--------------------------------+
; Parameter Name                     ; Value                             ; Type                           ;
+------------------------------------+-----------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT                       ; Untyped                        ;
; WIDTH_A                            ; 5                                 ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                 ;
; NUMWORDS_A                         ; 9000                              ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                        ;
; WIDTH_B                            ; 1                                 ; Untyped                        ;
; WIDTHAD_B                          ; 1                                 ; Untyped                        ;
; NUMWORDS_B                         ; 1                                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                        ;
; BYTE_SIZE                          ; 8                                 ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                        ;
; INIT_FILE                          ; ../Audio_Demo/recordingv/S5P4.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V                         ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_tgq1                   ; Untyped                        ;
+------------------------------------+-----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                              ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                             ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                               ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                               ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                 ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                 ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                 ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                                ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                  ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                  ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                               ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                               ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                 ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                 ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                                 ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                             ;
+-------------------------------+-------------------------------+----------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                          ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                          ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                          ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                          ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                          ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                          ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                          ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                          ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                          ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                          ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                          ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                          ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                          ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                          ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                          ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                          ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                          ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                          ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                          ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                          ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                          ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                          ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                          ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                          ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                          ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                          ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                                   ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                          ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                          ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                          ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                          ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                          ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                          ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                          ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                          ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                          ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                                   ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                          ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                          ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                          ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                          ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                          ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                          ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                          ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                          ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                          ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                          ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                          ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                          ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                          ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                          ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                          ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                          ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                          ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                          ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                          ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                          ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                          ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                          ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                          ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                          ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                          ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                          ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                          ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                          ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                          ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                          ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                          ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                          ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                          ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                          ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                          ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                          ;
; VCO_MIN                       ; 0                             ; Untyped                                                                          ;
; VCO_MAX                       ; 0                             ; Untyped                                                                          ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                          ;
; PFD_MIN                       ; 0                             ; Untyped                                                                          ;
; PFD_MAX                       ; 0                             ; Untyped                                                                          ;
; M_INITIAL                     ; 0                             ; Untyped                                                                          ;
; M                             ; 0                             ; Untyped                                                                          ;
; N                             ; 1                             ; Untyped                                                                          ;
; M2                            ; 1                             ; Untyped                                                                          ;
; N2                            ; 1                             ; Untyped                                                                          ;
; SS                            ; 1                             ; Untyped                                                                          ;
; C0_HIGH                       ; 0                             ; Untyped                                                                          ;
; C1_HIGH                       ; 0                             ; Untyped                                                                          ;
; C2_HIGH                       ; 0                             ; Untyped                                                                          ;
; C3_HIGH                       ; 0                             ; Untyped                                                                          ;
; C4_HIGH                       ; 0                             ; Untyped                                                                          ;
; C5_HIGH                       ; 0                             ; Untyped                                                                          ;
; C6_HIGH                       ; 0                             ; Untyped                                                                          ;
; C7_HIGH                       ; 0                             ; Untyped                                                                          ;
; C8_HIGH                       ; 0                             ; Untyped                                                                          ;
; C9_HIGH                       ; 0                             ; Untyped                                                                          ;
; C0_LOW                        ; 0                             ; Untyped                                                                          ;
; C1_LOW                        ; 0                             ; Untyped                                                                          ;
; C2_LOW                        ; 0                             ; Untyped                                                                          ;
; C3_LOW                        ; 0                             ; Untyped                                                                          ;
; C4_LOW                        ; 0                             ; Untyped                                                                          ;
; C5_LOW                        ; 0                             ; Untyped                                                                          ;
; C6_LOW                        ; 0                             ; Untyped                                                                          ;
; C7_LOW                        ; 0                             ; Untyped                                                                          ;
; C8_LOW                        ; 0                             ; Untyped                                                                          ;
; C9_LOW                        ; 0                             ; Untyped                                                                          ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                          ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                          ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                          ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                          ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                          ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                          ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                          ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                          ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                          ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                          ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; C0_PH                         ; 0                             ; Untyped                                                                          ;
; C1_PH                         ; 0                             ; Untyped                                                                          ;
; C2_PH                         ; 0                             ; Untyped                                                                          ;
; C3_PH                         ; 0                             ; Untyped                                                                          ;
; C4_PH                         ; 0                             ; Untyped                                                                          ;
; C5_PH                         ; 0                             ; Untyped                                                                          ;
; C6_PH                         ; 0                             ; Untyped                                                                          ;
; C7_PH                         ; 0                             ; Untyped                                                                          ;
; C8_PH                         ; 0                             ; Untyped                                                                          ;
; C9_PH                         ; 0                             ; Untyped                                                                          ;
; L0_HIGH                       ; 1                             ; Untyped                                                                          ;
; L1_HIGH                       ; 1                             ; Untyped                                                                          ;
; G0_HIGH                       ; 1                             ; Untyped                                                                          ;
; G1_HIGH                       ; 1                             ; Untyped                                                                          ;
; G2_HIGH                       ; 1                             ; Untyped                                                                          ;
; G3_HIGH                       ; 1                             ; Untyped                                                                          ;
; E0_HIGH                       ; 1                             ; Untyped                                                                          ;
; E1_HIGH                       ; 1                             ; Untyped                                                                          ;
; E2_HIGH                       ; 1                             ; Untyped                                                                          ;
; E3_HIGH                       ; 1                             ; Untyped                                                                          ;
; L0_LOW                        ; 1                             ; Untyped                                                                          ;
; L1_LOW                        ; 1                             ; Untyped                                                                          ;
; G0_LOW                        ; 1                             ; Untyped                                                                          ;
; G1_LOW                        ; 1                             ; Untyped                                                                          ;
; G2_LOW                        ; 1                             ; Untyped                                                                          ;
; G3_LOW                        ; 1                             ; Untyped                                                                          ;
; E0_LOW                        ; 1                             ; Untyped                                                                          ;
; E1_LOW                        ; 1                             ; Untyped                                                                          ;
; E2_LOW                        ; 1                             ; Untyped                                                                          ;
; E3_LOW                        ; 1                             ; Untyped                                                                          ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                          ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                          ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                          ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                          ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                          ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                          ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                          ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                          ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                          ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                          ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                          ;
; L0_PH                         ; 0                             ; Untyped                                                                          ;
; L1_PH                         ; 0                             ; Untyped                                                                          ;
; G0_PH                         ; 0                             ; Untyped                                                                          ;
; G1_PH                         ; 0                             ; Untyped                                                                          ;
; G2_PH                         ; 0                             ; Untyped                                                                          ;
; G3_PH                         ; 0                             ; Untyped                                                                          ;
; E0_PH                         ; 0                             ; Untyped                                                                          ;
; E1_PH                         ; 0                             ; Untyped                                                                          ;
; E2_PH                         ; 0                             ; Untyped                                                                          ;
; E3_PH                         ; 0                             ; Untyped                                                                          ;
; M_PH                          ; 0                             ; Untyped                                                                          ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                          ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                          ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                          ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                          ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                          ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                          ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                          ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                          ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                          ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                          ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                          ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                          ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                          ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                          ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                          ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                          ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                          ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                          ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                          ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                          ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                          ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                          ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                          ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                          ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                          ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                          ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                          ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                          ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                          ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                          ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                          ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                          ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                          ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                          ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                          ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                          ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                          ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                          ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                          ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                          ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                          ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                          ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                          ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                          ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                          ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                          ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                          ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                          ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                          ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                          ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                          ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                          ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                          ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                          ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                          ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                          ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                          ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                          ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                          ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                          ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                                   ;
+-------------------------------+-------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Demo:audio1|avconf:avc ;
+-----------------+-----------+---------------------------------------------+
; Parameter Name  ; Value     ; Type                                        ;
+-----------------+-----------+---------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                              ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                             ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                             ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                             ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                             ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                             ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                             ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                             ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                             ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                             ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                             ;
; CLK_Freq        ; 50000000  ; Signed Integer                              ;
; I2C_Freq        ; 20000     ; Signed Integer                              ;
; LUT_SIZE        ; 50        ; Signed Integer                              ;
; SET_LIN_L       ; 0         ; Signed Integer                              ;
; SET_LIN_R       ; 1         ; Signed Integer                              ;
; SET_HEAD_L      ; 2         ; Signed Integer                              ;
; SET_HEAD_R      ; 3         ; Signed Integer                              ;
; A_PATH_CTRL     ; 4         ; Signed Integer                              ;
; D_PATH_CTRL     ; 5         ; Signed Integer                              ;
; POWER_ON        ; 6         ; Signed Integer                              ;
; SET_FORMAT      ; 7         ; Signed Integer                              ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                              ;
; SET_ACTIVE      ; 9         ; Signed Integer                              ;
; SET_VIDEO       ; 10        ; Signed Integer                              ;
+-----------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 37                                                         ;
; Entity Instance                           ; datapath:d0|ram64x32:r|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 64                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 6                                                          ;
;     -- NUMWORDS_A                         ; 19200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 6                                                          ;
;     -- NUMWORDS_B                         ; 19200                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; single_note:singlenotePic|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 6                                                          ;
;     -- NUMWORDS_A                         ; 9                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; arrow:arrowPic|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 3                                                          ;
;     -- NUMWORDS_A                         ; 140                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; note_background:notePic|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 1                                                          ;
;     -- NUMWORDS_A                         ; 19200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; background:backgroundPic|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 6                                                          ;
;     -- NUMWORDS_A                         ; 19200                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; recording:recordingPic|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 6                                                          ;
;     -- NUMWORDS_A                         ; 154                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                ;
;     -- WIDTH_A                            ; 5                                                          ;
;     -- NUMWORDS_A                         ; 9000                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 1                                                          ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                               ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                   ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                               ;
;     -- OPERATION_MODE         ; NORMAL                                                                                              ;
;     -- PLL_TYPE               ; FAST                                                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                   ;
; Entity Instance               ; Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                   ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                          ;
; Entity Instance            ; Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                               ;
;     -- lpm_width           ; 32                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                         ;
; Entity Instance            ; Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                               ;
;     -- lpm_width           ; 32                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                         ;
; Entity Instance            ; Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                               ;
;     -- lpm_width           ; 32                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                         ;
; Entity Instance            ; Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                               ;
;     -- lpm_width           ; 32                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                         ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:H5"        ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; hex_digit[3..2] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|avconf:avc|I2C_Controller:u0"                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                     ;
; locked ; Output ; Info     ; Explicitly unconnected                                                     ;
+--------+--------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"            ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"       ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|Audio_Controller:Audio_Controller" ;
+------------------------+-------+----------+-------------------------------------+
; Port                   ; Type  ; Severity ; Details                             ;
+------------------------+-------+----------+-------------------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected              ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected              ;
+------------------------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S5P4:w29"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S5P3:w28"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S5P2:w27"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S5P1:w26"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S5P0:w25"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S4P4:w24"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S4P3:w23"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S4P2:w22"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S4P1:w21"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S4P0:w20"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S3P4:w19"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S3P3:w18"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S3P2:w17"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S3P1:w16"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S3P0:w15"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S2P4:w14"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S2P3:w13"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S2P2:w12"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S2P1:w11"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S2P0:w10"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S1P4:w9"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S1P3:w8"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S1P2:w7"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S1P1:w6"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S1P0:w5"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S0P4:w4"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S0P3:w3"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S0P2:w2"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S0P1:w1"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1|S0P0:w0"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (14 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Audio_Demo:audio1" ;
+------------+-------+----------+---------------+
; Port       ; Type  ; Severity ; Details       ;
+------------+-------+----------+---------------+
; Sound_mode ; Input ; Info     ; Stuck at VCC  ;
+------------+-------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "recording:recordingPic"                                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (8 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "background:backgroundPic" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; data ; Input ; Info     ; Stuck at GND               ;
; wren ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "note_background:notePic" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; data ; Input ; Info     ; Stuck at GND              ;
; wren ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arrow:arrowPic"                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (8 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "single_note:singlenotePic"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (4 bits) it drives.  The 11 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "data[5..3]" will be connected to GND.                                       ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0"                                                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; P[0]              ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; address           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; increment_address ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:c0"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 488                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 59                          ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 179                         ;
;     ENA SCLR SLD      ; 9                           ;
;     SCLR              ; 69                          ;
;     SLD               ; 1                           ;
;     plain             ; 112                         ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 1422                        ;
;     arith             ; 287                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 220                         ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 3                           ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 1120                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 109                         ;
;         3 data inputs ; 96                          ;
;         4 data inputs ; 125                         ;
;         5 data inputs ; 267                         ;
;         6 data inputs ; 508                         ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 112                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 508                         ;
;                       ;                             ;
; Max LUT depth         ; 7.70                        ;
; Average LUT depth     ; 3.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu Nov 22 15:46:29 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off stage2 -c stage2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/ram64x32.v
    Info (12023): Found entity 1: ram64x32 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/ram64x32.v Line: 39
Warning (10229): Verilog HDL Expression warning at Audio_Demo.v(158): truncated literal to match 19 bits File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 158
Warning (10229): Verilog HDL Expression warning at Audio_Demo.v(165): truncated literal to match 19 bits File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 165
Warning (10229): Verilog HDL Expression warning at Audio_Demo.v(172): truncated literal to match 19 bits File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 172
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_demo.v
    Info (12023): Found entity 1: Audio_Demo File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s5p4.v
    Info (12023): Found entity 1: S5P4 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s5p3.v
    Info (12023): Found entity 1: S5P3 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s5p2.v
    Info (12023): Found entity 1: S5P2 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s5p1.v
    Info (12023): Found entity 1: S5P1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s5p0.v
    Info (12023): Found entity 1: S5P0 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s4p4.v
    Info (12023): Found entity 1: S4P4 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s4p3.v
    Info (12023): Found entity 1: S4P3 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s4p2.v
    Info (12023): Found entity 1: S4P2 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s4p1.v
    Info (12023): Found entity 1: S4P1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s4p0.v
    Info (12023): Found entity 1: S4P0 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s3p4.v
    Info (12023): Found entity 1: S3P4 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s3p3.v
    Info (12023): Found entity 1: S3P3 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s3p2.v
    Info (12023): Found entity 1: S3P2 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s3p1.v
    Info (12023): Found entity 1: S3P1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s3p0.v
    Info (12023): Found entity 1: S3P0 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s2p4.v
    Info (12023): Found entity 1: S2P4 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s2p3.v
    Info (12023): Found entity 1: S2P3 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s2p2.v
    Info (12023): Found entity 1: S2P2 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s2p1.v
    Info (12023): Found entity 1: S2P1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s2p0.v
    Info (12023): Found entity 1: S2P0 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s1p4.v
    Info (12023): Found entity 1: S1P4 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s1p3.v
    Info (12023): Found entity 1: S1P3 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s1p2.v
    Info (12023): Found entity 1: S1P2 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s1p1.v
    Info (12023): Found entity 1: S1P1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s1p0.v
    Info (12023): Found entity 1: S1P0 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s0p4.v
    Info (12023): Found entity 1: S0P4 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s0p3.v
    Info (12023): Found entity 1: S0P3 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s0p2.v
    Info (12023): Found entity 1: S0P2 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s0p1.v
    Info (12023): Found entity 1: S0P1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/recordingv/s0p0.v
    Info (12023): Found entity 1: S0P0 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P0.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/avconf/avconf.v
    Info (12023): Found entity 1: avconf File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_demo/audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file vga_mif/single_note.v
    Info (12023): Found entity 1: single_note File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/single_note.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_mif/recording.v
    Info (12023): Found entity 1: recording File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/recording.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_mif/note_background.v
    Info (12023): Found entity 1: note_background File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/note_background.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_mif/background.v
    Info (12023): Found entity 1: background File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/background.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_mif/arrow.v
    Info (12023): Found entity 1: arrow File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/arrow.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_adapter.v Line: 78
Warning (12125): Using design file stage2.v, which is not specified as a design file for the current project, but contains definitions for 9 design units and 9 entities in project
    Info (12023): Found entity 1: stage2 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 2
    Info (12023): Found entity 2: control File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 286
    Info (12023): Found entity 3: datapath File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 774
    Info (12023): Found entity 4: coordinates_converter File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1051
    Info (12023): Found entity 5: note_to_hex File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1098
    Info (12023): Found entity 6: hex_decoder File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1153
    Info (12023): Found entity 7: clock_devider File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1180
    Info (12023): Found entity 8: guitar_coor_to_VGA_coor File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1237
    Info (12023): Found entity 9: Note_out_to_coord File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1477
Warning (10236): Verilog HDL Implicit Net warning at stage2.v(106): created implicit net for "go" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 106
Info (12127): Elaborating entity "stage2" for the top level hierarchy
Warning (10034): Output port "LEDR[9..6]" at stage2.v(26) has no driver File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 26
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 132
Warning (10270): Verilog HDL Case Statement warning at stage2.v(556): incomplete case statement has no default case item File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 556
Info (10264): Verilog HDL Case Statement information at stage2.v(556): all case item expressions in this case statement are onehot File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 556
Info (12128): Elaborating entity "clock_devider" for hierarchy "control:c0|clock_devider:clock0" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 322
Warning (10230): Verilog HDL assignment warning at stage2.v(1191): truncated value with size 32 to match size of target (1) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1191
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 172
Warning (10230): Verilog HDL assignment warning at stage2.v(991): truncated value with size 32 to match size of target (8) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 991
Warning (10230): Verilog HDL assignment warning at stage2.v(992): truncated value with size 32 to match size of target (8) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 992
Warning (10230): Verilog HDL assignment warning at stage2.v(995): truncated value with size 32 to match size of target (7) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 995
Warning (10230): Verilog HDL assignment warning at stage2.v(996): truncated value with size 32 to match size of target (7) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 996
Warning (10240): Verilog HDL Always Construct warning at stage2.v(1040): inferring latch(es) for variable "note_out", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1040
Info (10041): Inferred latch for "note_out[0]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[1]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[2]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[3]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[4]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[5]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[6]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[7]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[8]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[9]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[10]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[11]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[12]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[13]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[14]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[15]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[16]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[17]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[18]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[19]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[20]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[21]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[22]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[23]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[24]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[25]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[26]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[27]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[28]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[29]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[30]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (10041): Inferred latch for "note_out[31]" at stage2.v(1044) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1044
Info (12128): Elaborating entity "coordinates_converter" for hierarchy "datapath:d0|coordinates_converter:C_C0" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1025
Info (12128): Elaborating entity "ram64x32" for hierarchy "datapath:d0|ram64x32:r" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1027
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:d0|ram64x32:r|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/ram64x32.v Line: 85
Info (12130): Elaborated megafunction instantiation "datapath:d0|ram64x32:r|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/ram64x32.v Line: 85
Info (12133): Instantiated megafunction "datapath:d0|ram64x32:r|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/ram64x32.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_fbm1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_fbm1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_fbm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fbm1" for hierarchy "datapath:d0|ram64x32:r|altsyncram:altsyncram_component|altsyncram_fbm1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Note_out_to_coord" for hierarchy "datapath:d0|Note_out_to_coord:N_C0" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1035
Warning (10762): Verilog HDL Case Statement warning at stage2.v(1483): can't check case statement for completeness because the case expression has too many possible states File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1483
Info (10264): Verilog HDL Case Statement information at stage2.v(1483): all case item expressions in this case statement are onehot File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1483
Info (12128): Elaborating entity "guitar_coor_to_VGA_coor" for hierarchy "datapath:d0|guitar_coor_to_VGA_coor:G_C0" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1036
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 192
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "../VGA_mif/black.mif"
Warning (12125): Using design file db/altsyncram_f3n1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_f3n1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_f3n1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_f3n1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f3n1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113016): Width of data items in "black.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory.  File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/black.mif Line: 7
Warning (12125): Using design file db/decode_7la.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_7la File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f3n1:auto_generated|decode_7la:decode2" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_f3n1.tdf Line: 46
Warning (12125): Using design file db/decode_01a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_01a File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f3n1:auto_generated|decode_01a:rden_decode_b" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_f3n1.tdf Line: 47
Warning (12125): Using design file db/mux_lfb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_lfb File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/mux_lfb.tdf Line: 22
Info (12128): Elaborating entity "mux_lfb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_f3n1:auto_generated|mux_lfb:mux3" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_f3n1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Warning (12125): Using design file db/altpll_80u.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altpll_80u File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA/vga_adapter.v Line: 262
Info (12128): Elaborating entity "single_note" for hierarchy "single_note:singlenotePic" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 199
Info (12128): Elaborating entity "altsyncram" for hierarchy "single_note:singlenotePic|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/single_note.v Line: 85
Info (12130): Elaborated megafunction instantiation "single_note:singlenotePic|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/single_note.v Line: 85
Info (12133): Instantiated megafunction "single_note:singlenotePic|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/single_note.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../VGA_mif/single_note.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_lnp1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_lnp1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_lnp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lnp1" for hierarchy "single_note:singlenotePic|altsyncram:altsyncram_component|altsyncram_lnp1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "arrow" for hierarchy "arrow:arrowPic" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 200
Info (12128): Elaborating entity "altsyncram" for hierarchy "arrow:arrowPic|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/arrow.v Line: 85
Info (12130): Elaborated megafunction instantiation "arrow:arrowPic|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/arrow.v Line: 85
Info (12133): Instantiated megafunction "arrow:arrowPic|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/arrow.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../VGA_mif/arrow.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "140"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_67p1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_67p1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_67p1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_67p1" for hierarchy "arrow:arrowPic|altsyncram:altsyncram_component|altsyncram_67p1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "note_background" for hierarchy "note_background:notePic" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 201
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_background:notePic|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/note_background.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_background:notePic|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/note_background.v Line: 85
Info (12133): Instantiated megafunction "note_background:notePic|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/note_background.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../VGA_mif/note_background.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_3cq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_3cq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_3cq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_3cq1" for hierarchy "note_background:notePic|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file db/mux_gfb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_gfb File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/mux_gfb.tdf Line: 22
Info (12128): Elaborating entity "mux_gfb" for hierarchy "note_background:notePic|altsyncram:altsyncram_component|altsyncram_3cq1:auto_generated|mux_gfb:mux2" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_3cq1.tdf Line: 45
Info (12128): Elaborating entity "background" for hierarchy "background:backgroundPic" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 202
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:backgroundPic|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/background.v Line: 85
Info (12130): Elaborated megafunction instantiation "background:backgroundPic|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/background.v Line: 85
Info (12133): Instantiated megafunction "background:backgroundPic|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/background.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../VGA_mif/background.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_jrp1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_jrp1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_jrp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_jrp1" for hierarchy "background:backgroundPic|altsyncram:altsyncram_component|altsyncram_jrp1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "recording" for hierarchy "recording:recordingPic" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 203
Info (12128): Elaborating entity "altsyncram" for hierarchy "recording:recordingPic|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/recording.v Line: 85
Info (12130): Elaborated megafunction instantiation "recording:recordingPic|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/recording.v Line: 85
Info (12133): Instantiated megafunction "recording:recordingPic|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/VGA_mif/recording.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../VGA_mif/recording.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "154"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_0kp1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_0kp1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_0kp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0kp1" for hierarchy "recording:recordingPic|altsyncram:altsyncram_component|altsyncram_0kp1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Audio_Demo" for hierarchy "Audio_Demo:audio1" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 229
Warning (10762): Verilog HDL Case Statement warning at Audio_Demo.v(84): can't check case statement for completeness because the case expression has too many possible states File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 84
Info (10264): Verilog HDL Case Statement information at Audio_Demo.v(84): all case item expressions in this case statement are onehot File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 84
Info (10264): Verilog HDL Case Statement information at Audio_Demo.v(157): all case item expressions in this case statement are onehot File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 157
Warning (10230): Verilog HDL assignment warning at Audio_Demo.v(212): truncated value with size 32 to match size of target (19) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 212
Warning (10230): Verilog HDL assignment warning at Audio_Demo.v(238): truncated value with size 32 to match size of target (14) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 238
Info (10264): Verilog HDL Case Statement information at Audio_Demo.v(494): all case item expressions in this case statement are onehot File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 494
Warning (10240): Verilog HDL Always Construct warning at Audio_Demo.v(543): inferring latch(es) for variable "sound", which holds its previous value in one or more paths through the always construct File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 543
Info (10041): Inferred latch for "sound[0]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[1]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[2]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[3]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[4]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[5]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[6]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[7]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[8]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[9]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[10]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[11]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[12]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[13]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[14]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[15]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[16]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[17]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[18]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[19]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[20]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[21]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[22]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[23]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[24]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[25]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[26]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[27]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[28]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[29]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[30]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (10041): Inferred latch for "sound[31]" at Audio_Demo.v(546) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 546
Info (12128): Elaborating entity "S0P0" for hierarchy "Audio_Demo:audio1|S0P0:w0" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 284
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P0.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P0.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S0P0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_0gq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_0gq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_0gq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_0gq1" for hierarchy "Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component|altsyncram_0gq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file db/decode_5la.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_5la File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component|altsyncram_0gq1:auto_generated|decode_5la:decode3" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_0gq1.tdf Line: 43
Warning (12125): Using design file db/decode_u0a.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_u0a File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component|altsyncram_0gq1:auto_generated|decode_u0a:rden_decode" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_0gq1.tdf Line: 44
Warning (12125): Using design file db/mux_ifb.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_ifb File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "Audio_Demo:audio1|S0P0:w0|altsyncram:altsyncram_component|altsyncram_0gq1:auto_generated|mux_ifb:mux2" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_0gq1.tdf Line: 45
Info (12128): Elaborating entity "S0P1" for hierarchy "Audio_Demo:audio1|S0P1:w1" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 291
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P1.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P1.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S0P1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_1gq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_1gq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_1gq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_1gq1" for hierarchy "Audio_Demo:audio1|S0P1:w1|altsyncram:altsyncram_component|altsyncram_1gq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S0P2" for hierarchy "Audio_Demo:audio1|S0P2:w2" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 298
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P2.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P2.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S0P2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_2gq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_2gq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_2gq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_2gq1" for hierarchy "Audio_Demo:audio1|S0P2:w2|altsyncram:altsyncram_component|altsyncram_2gq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S0P3" for hierarchy "Audio_Demo:audio1|S0P3:w3" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 305
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P3.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P3.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S0P3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_3gq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_3gq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_3gq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_3gq1" for hierarchy "Audio_Demo:audio1|S0P3:w3|altsyncram:altsyncram_component|altsyncram_3gq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S0P4" for hierarchy "Audio_Demo:audio1|S0P4:w4" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 312
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P4.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P4.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S0P4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S0P4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_4gq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_4gq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_4gq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_4gq1" for hierarchy "Audio_Demo:audio1|S0P4:w4|altsyncram:altsyncram_component|altsyncram_4gq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S1P0" for hierarchy "Audio_Demo:audio1|S1P0:w5" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 319
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P0.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P0.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S1P0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_5gq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_5gq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_5gq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_5gq1" for hierarchy "Audio_Demo:audio1|S1P0:w5|altsyncram:altsyncram_component|altsyncram_5gq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S1P1" for hierarchy "Audio_Demo:audio1|S1P1:w6" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 326
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P1.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P1.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S1P1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_6gq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_6gq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_6gq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_6gq1" for hierarchy "Audio_Demo:audio1|S1P1:w6|altsyncram:altsyncram_component|altsyncram_6gq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S1P2" for hierarchy "Audio_Demo:audio1|S1P2:w7" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 333
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P2.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P2.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S1P2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_7gq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_7gq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_7gq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_7gq1" for hierarchy "Audio_Demo:audio1|S1P2:w7|altsyncram:altsyncram_component|altsyncram_7gq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S1P3" for hierarchy "Audio_Demo:audio1|S1P3:w8" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 340
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P3.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P3.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S1P3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_8gq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_8gq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_8gq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_8gq1" for hierarchy "Audio_Demo:audio1|S1P3:w8|altsyncram:altsyncram_component|altsyncram_8gq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S1P4" for hierarchy "Audio_Demo:audio1|S1P4:w9" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 347
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P4.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P4.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S1P4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S1P4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_9gq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_9gq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_9gq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_9gq1" for hierarchy "Audio_Demo:audio1|S1P4:w9|altsyncram:altsyncram_component|altsyncram_9gq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S2P0" for hierarchy "Audio_Demo:audio1|S2P0:w10" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 354
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P0.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P0.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S2P0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_agq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_agq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_agq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_agq1" for hierarchy "Audio_Demo:audio1|S2P0:w10|altsyncram:altsyncram_component|altsyncram_agq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S2P1" for hierarchy "Audio_Demo:audio1|S2P1:w11" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 361
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P1.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P1.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S2P1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_bgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_bgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_bgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_bgq1" for hierarchy "Audio_Demo:audio1|S2P1:w11|altsyncram:altsyncram_component|altsyncram_bgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S2P2" for hierarchy "Audio_Demo:audio1|S2P2:w12" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 368
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P2.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P2.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S2P2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_cgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_cgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_cgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_cgq1" for hierarchy "Audio_Demo:audio1|S2P2:w12|altsyncram:altsyncram_component|altsyncram_cgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S2P3" for hierarchy "Audio_Demo:audio1|S2P3:w13" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 375
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P3.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P3.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S2P3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_dgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_dgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_dgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_dgq1" for hierarchy "Audio_Demo:audio1|S2P3:w13|altsyncram:altsyncram_component|altsyncram_dgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S2P4" for hierarchy "Audio_Demo:audio1|S2P4:w14" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 382
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P4.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P4.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S2P4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S2P4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_egq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_egq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_egq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_egq1" for hierarchy "Audio_Demo:audio1|S2P4:w14|altsyncram:altsyncram_component|altsyncram_egq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S3P0" for hierarchy "Audio_Demo:audio1|S3P0:w15" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 389
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P0.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P0.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S3P0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_fgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_fgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_fgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_fgq1" for hierarchy "Audio_Demo:audio1|S3P0:w15|altsyncram:altsyncram_component|altsyncram_fgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S3P1" for hierarchy "Audio_Demo:audio1|S3P1:w16" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 396
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P1.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P1.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S3P1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_ggq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_ggq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_ggq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ggq1" for hierarchy "Audio_Demo:audio1|S3P1:w16|altsyncram:altsyncram_component|altsyncram_ggq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S3P2" for hierarchy "Audio_Demo:audio1|S3P2:w17" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 403
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P2.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P2.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S3P2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_hgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_hgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_hgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_hgq1" for hierarchy "Audio_Demo:audio1|S3P2:w17|altsyncram:altsyncram_component|altsyncram_hgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S3P3" for hierarchy "Audio_Demo:audio1|S3P3:w18" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 410
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P3.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P3.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S3P3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_igq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_igq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_igq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_igq1" for hierarchy "Audio_Demo:audio1|S3P3:w18|altsyncram:altsyncram_component|altsyncram_igq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S3P4" for hierarchy "Audio_Demo:audio1|S3P4:w19" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 417
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P4.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P4.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S3P4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S3P4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_jgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_jgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_jgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_jgq1" for hierarchy "Audio_Demo:audio1|S3P4:w19|altsyncram:altsyncram_component|altsyncram_jgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S4P0" for hierarchy "Audio_Demo:audio1|S4P0:w20" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 424
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P0.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P0.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S4P0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_kgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_kgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_kgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_kgq1" for hierarchy "Audio_Demo:audio1|S4P0:w20|altsyncram:altsyncram_component|altsyncram_kgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S4P1" for hierarchy "Audio_Demo:audio1|S4P1:w21" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 431
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P1.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P1.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S4P1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_lgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_lgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_lgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_lgq1" for hierarchy "Audio_Demo:audio1|S4P1:w21|altsyncram:altsyncram_component|altsyncram_lgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S4P2" for hierarchy "Audio_Demo:audio1|S4P2:w22" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 438
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P2.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P2.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S4P2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_mgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_mgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_mgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_mgq1" for hierarchy "Audio_Demo:audio1|S4P2:w22|altsyncram:altsyncram_component|altsyncram_mgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S4P3" for hierarchy "Audio_Demo:audio1|S4P3:w23" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 445
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P3.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P3.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S4P3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_ngq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_ngq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_ngq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ngq1" for hierarchy "Audio_Demo:audio1|S4P3:w23|altsyncram:altsyncram_component|altsyncram_ngq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S4P4" for hierarchy "Audio_Demo:audio1|S4P4:w24" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 452
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P4.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P4.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S4P4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S4P4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_ogq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_ogq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_ogq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ogq1" for hierarchy "Audio_Demo:audio1|S4P4:w24|altsyncram:altsyncram_component|altsyncram_ogq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S5P0" for hierarchy "Audio_Demo:audio1|S5P0:w25" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 459
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P0.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P0.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P0.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S5P0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_pgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_pgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_pgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_pgq1" for hierarchy "Audio_Demo:audio1|S5P0:w25|altsyncram:altsyncram_component|altsyncram_pgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S5P1" for hierarchy "Audio_Demo:audio1|S5P1:w26" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 466
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P1.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P1.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S5P1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_qgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_qgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_qgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_qgq1" for hierarchy "Audio_Demo:audio1|S5P1:w26|altsyncram:altsyncram_component|altsyncram_qgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S5P2" for hierarchy "Audio_Demo:audio1|S5P2:w27" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 473
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P2.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P2.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P2.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S5P2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_rgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_rgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_rgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_rgq1" for hierarchy "Audio_Demo:audio1|S5P2:w27|altsyncram:altsyncram_component|altsyncram_rgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S5P3" for hierarchy "Audio_Demo:audio1|S5P3:w28" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 480
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P3.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P3.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P3.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S5P3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_sgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_sgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_sgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_sgq1" for hierarchy "Audio_Demo:audio1|S5P3:w28|altsyncram:altsyncram_component|altsyncram_sgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "S5P4" for hierarchy "Audio_Demo:audio1|S5P4:w29" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 487
Info (12128): Elaborating entity "altsyncram" for hierarchy "Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P4.v Line: 85
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P4.v Line: 85
Info (12133): Instantiated megafunction "Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/recordingv/S5P4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Audio_Demo/recordingv/S5P4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "9000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_tgq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_tgq1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_tgq1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_tgq1" for hierarchy "Audio_Demo:audio1|S5P4:w29|altsyncram:altsyncram_component|altsyncram_tgq1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 593
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Warning (12125): Using design file db/scfifo_7ba1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: scfifo_7ba1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Warning (12125): Using design file db/a_dpfifo_q2a1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/scfifo_7ba1.tdf Line: 37
Warning (12125): Using design file db/altsyncram_n3i1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_n3i1 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/a_dpfifo_q2a1.tdf Line: 45
Warning (12125): Using design file db/cmpr_6l8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cmpr_6l8 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/a_dpfifo_q2a1.tdf Line: 55
Warning (12125): Using design file db/cntr_h2b.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cntr_h2b File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/a_dpfifo_q2a1.tdf Line: 56
Warning (12125): Using design file db/cntr_u27.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cntr_u27 File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/a_dpfifo_q2a1.tdf Line: 57
Warning (12125): Using design file db/cntr_i2b.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cntr_i2b File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Warning (12125): Using design file db/audio_clock_altpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Audio_Clock_altpll File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "Audio_Demo:audio1|avconf:avc" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/Audio_Demo.v Line: 600
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "Audio_Demo:audio1|avconf:avc|I2C_Controller:u0" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "note_to_hex" for hierarchy "note_to_hex:n0" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 234
Info (10264): Verilog HDL Case Statement information at stage2.v(1103): all case item expressions in this case statement are onehot File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1103
Info (10264): Verilog HDL Case Statement information at stage2.v(1127): all case item expressions in this case statement are onehot File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 1127
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:H0" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 240
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Audio_Demo:audio1|avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/Audio_Demo/avconf/avconf.v Line: 131
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "single_note:singlenotePic|altsyncram:altsyncram_component|altsyncram_lnp1:auto_generated|q_a[4]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_lnp1.tdf Line: 132
        Warning (14320): Synthesized away node "single_note:singlenotePic|altsyncram:altsyncram_component|altsyncram_lnp1:auto_generated|q_a[5]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_lnp1.tdf Line: 156
        Warning (14320): Synthesized away node "single_note:singlenotePic|altsyncram:altsyncram_component|altsyncram_lnp1:auto_generated|q_a[2]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_lnp1.tdf Line: 84
        Warning (14320): Synthesized away node "single_note:singlenotePic|altsyncram:altsyncram_component|altsyncram_lnp1:auto_generated|q_a[3]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_lnp1.tdf Line: 108
        Warning (14320): Synthesized away node "single_note:singlenotePic|altsyncram:altsyncram_component|altsyncram_lnp1:auto_generated|q_a[0]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_lnp1.tdf Line: 36
        Warning (14320): Synthesized away node "single_note:singlenotePic|altsyncram:altsyncram_component|altsyncram_lnp1:auto_generated|q_a[1]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altsyncram_lnp1.tdf Line: 60
Warning (12241): 35 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 26
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 26
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 26
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 26
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 26
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 27
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 27
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 27
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 33
Info (286030): Timing-Driven Synthesis is running
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/output_files/stage2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Audio_Demo:audio1|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "GPIO_0[0]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 25
    Warning (15610): No output dependent on input pin "GPIO_0[1]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 25
    Warning (15610): No output dependent on input pin "GPIO_0[2]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 25
    Warning (15610): No output dependent on input pin "GPIO_0[4]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 25
    Warning (15610): No output dependent on input pin "GPIO_0[6]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 25
    Warning (15610): No output dependent on input pin "GPIO_0[8]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 25
    Warning (15610): No output dependent on input pin "GPIO_0[10]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 25
    Warning (15610): No output dependent on input pin "GPIO_0[12]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 25
    Warning (15610): No output dependent on input pin "GPIO_0[14]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 25
    Warning (15610): No output dependent on input pin "GPIO_0[16]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 25
    Warning (15610): No output dependent on input pin "GPIO_0[18]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 25
    Warning (15610): No output dependent on input pin "GPIO_0[20]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 25
    Warning (15610): No output dependent on input pin "SW[2]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 23
    Warning (15610): No output dependent on input pin "SW[3]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 23
    Warning (15610): No output dependent on input pin "SW[4]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 23
    Warning (15610): No output dependent on input pin "SW[5]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 23
    Warning (15610): No output dependent on input pin "SW[6]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 23
    Warning (15610): No output dependent on input pin "KEY[1]" File: //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/stage2.v Line: 24
Info (21057): Implemented 2112 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 70 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1490 logic cells
    Info (21064): Implemented 508 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 506 warnings
    Info: Peak virtual memory: 861 megabytes
    Info: Processing ended: Thu Nov 22 15:49:43 2018
    Info: Elapsed time: 00:03:14
    Info: Total CPU time (on all processors): 00:01:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //SRVA/Homes$/hesiwei1/Desktop/ece241/final_1122/output_files/stage2.map.smsg.


