#--------------------------------------------------------------------------------
# Auto-generated by LiteX (b2f18757f) on 2025-05-30 10:05:22
#--------------------------------------------------------------------------------
csr_base,dma_upload,0x82000000,,
csr_base,pwm,0x82000800,,
csr_base,ctrl,0x82001000,,
csr_base,ethphy,0x82001800,,
csr_base,hyperram,0x82002000,,
csr_base,identifier_mem,0x82002800,,
csr_base,timer0,0x82003000,,
csr_base,uart,0x82003800,,
csr_register,dma_upload_dma_reader_base,0x82000000,2,rw
csr_register,dma_upload_dma_reader_length,0x82000008,1,rw
csr_register,dma_upload_dma_reader_enable,0x8200000c,1,rw
csr_register,dma_upload_dma_reader_done,0x82000010,1,ro
csr_register,dma_upload_dma_reader_loop,0x82000014,1,rw
csr_register,dma_upload_dma_reader_offset,0x82000018,1,ro
csr_register,dma_upload_udp_streamer_enable,0x8200001c,1,rw
csr_register,dma_upload_udp_streamer_ip_address,0x82000020,1,rw
csr_register,dma_upload_udp_streamer_udp_port,0x82000024,1,rw
csr_register,pwm_enable,0x82000800,1,rw
csr_register,pwm_width,0x82000804,1,rw
csr_register,pwm_period,0x82000808,1,rw
csr_register,ctrl_reset,0x82001000,1,rw
csr_register,ctrl_scratch,0x82001004,1,rw
csr_register,ctrl_bus_errors,0x82001008,1,ro
csr_register,ethphy_crg_reset,0x82001800,1,rw
csr_register,ethphy_mdio_w,0x82001804,1,rw
csr_register,ethphy_mdio_r,0x82001808,1,ro
csr_register,hyperram_config,0x82002000,1,rw
csr_register,hyperram_status,0x82002004,1,ro
csr_register,hyperram_reg_control,0x82002008,1,rw
csr_register,hyperram_reg_status,0x8200200c,1,ro
csr_register,hyperram_reg_wdata,0x82002010,1,rw
csr_register,hyperram_reg_rdata,0x82002014,1,ro
csr_register,timer0_load,0x82003000,1,rw
csr_register,timer0_reload,0x82003004,1,rw
csr_register,timer0_en,0x82003008,1,rw
csr_register,timer0_update_value,0x8200300c,1,rw
csr_register,timer0_value,0x82003010,1,ro
csr_register,timer0_ev_status,0x82003014,1,ro
csr_register,timer0_ev_pending,0x82003018,1,rw
csr_register,timer0_ev_enable,0x8200301c,1,rw
csr_register,uart_rxtx,0x82003800,1,rw
csr_register,uart_txfull,0x82003804,1,ro
csr_register,uart_rxempty,0x82003808,1,ro
csr_register,uart_ev_status,0x8200380c,1,ro
csr_register,uart_ev_pending,0x82003810,1,rw
csr_register,uart_ev_enable,0x82003814,1,rw
csr_register,uart_txempty,0x82003818,1,ro
csr_register,uart_rxfull,0x8200381c,1,ro
constant,config_platform_name,sbrio,,
constant,config_clock_frequency,33333000,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_type_femtorv,None,,
constant,config_cpu_variant_gracilis,None,,
constant,config_cpu_family,riscv,,
constant,config_cpu_name,femtorv,,
constant,config_cpu_human_name,femtorv-gracilis,,
constant,config_cpu_nop,nop,,
constant,config_identifier,litex cpu test soc 2025-05-30 10:05:21,,
constant,uart_polling,None,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,config_bus_bursting,0,,
memory_region,rom,0x00000000,32768,cached
memory_region,sram,0x01000000,8192,cached
memory_region,main_ram,0x40000000,8388608,cached
memory_region,dma_buffers,0x30000000,1048576,cached
memory_region,csr,0x82000000,65536,io
