empgc1	,	V_7
MXC_CCM_CLPCR	,	V_11
mx5_cpu_lp_set	,	F_1
empgc0	,	V_6
mxc_cpu_pwr_mode	,	V_1
STOP_POWER_OFF	,	V_21
MXC_SRPG_NEON_SRPGCR	,	V_29
MXC_CORTEXA8_PLAT_LPC_DSM	,	V_10
printk	,	F_4
tzic_enable_wake	,	F_3
mode	,	V_2
MXC_CCM_CLPCR_LPM_OFFSET	,	V_19
STOP_POWER_ON	,	V_26
WAIT_CLOCKED	,	V_17
u32	,	T_1
__raw_writel	,	F_5
MXC_CCM_CLPCR_LPM_MASK	,	V_12
WAIT_UNCLOCKED_POWER_OFF	,	V_20
arm_srpgcr	,	V_4
__raw_readl	,	F_2
WAIT_UNCLOCKED	,	V_18
IMX_CHIP_REVISION_1_0	,	V_28
MXC_CCM_CLPCR_SBYOS	,	V_24
KERN_WARNING	,	V_27
stop_mode	,	V_8
MXC_CCM_CLPCR_STBY_COUNT_OFFSET	,	V_25
MXC_CORTEXA8_PLAT_LPC_DBG_DSM	,	V_22
MXC_CCM_CLPCR_VSTBY	,	V_23
"UNKNOWN cpu power mode: %d\n"	,	L_1
MXC_SRPG_ARM_SRPGCR	,	V_13
ccm_clpcr	,	V_5
MXC_CORTEXA8_PLAT_LPC	,	V_9
mx50_revision	,	F_6
plat_lpc	,	V_3
MXC_SRPGCR_PCR	,	V_14
MXC_SRPG_EMPGC1_SRPGCR	,	V_16
MXC_SRPG_EMPGC0_SRPGCR	,	V_15
