`define DELAY 20
module mips_core_testbench ();