net_64_33_9_10_16_14
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,3,5
i j k1,4,5
i j k1,6,5
i j k1,8,5
i j k2,2,3
i j k2,2,5
i j k2,3,3
i j k2,3,5
i j k2,4,5
i j k2,6,5
i j k4,3,3
i j k4,3,5
i j k4,4,5
P1, P2, P3: 4,4,5
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 04:43:38 on Dec 03,2021
vlog net_64_33_9_10_16_14.sv tb_net_64_33_9_10_16_14.sv 
-- Compiling module layer1_64_33_16_4
-- Compiling module layer1_64_33_16_4_f_rom
-- Compiling module layer2_32_9_16_4
-- Compiling module layer2_32_9_16_4_f_rom
-- Compiling module layer3_24_10_16_5
-- Compiling module layer3_24_10_16_5_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_14
-- Compiling module tb_net_64_33_9_10_16_14
** Warning: tb_net_64_33_9_10_16_14.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_14
End time: 04:43:38 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_14 -do "run -all; quit" 
# Start time: 04:43:39 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_14
# Loading work.net_64_33_9_10_16_14
# Loading work.layer1_64_33_16_4
# Loading work.control
# Loading work.layer1_64_33_16_4_f_rom
# Loading work.layer2_32_9_16_4
# Loading work.layer2_32_9_16_4_f_rom
# Loading work.layer3_24_10_16_5
# Loading work.layer3_24_10_16_5_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#                65435 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_14.sv(90)
#    Time: 65435 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_14
# End time: 04:43:39 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,2,3
i j k1,2,5
i j k1,3,3
i j k1,3,5
i j k1,4,5
i j k1,6,5
i j k1,8,5
i j k2,2,3
i j k2,2,5
i j k2,3,3
i j k2,3,5
i j k2,4,5
i j k2,6,5
i j k4,3,3
i j k4,3,5
i j k4,4,5
P1, P2, P3: 4,4,5
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 14:47:58 on Dec 03,2021
vlog net_64_33_9_10_16_14.sv tb_net_64_33_9_10_16_14.sv 
-- Compiling module layer1_64_33_16_4
-- Compiling module layer1_64_33_16_4_f_rom
-- Compiling module layer2_32_9_16_4
-- Compiling module layer2_32_9_16_4_f_rom
-- Compiling module layer3_24_10_16_5
-- Compiling module layer3_24_10_16_5_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_14
-- Compiling module tb_net_64_33_9_10_16_14
** Warning: tb_net_64_33_9_10_16_14.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_14
End time: 14:47:58 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_14 -do "run -all; quit" 
# Start time: 14:47:58 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_14
# Loading work.net_64_33_9_10_16_14
# Loading work.layer1_64_33_16_4
# Loading work.control
# Loading work.layer1_64_33_16_4_f_rom
# Loading work.layer2_32_9_16_4
# Loading work.layer2_32_9_16_4_f_rom
# Loading work.layer3_24_10_16_5
# Loading work.layer3_24_10_16_5_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#                65435 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_14.sv(90)
#    Time: 65435 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_14
# End time: 14:47:59 on Dec 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
net_64_33_9_10_16_14

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.9
0.9
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_14
net_64_33_9_10_16_14
set SRC_FILE net_64_33_9_10_16_14.sv
net_64_33_9_10_16_14.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_14.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_14.sv
Compiling source file ./net_64_33_9_10_16_14.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_14'.
Information: Building the design 'layer1_64_33_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_4 line 120 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| layer1_64_33_16_4/118 |   4    |   16    |      2       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_4 line 319 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_4/317 |   4    |   16    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64,33,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:165: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:175: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:182: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:184: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:191: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_4_f_rom line 161 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32,9,6". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:362: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:364: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_4_f_rom line 360 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,6". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE6 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:537: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:542: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:544: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:545: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 56 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 44 of 49 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_14'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_14'. (DDB-72)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_14'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:47  111969.0      1.29    4067.1    4678.4                           2535915.7500
    0:01:47  111960.2      1.25    4065.1    4628.3                           2535456.2500
    0:01:47  111960.2      1.25    4065.1    4628.3                           2535456.2500
    0:01:47  111929.6      1.17    4062.6    4506.5                           2534061.2500
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_14_DP_OP_3877J1_138_9520_1'
    0:02:21   97720.7      0.63    3212.1     482.4                           2031938.8750



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:21   97720.7      0.63    3212.1     482.4                           2031938.8750
    0:02:21   97720.7      0.63    3212.1     482.4                           2031938.8750
    0:02:24   97637.2      0.63    3216.2     480.9                           2023836.3750
    0:02:24   97637.2      0.63    3216.2     480.9                           2023836.3750
    0:02:47   97879.8      0.60    3212.0     504.4                           2031597.1250
    0:02:47   97879.8      0.60    3212.0     504.4                           2031597.1250
    0:02:47   97879.8      0.60    3212.0     504.4                           2031597.1250
    0:02:47   97879.8      0.60    3212.0     504.4                           2031597.1250
    0:03:08   97880.3      0.60    3212.0     504.4                           2031618.3750
    0:03:08   97880.3      0.60    3212.0     504.4                           2031618.3750
    0:03:22   98597.2      0.49    2968.2     485.4                           2057267.5000
    0:03:22   98597.2      0.49    2968.2     485.4                           2057267.5000
    0:03:23   98595.8      0.49    2968.2     485.4                           2057273.0000

  Beginning Delay Optimization
  ----------------------------
    0:03:24   98619.5      0.49    2967.9     508.9                           2058819.6250
    0:03:26   98684.7      0.48    2947.1     508.9                           2061244.2500
    0:03:26   98684.7      0.48    2947.1     508.9                           2061244.2500
    0:03:26   98684.7      0.48    2947.1     508.9                           2061244.2500
    0:03:26   98690.3      0.47    2947.3     508.9                           2061625.7500
    0:03:27   98699.8      0.47    2947.2     508.9                           2061942.3750
    0:03:27   98699.8      0.47    2947.2     508.9                           2061942.3750
    0:03:28   98700.6      0.47    2947.2     508.9                           2061965.7500
    0:03:28   98719.8      0.47    2947.4     532.4                           2063195.5000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:28   98719.8      0.47    2947.4     532.4                           2063195.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:03:32   98695.8      0.46    2530.0      67.2 genLayer1/genblk1[1].mac/mult_in_reg[2]/D 2062267.7500
    0:03:33   98702.0      0.46    2529.1      67.2                           2062241.3750
    0:03:34   98726.7      0.46    2529.0      67.2                           2063066.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:34   98726.7      0.46    2529.0      67.2                           2063066.7500
    0:03:35   98587.3      0.46    2523.8      74.2                           2059238.7500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:51   98442.6      0.46    2523.1      74.2                           2055960.2500
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
    0:04:08   97724.1      0.38    2211.0       0.0 genLayer1/genblk1[3].mac/mult_in_reg[7]/D 2030557.3750
    0:04:08   97754.7      0.38    2193.1       0.0                           2031484.3750
    0:04:10   97776.0      0.38    2174.3       0.0                           2032200.7500
    0:04:10   97776.0      0.38    2174.3       0.0                           2032200.7500
    0:04:12   97772.8      0.38    2190.7       0.0                           2031989.7500
    0:04:12   97772.8      0.38    2190.7       0.0                           2031989.7500
    0:04:12   97772.8      0.38    2190.7       0.0                           2031989.7500
    0:04:12   97772.8      0.38    2190.7       0.0                           2031989.7500
    0:04:12   97772.8      0.38    2190.7       0.0                           2031989.7500
    0:04:12   97772.8      0.38    2190.7       0.0                           2031989.7500
    0:04:13   97772.8      0.38    2190.7       0.0                           2031989.7500
    0:04:13   97772.8      0.38    2190.7       0.0                           2031989.7500
    0:04:16   97946.0      0.37    1816.7       1.2                           2038152.1250
    0:04:16   97946.0      0.37    1816.7       1.2                           2038152.1250
    0:04:17   97946.0      0.37    1816.7       1.2                           2038152.1250
    0:04:17   97946.0      0.37    1816.7       1.2                           2038152.1250
    0:04:17   97946.0      0.37    1816.7       1.2                           2038152.1250
    0:04:17   97946.0      0.37    1816.7       1.2                           2038152.1250
    0:04:18   97946.0      0.37    1816.7       1.2                           2038152.1250
    0:04:18   97946.0      0.37    1816.7       1.2                           2038152.1250
    0:04:18   97946.0      0.37    1816.7       1.2                           2038152.1250
    0:04:18   97946.0      0.37    1816.7       1.2                           2038152.1250
    0:04:19   97946.0      0.37    1816.7       1.2                           2038152.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:22   97946.0      0.37    1816.7       1.2                           2038152.1250
    0:04:26   97195.9      0.38    2212.2       0.0                           2006988.6250
    0:04:26   97224.1      0.37    2211.6       0.0                           2008284.7500
    0:04:26   97224.1      0.37    2211.6       0.0                           2008284.7500
    0:04:29   97280.5      0.37    2130.7       0.0                           2011424.3750
    0:04:30   97214.5      0.37    2125.9       0.0                           2009461.6250
    0:04:32   97202.8      0.37    2125.2       0.0                           2008924.5000
    0:04:32   97199.6      0.37    2125.2       0.0                           2008797.5000
    0:04:42   97599.7      0.36    2080.4       0.0                           2023410.0000
    0:04:42   97599.7      0.36    2080.4       0.0                           2023410.0000
    0:04:46   97599.7      0.36    2080.4       0.0                           2023410.0000
    0:04:46   97599.7      0.36    2080.4       0.0                           2023410.0000
    0:04:50   97599.7      0.36    2080.4       0.0                           2023410.0000
    0:04:50   97599.7      0.36    2080.4       0.0                           2023410.0000
    0:04:54   97599.7      0.36    2080.4       0.0                           2023410.0000
    0:05:03   97609.5      0.36    2049.2       0.0                           2023972.8750
    0:05:21   97611.9      0.36    2047.0       0.0                           2024053.5000
    0:05:23   97428.9      0.36    2031.2       0.0                           2016072.8750
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[2].mem_x/clk': 10244 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 14:53:28 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         41175
Number of cells:                        35270
Number of combinational cells:          29182
Number of sequential cells:              6084
Number of macros/black boxes:               0
Number of buf/inv:                       3530
Number of references:                      64

Combinational area:              51022.524615
Buf/Inv area:                     4721.766024
Noncombinational area:           46406.358329
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 97428.882944
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 14:53:30 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_14   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  71.6496 mW   (99%)
  Net Switching Power  = 591.6031 uW    (1%)
                         ---------
Total Dynamic Power    =  72.2412 mW  (100%)

Cell Leakage Power     =   2.0087 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.1387e+04           61.0987        8.0248e+05        7.2251e+04  (  97.31%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    263.3973          530.5054        1.2062e+06        2.0001e+03  (   2.69%)
--------------------------------------------------------------------------------------------------
Total          7.1650e+04 uW       591.6041 uW     2.0087e+06 nW     7.4252e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 14:53:30 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[4].mac/b_in_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[4].mac/mult_in_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_14
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[4].mac/b_in_reg[11]/CK (DFF_X1)       0.00 #     0.00 r
  genLayer3/genblk1[4].mac/b_in_reg[11]/Q (DFF_X1)        0.09       0.09 r
  U20124/ZN (XNOR2_X1)                                    0.06       0.15 r
  U19750/ZN (INV_X1)                                      0.03       0.18 f
  U20284/ZN (INV_X1)                                      0.03       0.22 r
  U20075/ZN (NAND2_X2)                                    0.07       0.29 f
  U23357/ZN (OAI22_X1)                                    0.07       0.36 r
  U23397/S (FA_X1)                                        0.13       0.49 f
  U18632/ZN (XNOR2_X1)                                    0.06       0.56 f
  U23453/ZN (XNOR2_X1)                                    0.06       0.62 f
  U23535/CO (FA_X1)                                       0.10       0.72 f
  U19364/ZN (INV_X1)                                      0.05       0.77 r
  U23454/ZN (NAND2_X1)                                    0.04       0.80 f
  U23473/ZN (OAI21_X1)                                    0.05       0.86 r
  U23485/ZN (NOR2_X1)                                     0.03       0.89 f
  U23494/ZN (NOR2_X1)                                     0.03       0.92 r
  U19855/ZN (AND2_X1)                                     0.04       0.96 r
  U19854/ZN (NOR2_X1)                                     0.02       0.98 f
  U23687/ZN (OAI211_X1)                                   0.04       1.02 r
  U23693/ZN (NAND2_X1)                                    0.03       1.05 f
  U19869/ZN (NAND2_X1)                                    0.04       1.10 r
  U23707/ZN (NAND2_X1)                                    0.05       1.15 f
  U39196/ZN (NAND3_X1)                                    0.04       1.18 r
  U39197/ZN (NAND2_X1)                                    0.02       1.21 f
  genLayer3/genblk1[4].mac/mult_in_reg[13]/D (DFF_X1)     0.01       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  genLayer3/genblk1[4].mac/mult_in_reg[13]/CK (DFF_X1)
                                                          0.00       0.90 r
  library setup time                                     -0.04       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.95
0.95
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_14
net_64_33_9_10_16_14
set SRC_FILE net_64_33_9_10_16_14.sv
net_64_33_9_10_16_14.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_14.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_14.sv
Compiling source file ./net_64_33_9_10_16_14.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_14'.
Information: Building the design 'layer1_64_33_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_4 line 120 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| layer1_64_33_16_4/118 |   4    |   16    |      2       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_4 line 319 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_4/317 |   4    |   16    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64,33,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:165: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:175: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:182: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:184: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:191: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_4_f_rom line 161 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32,9,6". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:362: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:364: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_4_f_rom line 360 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,6". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE6 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:537: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:542: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:544: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:545: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 56 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 44 of 49 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_14'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_14'. (DDB-72)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_14'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:44  115562.6      1.28    3817.4    5724.5                           2671352.0000
    0:01:44  115561.6      1.28    3817.0    5724.5                           2671323.5000
    0:01:44  115561.6      1.28    3817.0    5724.5                           2671323.5000
    0:01:44  115560.8      1.28    3817.0    5724.5                           2671300.7500
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_14_DP_OP_3866J1_127_9520_1'
    0:02:35   98073.7      0.54    2535.4     600.0                           2042767.5000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:35   98073.7      0.54    2535.4     600.0                           2042767.5000
    0:02:36   98073.7      0.54    2535.4     600.0                           2042767.5000
    0:02:38   97972.6      0.54    2542.7     587.7                           2033250.8750
    0:02:38   97972.6      0.54    2542.7     587.7                           2033250.8750
    0:02:50   98437.8      0.49    2477.6     587.7                           2048616.8750
    0:02:50   98437.8      0.49    2477.6     587.7                           2048616.8750
    0:02:50   98437.8      0.49    2477.6     587.7                           2048616.8750
    0:02:50   98437.8      0.49    2477.6     587.7                           2048616.8750
    0:02:50   98437.8      0.49    2477.6     587.7                           2048616.8750
    0:02:50   98437.8      0.49    2477.6     587.7                           2048616.8750
    0:02:59   98893.7      0.43    2342.0     587.7                           2065411.6250
    0:02:59   98893.7      0.43    2342.0     587.7                           2065411.6250
    0:02:59   98893.7      0.43    2342.0     587.7                           2065411.6250

  Beginning Delay Optimization
  ----------------------------
    0:03:00   98910.5      0.44    2341.9     611.2                           2066403.7500
    0:03:02   98997.0      0.42    2338.7     583.7                           2069616.5000
    0:03:02   98997.0      0.42    2338.7     583.7                           2069616.5000
    0:03:03   98997.0      0.42    2338.7     583.7                           2069616.5000
    0:03:03   99004.4      0.42    2338.7     583.7                           2070142.0000
    0:03:03   99007.9      0.42    2338.7     583.7                           2070254.0000
    0:03:03   99007.9      0.42    2338.7     583.7                           2070254.0000
    0:03:06   99021.4      0.42    2338.6     583.7                           2070755.0000
    0:03:06   99013.4      0.42    2338.4     583.7                           2070215.1250


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:06   99013.4      0.42    2338.4     583.7                           2070215.1250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:03:09   99036.9      0.41    2066.4      78.7 genLayer1/genblk1[0].mac/mult_in_reg[12]/D 2071363.2500
    0:03:10   99045.9      0.40    2065.1      78.7                           2071719.7500
    0:03:11   99072.5      0.40    2029.5      78.7                           2072613.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:11   99072.5      0.40    2029.5      78.7                           2072613.2500
    0:03:13   99073.3      0.40    2029.7      85.6                           2072529.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:27   98941.6      0.40    2029.0      85.6                           2069522.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:03:36   97792.8      0.36    1870.0       0.0 genLayer2/genblk1[2].mac/mult_in_reg[7]/D 2031442.3750
    0:03:37   97848.4      0.35    1778.5       0.0 genLayer3/genblk1[0].mac/mult_in_reg[14]/D 2033074.7500
    0:03:38   97910.9      0.34    1776.5       0.0                           2034982.6250
    0:03:41   97997.3      0.34    1776.0       0.0                           2037881.1250
    0:03:41   97997.3      0.34    1776.0       0.0                           2037881.1250
    0:03:44   97997.9      0.34    1779.1       0.0                           2037748.2500
    0:03:44   97997.9      0.34    1779.1       0.0                           2037748.2500
    0:03:44   97997.9      0.34    1779.1       0.0                           2037748.2500
    0:03:45   97997.9      0.34    1779.1       0.0                           2037748.2500
    0:03:45   97997.9      0.34    1779.1       0.0                           2037748.2500
    0:03:45   97997.9      0.34    1779.1       0.0                           2037748.2500
    0:03:45   97997.9      0.34    1779.1       0.0                           2037748.2500
    0:03:45   97997.9      0.34    1779.1       0.0                           2037748.2500
    0:03:48   98164.1      0.33    1738.4       0.0                           2043874.5000
    0:03:48   98164.1      0.33    1738.4       0.0                           2043874.5000
    0:03:48   98164.9      0.33    1738.4       0.0                           2043892.6250
    0:03:48   98164.9      0.33    1738.4       0.0                           2043892.6250
    0:03:49   98164.9      0.33    1738.4       0.0                           2043892.6250
    0:03:49   98164.9      0.33    1738.4       0.0                           2043892.6250
    0:03:49   98164.9      0.33    1738.4       0.0                           2043892.6250
    0:03:49   98164.9      0.33    1738.4       0.0                           2043892.6250
    0:03:49   98164.9      0.33    1738.4       0.0                           2043892.6250
    0:03:49   98164.9      0.33    1738.4       0.0                           2043892.6250
    0:03:50   98164.9      0.33    1738.4       0.0                           2043892.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:52   98164.9      0.33    1738.4       0.0                           2043892.6250
    0:03:56   97469.8      0.34    1998.7       0.0                           2014449.7500
    0:03:57   97483.1      0.33    1998.2       0.0                           2015019.6250
    0:03:57   97483.1      0.33    1998.2       0.0                           2015019.6250
    0:03:59   97531.6      0.33    1930.9       0.0                           2017733.1250
    0:04:01   97472.0      0.33    1929.2       0.0                           2016148.0000
    0:04:03   97455.7      0.33    1927.4       0.0                           2015543.2500
    0:04:03   97453.1      0.33    1927.4       0.0                           2015429.1250
    0:04:07   97680.0      0.32    1847.4       1.2                           2024090.2500
    0:04:07   97680.0      0.32    1847.4       1.2                           2024090.2500
    0:04:08   97680.0      0.32    1847.4       1.2                           2024090.2500
    0:04:08   97680.0      0.32    1847.4       1.2                           2024090.2500
    0:04:08   97680.0      0.32    1847.4       1.2                           2024090.2500
    0:04:08   97680.0      0.32    1847.4       1.2                           2024090.2500
    0:04:08   97680.0      0.32    1847.4       1.2                           2024090.2500
    0:04:24   97681.6      0.32    1781.9       1.2                           2024232.5000
    0:04:45   97685.0      0.32    1773.2       1.2                           2024385.3750
    0:05:22   97684.0      0.32    1768.6       1.2                           2024347.2500
    0:05:41   97683.4      0.32    1768.6       1.2                           2024311.2500
    0:05:43   97570.4      0.32    1767.7       1.2                           2019449.0000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[2].mem_x/clk': 10244 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 14:59:26 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         41650
Number of cells:                        35680
Number of combinational cells:          29592
Number of sequential cells:              6084
Number of macros/black boxes:               0
Number of buf/inv:                       3968
Number of references:                      67

Combinational area:              51181.858614
Buf/Inv area:                     4997.608023
Noncombinational area:           46388.536328
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 97570.394941
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 14:59:27 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_14   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  68.2776 mW   (99%)
  Net Switching Power  = 567.6091 uW    (1%)
                         ---------
Total Dynamic Power    =  68.8452 mW  (100%)

Cell Leakage Power     =   2.0145 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       6.8024e+04           57.5299        8.0043e+05        6.8882e+04  (  97.21%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    252.8975          510.0839        1.2141e+06        1.9770e+03  (   2.79%)
--------------------------------------------------------------------------------------------------
Total          6.8277e+04 uW       567.6138 uW     2.0145e+06 nW     7.0859e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 14:59:27 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[4].mac/b_in_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[4].mac/mult_in_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_14
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[4].mac/b_in_reg[13]/CK (DFF_X1)       0.00 #     0.00 r
  genLayer3/genblk1[4].mac/b_in_reg[13]/Q (DFF_X1)        0.11       0.11 r
  U19547/Z (BUF_X2)                                       0.10       0.20 r
  U24173/ZN (XNOR2_X1)                                    0.09       0.29 r
  U24174/ZN (OAI22_X1)                                    0.05       0.34 f
  U19322/ZN (AND2_X1)                                     0.04       0.38 f
  U24187/CO (FA_X1)                                       0.10       0.48 f
  U19615/ZN (OAI21_X1)                                    0.05       0.53 r
  U19614/ZN (NAND2_X1)                                    0.03       0.56 f
  U24244/S (FA_X1)                                        0.14       0.71 r
  U24278/S (FA_X1)                                        0.12       0.82 f
  U18462/ZN (OR2_X2)                                      0.06       0.89 f
  U24442/ZN (AOI21_X1)                                    0.04       0.93 r
  U24444/ZN (OAI21_X1)                                    0.03       0.96 f
  U24445/ZN (INV_X1)                                      0.03       0.99 r
  U19676/ZN (AOI21_X1)                                    0.03       1.02 f
  U19675/ZN (OAI21_X1)                                    0.05       1.07 r
  U24981/ZN (NAND2_X1)                                    0.04       1.11 f
  U37461/ZN (NAND2_X2)                                    0.06       1.17 r
  U40329/ZN (OAI21_X1)                                    0.04       1.22 f
  genLayer3/genblk1[4].mac/mult_in_reg[5]/D (DFF_X1)      0.01       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.95       0.95
  clock network delay (ideal)                             0.00       0.95
  genLayer3/genblk1[4].mac/mult_in_reg[5]/CK (DFF_X1)     0.00       0.95 r
  library setup time                                     -0.04       0.91
  data required time                                                 0.91
  --------------------------------------------------------------------------
  data required time                                                 0.91
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1
1
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_14
net_64_33_9_10_16_14
set SRC_FILE net_64_33_9_10_16_14.sv
net_64_33_9_10_16_14.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_14.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_14.sv
Compiling source file ./net_64_33_9_10_16_14.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_14'.
Information: Building the design 'layer1_64_33_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_4 line 120 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| layer1_64_33_16_4/118 |   4    |   16    |      2       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_4 line 319 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_4/317 |   4    |   16    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64,33,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:165: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:175: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:182: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:184: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:191: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_4_f_rom line 161 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32,9,6". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:362: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:364: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_4_f_rom line 360 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,6". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE6 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:537: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:542: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:544: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:545: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 56 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 44 of 49 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_14'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_14'. (DDB-72)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_14'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:45  111596.6      1.15    3241.2    4513.1                           2525503.2500
    0:01:45  111587.8      1.06    3239.2    4462.9                           2525044.0000
    0:01:45  111587.8      1.06    3239.2    4462.9                           2525044.0000
    0:01:45  111563.3      1.05    3238.4    4382.6                           2524020.5000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_14_DP_OP_3869J1_130_9520_1'
    0:02:23   97727.1      0.52    2206.2     452.5                           2035198.0000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:23   97727.1      0.52    2206.2     452.5                           2035198.0000
    0:02:24   97727.1      0.52    2206.2     452.5                           2035198.0000
    0:02:26   97617.7      0.52    2200.7     440.2                           2025710.8750
    0:02:26   97617.7      0.52    2200.7     440.2                           2025710.8750
    0:02:32   97865.1      0.50    2195.9     440.2                           2033722.7500
    0:02:32   97865.1      0.50    2195.9     440.2                           2033722.7500
    0:02:32   97865.1      0.50    2195.9     440.2                           2033722.7500
    0:02:32   97865.1      0.50    2195.9     440.2                           2033722.7500
    0:02:33   97865.1      0.50    2195.9     440.2                           2033722.7500
    0:02:33   97865.1      0.50    2195.9     440.2                           2033722.7500
    0:02:48   98552.2      0.40    1939.7     430.7                           2057438.1250
    0:02:48   98552.2      0.40    1939.7     430.7                           2057438.1250
    0:02:51   98603.0      0.40    1939.4     430.7                           2058973.2500

  Beginning Delay Optimization
  ----------------------------
    0:02:51   98589.2      0.40    1939.2     430.7                           2058318.7500
    0:02:52   98589.7      0.40    1939.1     430.7                           2058333.1250
    0:02:52   98589.7      0.40    1939.1     430.7                           2058333.1250
    0:02:52   98589.7      0.40    1939.1     430.7                           2058333.1250
    0:02:52   98589.7      0.40    1939.1     430.7                           2058333.1250
    0:02:52   98589.7      0.40    1939.1     430.7                           2058333.1250
    0:02:52   98589.7      0.40    1939.1     430.7                           2058333.1250
    0:02:53   98589.7      0.40    1939.1     430.7                           2058333.1250


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:53   98589.7      0.40    1939.1     430.7                           2058333.1250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:57   98488.9      0.39    1692.3      78.2 genLayer2/genblk1[3].mac/mult_in_reg[13]/D 2056016.7500
    0:02:57   98499.3      0.38    1689.5      78.2                           2056350.0000
    0:02:58   98503.0      0.38    1689.1      78.2                           2056459.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:58   98503.0      0.38    1689.1      78.2                           2056459.1250
    0:02:59   98498.7      0.38    1689.3      85.2                           2056228.8750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:14   98338.9      0.38    1688.6      85.2                           2052587.6250
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
  Global Optimization (Phase 74)
  Global Optimization (Phase 75)
  Global Optimization (Phase 76)
  Global Optimization (Phase 77)
  Global Optimization (Phase 78)
  Global Optimization (Phase 79)
  Global Optimization (Phase 80)
  Global Optimization (Phase 81)
  Global Optimization (Phase 82)
  Global Optimization (Phase 83)
  Global Optimization (Phase 84)
  Global Optimization (Phase 85)
  Global Optimization (Phase 86)
  Global Optimization (Phase 87)
  Global Optimization (Phase 88)
  Global Optimization (Phase 89)
  Global Optimization (Phase 90)
  Global Optimization (Phase 91)
  Global Optimization (Phase 92)
  Global Optimization (Phase 93)
  Global Optimization (Phase 94)
  Global Optimization (Phase 95)
  Global Optimization (Phase 96)
  Global Optimization (Phase 97)
    0:03:58   98454.0      0.23    1195.2       0.0                           2052989.8750
    0:04:01   98491.8      0.23    1175.1       0.0                           2054308.1250
    0:04:01   98491.8      0.23    1175.1       0.0                           2054308.1250
    0:04:04   98481.7      0.23    1174.2       0.0                           2053726.5000
    0:04:04   98481.7      0.23    1174.2       0.0                           2053726.5000
    0:04:05   98481.7      0.23    1174.2       0.0                           2053726.5000
    0:04:05   98481.7      0.23    1174.2       0.0                           2053726.5000
    0:04:05   98481.2      0.23    1174.2       0.0                           2053690.5000
    0:04:05   98481.2      0.23    1174.2       0.0                           2053690.5000
    0:04:05   98481.2      0.23    1174.2       0.0                           2053690.5000
    0:04:05   98481.2      0.23    1174.2       0.0                           2053690.5000
    0:04:06   98488.6      0.23    1174.1       0.0                           2053970.1250
    0:04:06   98488.6      0.23    1174.1       0.0                           2053970.1250
    0:04:06   98488.6      0.23    1174.1       0.0                           2053970.1250
    0:04:06   98488.6      0.23    1174.1       0.0                           2053970.1250
    0:04:06   98488.6      0.23    1174.1       0.0                           2053970.1250
    0:04:06   98488.6      0.23    1174.1       0.0                           2053970.1250
    0:04:07   98488.6      0.23    1174.1       0.0                           2053970.1250
    0:04:07   98488.6      0.23    1174.1       0.0                           2053970.1250
    0:04:07   98488.6      0.23    1174.1       0.0                           2053970.1250
    0:04:07   98488.6      0.23    1174.1       0.0                           2053970.1250
    0:04:07   98488.6      0.23    1174.1       0.0                           2053970.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:10   98488.6      0.23    1174.1       0.0                           2053970.1250
    0:04:14   97714.6      0.23    1282.1       0.0                           2021323.3750
    0:04:14   97731.6      0.23    1281.5       0.0                           2022235.5000
    0:04:14   97731.6      0.23    1281.5       0.0                           2022235.5000
    0:04:17   97785.3      0.23    1245.6       0.0                           2025126.0000
    0:04:18   97710.3      0.23    1231.7       0.0                           2023209.2500
    0:04:20   97705.8      0.23    1231.7       0.0                           2023076.2500
    0:04:21   97698.6      0.23    1228.3       0.0                           2022678.5000
    0:04:23   97757.4      0.23    1227.5       0.0                           2025266.5000
    0:04:30   97785.9      0.23    1188.0       0.0                           2026652.7500
    0:04:37   97788.2      0.23    1185.8       0.0                           2026765.7500
    0:04:39   97747.6      0.23    1185.3       0.0                           2024763.6250
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[2].mem_x/clk': 10244 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:04:18 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         41648
Number of cells:                        35704
Number of combinational cells:          29616
Number of sequential cells:              6084
Number of macros/black boxes:               0
Number of buf/inv:                       3904
Number of references:                      62

Combinational area:              51341.458615
Buf/Inv area:                     4981.382024
Noncombinational area:           46406.092330
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 97747.550944
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:04:19 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_14   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  64.5567 mW   (99%)
  Net Switching Power  = 537.2184 uW    (1%)
                         ---------
Total Dynamic Power    =  65.0939 mW  (100%)

Cell Leakage Power     =   2.0207 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       6.4318e+04           55.1643        8.0172e+05        6.5175e+04  (  97.11%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    237.5945          482.0557        1.2189e+06        1.9386e+03  (   2.89%)
--------------------------------------------------------------------------------------------------
Total          6.4556e+04 uW       537.2200 uW     2.0207e+06 nW     6.7114e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:04:19 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[1].mac/b_in_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[1].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_14
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[1].mac/b_in_reg[11]/CK (DFF_X1)       0.00 #     0.00 r
  genLayer2/genblk1[1].mac/b_in_reg[11]/Q (DFF_X1)        0.10       0.10 r
  U18632/Z (BUF_X1)                                       0.06       0.16 r
  U21997/ZN (XNOR2_X1)                                    0.08       0.24 r
  U22141/ZN (OAI22_X1)                                    0.05       0.28 f
  U22171/CO (FA_X1)                                       0.09       0.38 f
  U22363/CO (FA_X1)                                       0.09       0.47 f
  U20661/Z (BUF_X1)                                       0.04       0.51 f
  U22364/ZN (OAI21_X1)                                    0.05       0.56 r
  U22366/ZN (NAND2_X1)                                    0.03       0.59 f
  U22391/S (FA_X1)                                        0.14       0.73 f
  U22593/ZN (XNOR2_X1)                                    0.07       0.80 f
  U21401/ZN (NOR2_X1)                                     0.04       0.84 r
  U19351/ZN (OAI21_X1)                                    0.03       0.87 f
  U22606/ZN (NAND2_X1)                                    0.03       0.90 r
  U22611/ZN (NAND2_X1)                                    0.02       0.92 f
  U22612/ZN (NAND2_X1)                                    0.03       0.95 r
  U26183/ZN (OAI211_X1)                                   0.05       1.00 f
  U19400/ZN (AOI21_X2)                                    0.07       1.06 r
  U19687/ZN (AND2_X2)                                     0.06       1.13 r
  U26180/ZN (NAND2_X1)                                    0.03       1.16 f
  U26185/ZN (NAND2_X1)                                    0.02       1.18 r
  genLayer2/genblk1[1].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genLayer2/genblk1[1].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       1.00 r
  library setup time                                     -0.03       0.97
  data required time                                                 0.97
  --------------------------------------------------------------------------
  data required time                                                 0.97
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.05
1.05
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_14
net_64_33_9_10_16_14
set SRC_FILE net_64_33_9_10_16_14.sv
net_64_33_9_10_16_14.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_14.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_14.sv
Compiling source file ./net_64_33_9_10_16_14.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_14'.
Information: Building the design 'layer1_64_33_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_4 line 120 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| layer1_64_33_16_4/118 |   4    |   16    |      2       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_4 line 319 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_4/317 |   4    |   16    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64,33,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:165: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:175: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:182: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:184: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:191: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_4_f_rom line 161 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32,9,6". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:362: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:364: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_4_f_rom line 360 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,6". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE6 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:537: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:542: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:544: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:545: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 56 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 44 of 49 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_14'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_14'. (DDB-72)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_14'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:47  109945.2      1.05    2768.5    4151.7                           2469035.2500
    0:01:47  109944.7      1.05    2768.4    4151.7                           2469021.0000
    0:01:47  109944.7      1.05    2768.4    4151.7                           2469021.0000
    0:01:47  109928.2      1.03    2767.9    4058.7                           2468131.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_14_DP_OP_3868J1_129_9520_1'
    0:02:23   97698.1      0.49    1648.6     418.4                           2032504.7500



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:23   97698.1      0.49    1648.6     418.4                           2032504.7500
    0:02:23   97698.1      0.49    1648.6     418.4                           2032504.7500
    0:02:26   97589.0      0.49    1654.4     404.6                           2022833.5000
    0:02:26   97589.0      0.49    1654.4     404.6                           2022833.5000
    0:02:32   97798.9      0.45    1647.6     404.6                           2029463.3750
    0:02:32   97798.9      0.45    1647.6     404.6                           2029463.3750
    0:02:32   97801.0      0.45    1647.2     404.6                           2029542.3750
    0:02:32   97801.0      0.45    1647.2     404.6                           2029542.3750
    0:02:37   97950.0      0.44    1644.4     404.6                           2034468.2500
    0:02:37   97950.0      0.44    1644.4     404.6                           2034468.2500
    0:02:47   98567.6      0.36    1629.5     404.6                           2056453.6250
    0:02:47   98567.6      0.36    1629.5     404.6                           2056453.6250
    0:02:47   98567.6      0.36    1629.5     404.6                           2056453.6250

  Beginning Delay Optimization
  ----------------------------
    0:02:48   98530.9      0.36    1626.4     404.6                           2056329.0000
    0:02:50   98599.0      0.35    1520.0     404.6                           2058632.1250
    0:02:50   98599.0      0.35    1520.0     404.6                           2058632.1250
    0:02:51   98633.6      0.35    1519.9     404.6                           2059865.3750
    0:02:52   98633.6      0.35    1519.9     404.6                           2059865.3750
    0:02:52   98645.0      0.35    1519.7     404.6                           2060257.6250
    0:02:52   98645.0      0.35    1519.7     404.6                           2060257.6250
    0:02:52   98645.0      0.35    1519.7     404.6                           2060257.6250


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:52   98645.0      0.35    1519.7     404.6                           2060257.6250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:56   98528.8      0.34    1331.9      62.1 genLayer3/genblk1[0].mac/mult_in_reg[13]/D 2057796.6250
    0:02:56   98541.8      0.33    1329.1      62.1                           2058045.3750
    0:02:59   98566.3      0.33    1328.7      62.1                           2058903.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:59   98566.3      0.33    1328.7      62.1                           2058903.7500
    0:03:00   98565.0      0.33    1328.9      69.1                           2058767.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:16   98363.6      0.33    1327.3      69.1                           2054116.1250
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
    0:03:35   97644.1      0.22    1157.3       0.0 genLayer3/genblk1[4].mac/mult_in_reg[11]/D 2029071.8750
    0:03:36   97674.9      0.21    1142.6       0.0 genLayer1/genblk1[2].mac/mult_in_reg[13]/D 2029999.6250
    0:03:36   97685.3      0.21    1143.5       0.0                           2030426.1250
    0:03:37   97701.5      0.21    1123.9       0.0                           2030923.5000
    0:03:37   97701.5      0.21    1123.9       0.0                           2030923.5000
    0:03:39   97697.5      0.21    1122.0       0.0                           2030779.2500
    0:03:39   97697.5      0.21    1122.0       0.0                           2030779.2500
    0:03:40   97697.5      0.21    1122.0       0.0                           2030779.2500
    0:03:40   97697.5      0.21    1122.0       0.0                           2030779.2500
    0:03:40   97697.5      0.21    1122.0       0.0                           2030779.2500
    0:03:40   97697.5      0.21    1122.0       0.0                           2030779.2500
    0:03:40   97697.5      0.21    1122.0       0.0                           2030779.2500
    0:03:40   97697.5      0.21    1122.0       0.0                           2030779.2500
    0:03:45   97924.2      0.21     871.3       0.0                           2038548.3750
    0:03:45   97924.2      0.21     871.3       0.0                           2038548.3750
    0:03:45   97924.2      0.21     871.3       0.0                           2038548.3750
    0:03:45   97924.2      0.21     871.3       0.0                           2038548.3750
    0:03:45   97924.2      0.21     871.3       0.0                           2038548.3750
    0:03:45   97924.2      0.21     871.3       0.0                           2038548.3750
    0:03:46   97924.2      0.21     871.3       0.0                           2038548.3750
    0:03:46   97924.2      0.21     871.3       0.0                           2038548.3750
    0:03:46   97924.2      0.21     871.3       0.0                           2038548.3750
    0:03:46   97924.2      0.21     871.3       0.0                           2038548.3750
    0:03:47   97924.2      0.21     871.3       0.0                           2038548.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:49   97924.2      0.21     871.3       0.0                           2038548.3750
    0:03:53   97086.0      0.22    1076.7       0.0                           2003682.6250
    0:03:54   97169.5      0.21    1073.0       0.0                           2006952.0000
    0:03:54   97169.5      0.21    1073.0       0.0                           2006952.0000
    0:03:57   97234.7      0.21     995.6       0.0                           2010320.8750
    0:03:58   97146.7      0.21     988.6       0.0                           2007897.6250
    0:04:00   97126.7      0.21     988.5       0.0                           2007147.7500
    0:04:00   97118.2      0.21     988.6       0.0                           2006816.0000
    0:04:02   97208.1      0.20     949.7       0.0                           2010394.3750
    0:04:02   97208.1      0.20     949.7       0.0                           2010394.3750
    0:04:02   97208.1      0.20     949.7       0.0                           2010394.3750
    0:04:02   97208.1      0.20     949.7       0.0                           2010394.3750
    0:04:02   97208.1      0.20     949.7       0.0                           2010394.3750
    0:04:02   97208.1      0.20     949.7       0.0                           2010394.3750
    0:04:02   97208.1      0.20     949.7       0.0                           2010394.3750
    0:04:04   97231.2      0.20     916.6       0.0                           2011287.5000
    0:04:07   97149.1      0.20     916.4       6.5                           2007108.8750
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[2].mem_x/clk': 10244 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:08:36 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         41090
Number of cells:                        35113
Number of combinational cells:          29025
Number of sequential cells:              6084
Number of macros/black boxes:               0
Number of buf/inv:                       3675
Number of references:                      63

Combinational area:              50726.466621
Buf/Inv area:                     4714.318025
Noncombinational area:           46422.584332
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 97149.050952
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:08:38 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_14   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  61.6210 mW   (99%)
  Net Switching Power  = 505.3985 uW    (1%)
                         ---------
Total Dynamic Power    =  62.1264 mW  (100%)

Cell Leakage Power     =   2.0011 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       6.1389e+04           53.4996        8.0296e+05        6.2243e+04  (  97.07%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    231.3684          451.8986        1.1981e+06        1.8814e+03  (   2.93%)
--------------------------------------------------------------------------------------------------
Total          6.1621e+04 uW       505.3982 uW     2.0011e+06 nW     6.4125e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:08:38 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[2].mac/b_in_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[2].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_14
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[2].mac/b_in_reg[2]/CK (DFF_X2)        0.00 #     0.00 r
  genLayer3/genblk1[2].mac/b_in_reg[2]/Q (DFF_X2)         0.14       0.14 r
  U19311/ZN (XNOR2_X1)                                    0.08       0.22 r
  U18260/ZN (OR2_X1)                                      0.08       0.30 r
  U35994/ZN (OAI22_X1)                                    0.05       0.35 f
  U36022/CO (HA_X1)                                       0.06       0.41 f
  U36000/ZN (NAND2_X1)                                    0.03       0.43 r
  U36002/ZN (NAND2_X1)                                    0.03       0.46 f
  U36068/CO (FA_X1)                                       0.10       0.56 f
  U36070/S (FA_X1)                                        0.13       0.70 r
  U36092/S (FA_X1)                                        0.12       0.82 f
  U18299/ZN (OR2_X2)                                      0.06       0.89 f
  U36499/ZN (NAND2_X1)                                    0.03       0.92 r
  U36501/ZN (OAI21_X1)                                    0.03       0.94 f
  U36502/ZN (AOI21_X1)                                    0.05       1.00 r
  U36520/ZN (OAI21_X1)                                    0.03       1.03 f
  U19563/ZN (AOI21_X1)                                    0.07       1.10 r
  U39630/ZN (NAND2_X1)                                    0.06       1.16 f
  U39612/ZN (OAI21_X1)                                    0.05       1.21 r
  genLayer3/genblk1[2].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.05       1.05
  clock network delay (ideal)                             0.00       1.05
  genLayer3/genblk1[2].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       1.05 r
  library setup time                                     -0.03       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.1
1.1
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_14
net_64_33_9_10_16_14
set SRC_FILE net_64_33_9_10_16_14.sv
net_64_33_9_10_16_14.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_14.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_14.sv
Compiling source file ./net_64_33_9_10_16_14.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_14'.
Information: Building the design 'layer1_64_33_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_4 line 120 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| layer1_64_33_16_4/118 |   4    |   16    |      2       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_4 line 319 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_4/317 |   4    |   16    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64,33,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:165: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:175: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:182: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:184: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:191: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_4_f_rom line 161 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32,9,6". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:362: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:364: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_4_f_rom line 360 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,6". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE6 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:537: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:542: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:544: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:545: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 56 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 44 of 49 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_14'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_14'. (DDB-72)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_14'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:45  111270.7      1.01    2284.9    2883.9                           2506097.2500
    0:01:45  111261.9      0.94    2283.0    2833.7                           2505638.0000
    0:01:45  111261.9      0.94    2283.0    2833.7                           2505638.0000
    0:01:45  111253.7      0.92    2282.6    2833.7                           2505193.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_14_DP_OP_3871J1_132_9520_1'
    0:02:17   98577.2      0.39    1451.3     350.3                           2043185.6250



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:17   98577.2      0.39    1451.3     350.3                           2043185.6250
    0:02:17   98577.2      0.39    1451.3     350.3                           2043185.6250
    0:02:20   98459.4      0.39    1449.2     342.6                           2033100.6250
    0:02:20   98459.4      0.39    1449.2     342.6                           2033100.6250
    0:02:29   98774.6      0.35    1388.0     342.6                           2043406.0000
    0:02:29   98774.6      0.35    1388.0     342.6                           2043406.0000
    0:02:29   98775.9      0.34    1387.9     342.6                           2043448.7500
    0:02:29   98775.9      0.34    1387.9     342.6                           2043448.7500
    0:02:30   98791.3      0.34    1387.5     342.6                           2043924.7500
    0:02:30   98791.3      0.34    1387.5     342.6                           2043924.7500
    0:02:33   98827.8      0.34    1386.7     342.6                           2045259.5000
    0:02:33   98827.8      0.34    1386.7     342.6                           2045259.5000
    0:02:38   98956.8      0.33    1385.0     342.6                           2049386.0000

  Beginning Delay Optimization
  ----------------------------
    0:02:39   98972.5      0.33    1385.0     342.6                           2050451.3750
    0:02:44   99317.7      0.30    1341.3     342.6                           2062787.1250
    0:02:44   99317.7      0.30    1341.3     342.6                           2062787.1250
    0:02:45   99317.7      0.30    1341.3     342.6                           2062787.1250
    0:02:45   99325.2      0.31    1341.4     342.6                           2063319.8750
    0:02:45   99369.4      0.30    1341.0     342.6                           2064811.5000
    0:02:46   99369.4      0.30    1341.0     342.6                           2064811.5000
    0:02:49   99407.9      0.30    1340.7     342.6                           2066086.1250
    0:02:49   99411.1      0.30    1340.4     342.6                           2066504.1250


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:49   99411.1      0.30    1340.4     342.6                           2066504.1250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:53   99394.4      0.28    1064.6      61.9 genLayer3/genblk1[1].mac/mult_in_reg[14]/D 2065868.8750
    0:02:53   99405.8      0.27    1063.5      61.9                           2066089.2500
    0:02:59   99471.8      0.27    1045.4      61.9                           2068256.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:59   99471.8      0.27    1045.4      61.9                           2068256.6250
    0:03:00   99475.2      0.27    1045.7      68.9                           2068188.7500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:13   99301.5      0.27    1044.6      68.9                           2064167.3750
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:03:23   98211.7      0.23     969.3       0.0                           2027785.2500
    0:03:24   98214.4      0.23     963.8       0.0                           2027687.0000
    0:03:24   98214.4      0.23     963.8       0.0                           2027687.0000
    0:03:26   98214.6      0.23     967.0       0.0                           2027441.7500
    0:03:27   98214.6      0.23     967.0       0.0                           2027441.7500
    0:03:27   98214.6      0.23     967.0       0.0                           2027441.7500
    0:03:27   98214.6      0.23     967.0       0.0                           2027441.7500
    0:03:27   98214.6      0.23     967.0       0.0                           2027441.7500
    0:03:27   98214.6      0.23     967.0       0.0                           2027441.7500
    0:03:28   98214.6      0.23     967.0       0.0                           2027441.7500
    0:03:28   98214.6      0.23     967.0       0.0                           2027441.7500
    0:03:29   98293.1      0.22     913.8       0.0                           2030284.6250
    0:03:29   98293.1      0.22     913.8       0.0                           2030284.6250
    0:03:30   98293.1      0.22     913.8       0.0                           2030284.6250
    0:03:30   98293.1      0.22     913.8       0.0                           2030284.6250
    0:03:30   98293.1      0.22     913.8       0.0                           2030284.6250
    0:03:30   98293.1      0.22     913.8       0.0                           2030284.6250
    0:03:31   98293.1      0.22     913.8       0.0                           2030284.6250
    0:03:31   98293.1      0.22     913.8       0.0                           2030284.6250
    0:03:31   98293.1      0.22     913.8       0.0                           2030284.6250
    0:03:31   98293.1      0.22     913.8       0.0                           2030284.6250
    0:03:31   98293.1      0.22     913.8       0.0                           2030284.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:34   98293.1      0.22     913.8       0.0                           2030284.6250
    0:03:38   97720.7      0.23    1220.6       0.0                           2005310.1250
    0:03:38   97837.7      0.22     995.2       0.0                           2009908.3750
    0:03:39   97837.7      0.22     995.2       0.0                           2009908.3750
    0:03:41   97900.8      0.22     947.4       0.0                           2013245.0000
    0:03:43   97832.7      0.22     855.6       0.0                           2011417.6250
    0:03:45   97814.6      0.22     836.1       0.0                           2010617.6250
    0:03:49   98058.2      0.20     789.5       0.0                           2019214.8750
    0:03:51   98070.5      0.20     717.2       0.0                           2019899.8750
    0:03:53   97939.6      0.20     709.9       0.0                           2013970.5000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[2].mem_x/clk': 10244 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:12:38 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         41592
Number of cells:                        34881
Number of combinational cells:          28793
Number of sequential cells:              6084
Number of macros/black boxes:               0
Number of buf/inv:                       3548
Number of references:                      65

Combinational area:              51571.282625
Buf/Inv area:                     4700.220027
Noncombinational area:           46368.320325
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 97939.602950
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:12:40 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_14   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  59.2392 mW   (99%)
  Net Switching Power  = 487.3876 uW    (1%)
                         ---------
Total Dynamic Power    =  59.7266 mW  (100%)

Cell Leakage Power     =   1.9872 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.9021e+04           53.5289        7.9898e+05        5.9875e+04  (  97.02%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    214.7658          433.8550        1.1882e+06        1.8369e+03  (   2.98%)
--------------------------------------------------------------------------------------------------
Total          5.9236e+04 uW       487.3840 uW     1.9872e+06 nW     6.1712e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:12:40 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[3].mac/b_in_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[3].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_14
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[3].mac/b_in_reg[9]/CK (DFF_X2)        0.00 #     0.00 r
  genLayer2/genblk1[3].mac/b_in_reg[9]/Q (DFF_X2)         0.16       0.16 r
  U32636/ZN (XNOR2_X1)                                    0.09       0.25 r
  U19858/ZN (NAND2_X2)                                    0.08       0.34 f
  U32676/ZN (OAI22_X1)                                    0.09       0.42 r
  U32679/ZN (XNOR2_X1)                                    0.07       0.50 r
  U32680/ZN (XNOR2_X1)                                    0.07       0.56 r
  U32715/ZN (XNOR2_X1)                                    0.07       0.63 r
  U32716/ZN (XNOR2_X1)                                    0.06       0.69 r
  U32906/S (FA_X1)                                        0.12       0.81 f
  U32907/ZN (OR2_X1)                                      0.06       0.87 f
  U18347/ZN (AOI21_X1)                                    0.05       0.91 r
  U32911/ZN (OAI21_X1)                                    0.04       0.95 f
  U33434/ZN (INV_X1)                                      0.03       0.98 r
  U33441/ZN (NOR3_X1)                                     0.02       1.00 f
  U33458/ZN (OAI211_X1)                                   0.05       1.05 r
  U38985/ZN (AND2_X1)                                     0.05       1.10 r
  U20181/ZN (OAI21_X1)                                    0.03       1.13 f
  U38987/ZN (NAND2_X2)                                    0.07       1.20 r
  U38988/ZN (OAI21_X1)                                    0.05       1.25 f
  genLayer2/genblk1[3].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  genLayer2/genblk1[3].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       1.10 r
  library setup time                                     -0.04       1.06
  data required time                                                 1.06
  --------------------------------------------------------------------------
  data required time                                                 1.06
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.15
1.15
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_14
net_64_33_9_10_16_14
set SRC_FILE net_64_33_9_10_16_14.sv
net_64_33_9_10_16_14.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_14.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_14.sv
Compiling source file ./net_64_33_9_10_16_14.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_14'.
Information: Building the design 'layer1_64_33_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_4 line 120 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| layer1_64_33_16_4/118 |   4    |   16    |      2       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_4 line 319 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_4/317 |   4    |   16    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64,33,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:165: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:175: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:182: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:184: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:191: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_4_f_rom line 161 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32,9,6". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:362: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:364: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_4_f_rom line 360 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,6". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE6 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:537: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:542: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:544: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:545: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 56 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 44 of 49 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_14'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_14'. (DDB-72)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_14'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:45  110496.9      0.92    1938.7    2937.7                           2478616.2500
    0:01:45  110487.4      0.89    1938.3    2887.5                           2478128.2500
    0:01:45  110487.4      0.89    1938.3    2887.5                           2478128.2500
    0:01:45  110480.2      0.89    1937.4    2868.2                           2477720.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'net_64_33_9_10_16_14_DP_OP_3877J1_138_9520_1'
    0:02:21   98638.9      0.32    1271.7     325.1                           2047301.1250



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:21   98638.9      0.32    1271.7     325.1                           2047301.1250
    0:02:22   98638.9      0.32    1271.7     325.1                           2047301.1250
    0:02:24   98507.5      0.32    1267.9     317.5                           2035947.0000
    0:02:24   98507.5      0.32    1267.9     317.5                           2035947.0000
    0:02:35   98832.0      0.29    1198.5     352.2                           2046254.0000
    0:02:35   98832.0      0.29    1198.5     352.2                           2046254.0000
    0:02:35   98832.8      0.29    1198.5     352.2                           2046285.7500
    0:02:35   98832.8      0.29    1198.5     352.2                           2046285.7500
    0:02:36   98836.8      0.29    1198.3     352.2                           2046400.1250
    0:02:36   98836.8      0.29    1198.3     352.2                           2046400.1250
    0:02:40   99167.7      0.26     952.4     350.9                           2058087.7500
    0:02:40   99167.7      0.26     952.4     350.9                           2058087.7500
    0:02:43   99215.1      0.26     952.0     350.9                           2059659.1250

  Beginning Delay Optimization
  ----------------------------
    0:02:43   99226.5      0.27     952.0     350.9                           2060530.5000
    0:02:44   99252.0      0.26     951.3     350.9                           2061435.6250
    0:02:44   99252.0      0.26     951.3     350.9                           2061435.6250
    0:02:48   99305.0      0.26     950.8     350.9                           2063055.1250
    0:02:49   99332.1      0.26     950.7     350.9                           2065287.7500
    0:02:52   99475.2      0.24     923.2     350.9                           2069954.8750
    0:02:52   99475.2      0.24     923.2     350.9                           2069954.8750
    0:02:57   99537.7      0.24     907.9     350.9                           2071672.0000
    0:02:57   99537.5      0.24     907.8     350.9                           2071657.6250


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:57   99537.5      0.24     907.8     350.9                           2071657.6250
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:03:01   99520.2      0.23     646.9      61.4 genLayer1/genblk1[0].mac/mult_in_reg[14]/D 2070917.1250
    0:03:01   99541.5      0.22     645.8      61.4                           2071474.5000
    0:03:03   99552.1      0.22     645.6      61.4                           2071884.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:03   99552.1      0.22     645.6      61.4                           2071884.6250
    0:03:04   99549.7      0.22     643.8      68.4                           2073130.7500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:18   99400.5      0.24     643.5      68.4                           2069742.8750
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
    0:03:33   98511.2      0.15     557.2       0.0 genLayer3/genblk1[4].mac/mult_in_reg[13]/D 2038066.6250
    0:03:34   98531.7      0.14     555.5       0.0 genLayer3/genblk1[4].mac/mult_in_reg[13]/D 2038539.5000
    0:03:34   98535.7      0.14     555.4       0.0                           2038707.0000
    0:03:37   98660.5      0.14     546.2       0.0                           2042899.0000
    0:03:37   98660.5      0.14     546.2       0.0                           2042899.0000
    0:03:40   98613.1      0.14     550.4       0.0                           2039980.0000
    0:03:40   98613.1      0.14     550.4       0.0                           2039980.0000
    0:03:40   98613.1      0.14     550.4       0.0                           2039980.0000
    0:03:40   98613.1      0.14     550.4       0.0                           2039980.0000
    0:03:40   98614.7      0.14     550.3       0.0                           2040041.6250
    0:03:40   98614.7      0.14     550.3       0.0                           2040041.6250
    0:03:41   98639.7      0.14     548.8       0.0                           2040864.5000
    0:03:41   98639.7      0.14     548.8       0.0                           2040864.5000
    0:03:45   98878.3      0.12     541.4       0.0                           2049362.6250
    0:03:45   98878.3      0.12     541.4       0.0                           2049362.6250
    0:03:45   98878.3      0.12     541.4       0.0                           2049362.6250
    0:03:45   98878.3      0.12     541.4       0.0                           2049362.6250
    0:03:46   98878.3      0.12     541.4       0.0                           2049362.6250
    0:03:46   98878.3      0.12     541.4       0.0                           2049362.6250
    0:03:46   98878.3      0.12     541.4       0.0                           2049362.6250
    0:03:46   98878.3      0.12     541.4       0.0                           2049362.6250
    0:03:46   98878.3      0.12     541.4       0.0                           2049362.6250
    0:03:46   98878.3      0.12     541.4       0.0                           2049362.6250
    0:03:46   98878.3      0.12     541.4       0.0                           2049362.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:49   98877.5      0.12     541.3       0.0                           2049351.5000
    0:03:53   98224.0      0.13     649.7       0.0                           2023606.5000
    0:03:54   98323.7      0.12     631.7       0.0                           2027461.7500
    0:03:54   98323.7      0.12     631.7       0.0                           2027461.7500
    0:03:56   98359.6      0.12     611.9       0.0                           2029172.1250
    0:03:58   98293.6      0.12     605.8       0.0                           2027181.5000
    0:04:00   98279.8      0.12     605.1       0.0                           2026530.1250
    0:04:04   98497.7      0.11     522.7       0.0                           2034901.5000
    0:04:08   98345.3      0.11     461.3      81.2                           2027228.3750
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[2].mem_x/clk': 10244 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:16:57 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         42170
Number of cells:                        35479
Number of combinational cells:          29391
Number of sequential cells:              6084
Number of macros/black boxes:               0
Number of buf/inv:                       3630
Number of references:                      66

Combinational area:              51952.194615
Buf/Inv area:                     4682.664028
Noncombinational area:           46393.058328
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 98345.252943
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:16:58 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_14   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  56.3435 mW   (99%)
  Net Switching Power  = 469.6995 uW    (1%)
                         ---------
Total Dynamic Power    =  56.8132 mW  (100%)

Cell Leakage Power     =   1.9998 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.6140e+04           51.6733        8.0111e+05        5.6990e+04  (  96.90%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    206.4217          418.0246        1.1987e+06        1.8232e+03  (   3.10%)
--------------------------------------------------------------------------------------------------
Total          5.6346e+04 uW       469.6980 uW     1.9998e+06 nW     5.8813e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:16:59 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[3].mac/b_in_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[3].mac/mult_in_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_14
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[3].mac/b_in_reg[6]/CK (DFF_X1)        0.00 #     0.00 r
  genLayer3/genblk1[3].mac/b_in_reg[6]/QN (DFF_X1)        0.11       0.11 f
  U24214/ZN (XNOR2_X1)                                    0.08       0.19 f
  U19659/ZN (NAND2_X2)                                    0.08       0.27 r
  U24299/ZN (OAI22_X1)                                    0.06       0.33 f
  U24405/CO (FA_X1)                                       0.11       0.44 f
  U24411/CO (FA_X1)                                       0.11       0.55 f
  U24311/ZN (OAI21_X1)                                    0.04       0.58 r
  U24312/ZN (NAND2_X1)                                    0.04       0.62 f
  U24346/ZN (OR2_X1)                                      0.06       0.68 f
  U24347/ZN (NAND2_X1)                                    0.03       0.71 r
  U24398/ZN (NAND2_X1)                                    0.04       0.75 f
  U24399/ZN (XNOR2_X1)                                    0.06       0.81 f
  U18388/ZN (OR2_X2)                                      0.06       0.87 f
  U24558/ZN (AOI21_X1)                                    0.04       0.91 r
  U24560/ZN (OAI21_X1)                                    0.03       0.94 f
  U24561/ZN (AOI21_X1)                                    0.05       1.00 r
  U24673/ZN (OAI21_X1)                                    0.03       1.02 f
  U24789/ZN (NAND2_X1)                                    0.03       1.06 r
  U20701/ZN (NAND2_X1)                                    0.03       1.09 f
  U25136/ZN (NAND2_X2)                                    0.07       1.16 r
  U39751/ZN (OAI21_X1)                                    0.05       1.21 f
  genLayer3/genblk1[3].mac/mult_in_reg[2]/D (DFF_X2)      0.01       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.15       1.15
  clock network delay (ideal)                             0.00       1.15
  genLayer3/genblk1[3].mac/mult_in_reg[2]/CK (DFF_X2)     0.00       1.15 r
  library setup time                                     -0.04       1.11
  data required time                                                 1.11
  --------------------------------------------------------------------------
  data required time                                                 1.11
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.2
1.2
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_14
net_64_33_9_10_16_14
set SRC_FILE net_64_33_9_10_16_14.sv
net_64_33_9_10_16_14.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_14.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_14.sv
Compiling source file ./net_64_33_9_10_16_14.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_14'.
Information: Building the design 'layer1_64_33_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_4 line 120 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| layer1_64_33_16_4/118 |   4    |   16    |      2       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_4 line 319 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_4/317 |   4    |   16    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64,33,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:165: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:175: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:182: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:184: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:191: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_4_f_rom line 161 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32,9,6". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:362: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:364: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_4_f_rom line 360 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,6". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE6 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:537: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:542: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:544: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:545: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 56 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 44 of 49 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_14'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_14'. (DDB-72)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_14'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:35  115274.0      1.12    1980.5    6273.2                           2643687.2500
    0:01:35  115274.0      1.12    1980.5    6273.2                           2643687.2500
    0:01:35  115274.0      1.12    1980.5    6273.2                           2643687.2500
    0:01:35  115265.8      1.12    1980.5    6225.7                           2643242.5000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'net_64_33_9_10_16_14_DW01_add_13'
  Mapping 'net_64_33_9_10_16_14_DW01_add_14'
    0:02:15   98743.2      0.44    1046.7     431.3                           2049220.3750



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:15   98743.2      0.44    1046.7     431.3                           2049220.3750
    0:02:16   98743.2      0.44    1046.7     431.3                           2049220.3750
    0:02:18   98618.4      0.44    1064.4     406.8                           2037814.0000
    0:02:19   98618.4      0.44    1064.4     406.8                           2037814.0000
    0:02:37   99837.0      0.31     790.2     419.6                           2077658.0000
    0:02:37   99837.0      0.31     790.2     419.6                           2077658.0000
    0:02:37   99839.4      0.31     790.0     419.6                           2077787.2500
    0:02:37   99839.4      0.31     790.0     419.6                           2077787.2500
    0:02:43   99989.4      0.30     788.1     415.7                           2082895.6250
    0:02:43   99989.4      0.30     788.1     415.7                           2082895.6250
    0:02:52  100432.8      0.26     774.3     410.4                           2098469.5000
    0:02:52  100432.8      0.26     774.3     410.4                           2098469.5000
    0:02:58  100558.4      0.25     744.5     408.5                           2103029.2500

  Beginning Delay Optimization
  ----------------------------
    0:02:58  100557.3      0.25     744.5     408.5                           2102979.0000
    0:02:59  100612.1      0.25     743.5     406.8                           2104907.5000
    0:02:59  100612.1      0.25     743.5     406.8                           2104907.5000
    0:02:59  100612.1      0.25     743.5     406.8                           2104907.5000
    0:02:59  100612.1      0.25     743.5     406.8                           2104907.5000
    0:02:59  100612.1      0.25     743.5     406.8                           2104907.5000
    0:03:00  100612.1      0.25     743.5     406.8                           2104907.5000
    0:03:00  100612.1      0.25     743.5     406.8                           2104907.5000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:00  100612.1      0.25     743.5     406.8                           2104907.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/valid_out_reg'. (OPT-1215)
    0:03:04  100517.9      0.22     579.8      59.5 genLayer2/genblk1[1].mac/mult_in_reg[12]/D 2101656.7500
    0:03:04  100492.9      0.22     578.9      59.5                           2100448.5000
    0:03:06  100546.1      0.22     576.3      59.5                           2102216.2500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:06  100546.1      0.22     576.3      59.5                           2102216.2500
    0:03:07  101051.8      0.22     576.1    1519.0                           2128719.7500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:22  100762.4      0.22     571.0    1519.0                           2121635.7500
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
    0:03:46   99234.0      0.08     263.7       0.0 genLayer3/genblk1[1].mac/mult_in_reg[12]/D 2056018.3750
    0:03:46   99252.0      0.07     262.3       0.0 genLayer3/genblk1[2].mac/mult_in_reg[13]/D 2056473.7500
    0:03:46   99268.0      0.07     261.7       0.0                           2056884.1250
    0:03:49   99290.4      0.07     261.6       0.0                           2057654.3750
    0:03:49   99290.4      0.07     261.6       0.0                           2057654.3750
    0:03:51   99255.2      0.07     258.6       0.0                           2053754.6250
    0:03:51   99255.2      0.07     258.6       0.0                           2053754.6250
    0:03:51   99255.2      0.07     258.6       0.0                           2053754.6250
    0:03:51   99255.2      0.07     258.6       0.0                           2053754.6250
    0:03:51   99255.2      0.07     258.6       0.0                           2053754.6250
    0:03:51   99255.2      0.07     258.6       0.0                           2053754.6250
    0:03:52   99255.2      0.07     258.6       0.0                           2053754.6250
    0:03:52   99255.2      0.07     258.6       0.0                           2053754.6250
    0:03:58   99513.0      0.06      70.7       0.0                           2062523.0000
    0:03:58   99513.0      0.06      70.7       0.0                           2062523.0000
    0:04:00   99537.2      0.06      67.0       0.0                           2063284.5000
    0:04:00   99537.2      0.06      67.0       0.0                           2063284.5000
    0:04:00   99580.3      0.06      58.6       0.0                           2064832.7500
    0:04:00   99580.3      0.06      58.6       0.0                           2064832.7500
    0:04:01   99580.3      0.06      58.6       0.0                           2064832.7500
    0:04:01   99580.3      0.06      58.6       0.0                           2064832.7500
    0:04:01   99580.3      0.06      58.6       0.0                           2064832.7500
    0:04:01   99580.3      0.06      58.6       0.0                           2064832.7500
    0:04:02   99580.3      0.06      58.6       0.0                           2064832.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:04   99580.3      0.06      58.6       0.0                           2064832.7500
    0:04:08   98761.5      0.07     259.7       0.0                           2030506.0000
    0:04:09   98807.3      0.06     258.9       0.0                           2032373.5000
    0:04:09   98807.3      0.06     258.9       0.0                           2032373.5000
    0:04:11   98832.8      0.06     245.0       0.0                           2033723.1250
    0:04:13   98759.9      0.06     242.5       0.0                           2031666.2500
    0:04:15   98738.7      0.06     240.7       0.0                           2030981.7500
    0:04:15   98734.9      0.06     240.7       0.0                           2030783.3750
    0:04:16   98853.0      0.06      84.8       0.0                           2035240.3750
    0:04:16   98853.0      0.06      84.8       0.0                           2035240.3750
    0:04:17   98853.0      0.06      84.8       0.0                           2035240.3750
    0:04:17   98853.0      0.06      84.8       0.0                           2035240.3750
    0:04:17   98853.0      0.06      84.8       0.0                           2035240.3750
    0:04:17   98853.0      0.06      84.8       0.0                           2035240.3750
    0:04:17   98853.0      0.06      84.8       0.0                           2035240.3750
    0:04:20   98773.2      0.06      80.9       0.0                           2031762.1250
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[2].mem_x/clk': 10246 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:21:30 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         42810
Number of cells:                        36068
Number of combinational cells:          29978
Number of sequential cells:              6086
Number of macros/black boxes:               0
Number of buf/inv:                       3697
Number of references:                      63

Combinational area:              52400.138601
Buf/Inv area:                     4712.190029
Noncombinational area:           46373.108324
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 98773.246925
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:21:32 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_14   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  54.0744 mW   (99%)
  Net Switching Power  = 477.3813 uW    (1%)
                         ---------
Total Dynamic Power    =  54.5518 mW  (100%)

Cell Leakage Power     =   2.0081 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.3856e+04           52.5905        7.9910e+05        5.4710e+04  (  96.73%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    215.7635          424.7864        1.2090e+06        1.8495e+03  (   3.27%)
--------------------------------------------------------------------------------------------------
Total          5.4072e+04 uW       477.3769 uW     2.0081e+06 nW     5.6559e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:21:32 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer1/genblk1[0].mac/b_in_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer1/genblk1[0].mac/mult_in_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_14
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer1/genblk1[0].mac/b_in_reg[11]/CK (DFF_X2)       0.00 #     0.00 r
  genLayer1/genblk1[0].mac/b_in_reg[11]/QN (DFF_X2)       0.11       0.11 f
  U20337/ZN (XNOR2_X1)                                    0.07       0.19 f
  U21132/Z (BUF_X4)                                       0.06       0.25 f
  U28531/ZN (OAI22_X1)                                    0.07       0.32 r
  U28859/S (FA_X1)                                        0.13       0.45 f
  U28876/CO (FA_X1)                                       0.10       0.55 f
  U28882/S (FA_X1)                                        0.11       0.66 f
  U28887/S (FA_X1)                                        0.14       0.81 r
  U28890/ZN (XNOR2_X1)                                    0.07       0.88 r
  U28892/ZN (NOR2_X1)                                     0.03       0.90 f
  U28893/ZN (NOR2_X1)                                     0.04       0.94 r
  U20002/ZN (NAND2_X1)                                    0.03       0.97 f
  U19585/ZN (OAI21_X1)                                    0.07       1.03 r
  U28902/ZN (NAND2_X1)                                    0.04       1.08 f
  U21054/ZN (AND2_X1)                                     0.05       1.13 f
  U39786/ZN (NAND2_X1)                                    0.05       1.17 r
  U39791/ZN (OAI21_X1)                                    0.03       1.21 f
  genLayer1/genblk1[0].mac/mult_in_reg[6]/D (DFF_X1)      0.01       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   1.20       1.20
  clock network delay (ideal)                             0.00       1.20
  genLayer1/genblk1[0].mac/mult_in_reg[6]/CK (DFF_X1)     0.00       1.20 r
  library setup time                                     -0.04       1.16
  data required time                                                 1.16
  --------------------------------------------------------------------------
  data required time                                                 1.16
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.25
1.25
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_14
net_64_33_9_10_16_14
set SRC_FILE net_64_33_9_10_16_14.sv
net_64_33_9_10_16_14.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_14.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_14.sv
Compiling source file ./net_64_33_9_10_16_14.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_14'.
Information: Building the design 'layer1_64_33_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_4 line 120 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| layer1_64_33_16_4/118 |   4    |   16    |      2       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_4 line 319 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_4/317 |   4    |   16    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64,33,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:165: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:175: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:182: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:184: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:191: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_4_f_rom line 161 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32,9,6". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:362: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:364: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_4_f_rom line 360 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,6". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE6 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:537: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:542: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:544: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:545: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 56 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 44 of 49 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_14'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_14'. (DDB-72)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_14'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:44  109459.0      0.98    1449.4    4089.2                           2440878.2500
    0:01:44  109450.2      0.96    1447.4    4039.0                           2440418.7500
    0:01:44  109450.2      0.96    1447.4    4039.0                           2440418.7500
    0:01:45  109416.2      0.95    1445.4    3913.2                           2438899.5000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'net_64_33_9_10_16_14_DP_OP_3876J1_137_9520_1'
    0:02:19   98894.3      0.30     711.0     515.4                           2057686.8750



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:19   98894.3      0.30     711.0     515.4                           2057686.8750
    0:02:19   98894.3      0.30     711.0     515.4                           2057686.8750
    0:02:22   98767.9      0.30     712.2     468.8                           2045366.2500
    0:02:22   98767.9      0.30     712.2     468.8                           2045366.2500
    0:02:39   99531.9      0.24     524.7     482.6                           2069652.1250
    0:02:39   99531.9      0.24     524.7     482.6                           2069652.1250
    0:02:39   99531.9      0.24     524.7     482.6                           2069652.1250
    0:02:39   99531.9      0.24     524.7     482.6                           2069652.1250
    0:02:40   99531.9      0.24     524.7     482.6                           2069652.1250
    0:02:40   99531.9      0.24     524.7     482.6                           2069652.1250
    0:02:43   99809.6      0.22     475.6     483.3                           2079021.0000
    0:02:43   99809.6      0.22     475.6     483.3                           2079021.0000
    0:02:46   99847.4      0.21     475.4     483.3                           2080211.5000

  Beginning Delay Optimization
  ----------------------------
    0:02:46   99850.5      0.21     475.3     483.3                           2080600.6250
    0:02:49  100106.2      0.20     472.8     481.9                           2089193.7500
    0:02:49  100106.2      0.20     472.8     481.9                           2089193.7500
    0:02:50  100116.3      0.20     472.8     481.9                           2089518.2500
    0:02:50  100115.7      0.20     472.8     481.9                           2089503.8750
    0:02:53  100115.7      0.20     472.8     481.9                           2089503.8750
    0:02:53  100115.7      0.20     472.8     481.9                           2089503.8750
    0:02:53  100115.7      0.20     472.8     481.9                           2089503.8750


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:53  100115.7      0.20     472.8     481.9                           2089503.8750
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[1].mac/valid_out_reg'. (OPT-1215)
    0:02:57  100096.3      0.19     324.7      46.7 genLayer1/genblk1[0].mac/mult_in_reg[14]/D 2088621.1250
    0:02:57  100089.4      0.18     322.5      46.7                           2088201.1250
    0:03:07  100383.9      0.17     314.9      54.6                           2097659.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:08  100383.9      0.17     314.9      54.6                           2097659.5000
    0:03:09  100370.0      0.17     315.0      54.6                           2097293.7500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:24  100149.5      0.17     312.1      54.6                           2092152.1250
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:03:34   98507.8      0.13     240.5       0.0 genLayer1/genblk1[1].mac/mult_in_reg[8]/D 2033818.1250
    0:03:35   98562.3      0.12     226.0       0.0                           2035739.6250
    0:03:42   98727.8      0.11     220.1       0.0                           2041231.1250
    0:03:42   98727.8      0.11     220.1       0.0                           2041231.1250
    0:03:45   98677.2      0.11     217.7       0.0                           2037806.1250
    0:03:45   98677.2      0.11     217.7       0.0                           2037806.1250
    0:03:45   98677.2      0.11     217.7       0.0                           2037806.1250
    0:03:45   98677.2      0.11     217.7       0.0                           2037806.1250
    0:03:45   98677.0      0.11     217.7       0.0                           2037803.3750
    0:03:45   98677.0      0.11     217.7       0.0                           2037803.3750
    0:03:46   98684.4      0.11     217.6       0.0                           2038026.1250
    0:03:46   98684.4      0.11     217.6       0.0                           2038026.1250
    0:03:50   98929.9      0.10     166.5       0.0                           2046580.1250
    0:03:50   98929.9      0.10     166.5       0.0                           2046580.1250
    0:03:50   98929.9      0.10     166.5       0.0                           2046580.1250
    0:03:50   98929.9      0.10     166.5       0.0                           2046580.1250
    0:03:50   98929.9      0.10     166.5       0.0                           2046580.1250
    0:03:50   98929.9      0.10     166.5       0.0                           2046580.1250
    0:03:51   98929.9      0.10     166.5       0.0                           2046580.1250
    0:03:51   98929.9      0.10     166.5       0.0                           2046580.1250
    0:03:51   98929.9      0.10     166.5       0.0                           2046580.1250
    0:03:51   98929.9      0.10     166.5       0.0                           2046580.1250
    0:03:52   98929.9      0.10     166.5       0.0                           2046580.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:54   98929.9      0.10     166.5       0.0                           2046580.1250
    0:03:58   98240.2      0.11     392.7       0.0                           2019981.1250
    0:03:59   98291.5      0.10     391.2       1.5                           2021891.3750
    0:03:59   98291.5      0.10     391.2       1.5                           2021891.3750
    0:04:01   98320.5      0.10     371.4       1.5                           2023484.8750
    0:04:03   98244.7      0.10     371.5       1.5                           2021395.6250
    0:04:05   98250.6      0.09     370.5       0.0 genLayer2/genblk1[0].mac/mult_in_reg[9]/D 2021212.5000
    0:04:05   98303.8      0.09     245.6       0.0 genLayer1/genblk1[1].mac/mult_in_reg[15]/D 2022859.7500
    0:04:06   98362.3      0.08     207.1       0.0 genLayer3/genblk1[4].mac/mult_in_reg[13]/D 2024646.2500
    0:04:07   98411.0      0.08     204.7       0.0 genLayer3/genblk1[2].mac/mult_in_reg[14]/D 2026054.1250
    0:04:08   98469.7      0.07     196.4       0.0 genLayer1/genblk1[1].mem_x/mem_reg[28][0]/D 2028042.3750
    0:04:09   98532.5      0.07     152.1       0.0 genLayer1/genblk1[0].mac/mult_in_reg[8]/D 2030057.7500
    0:04:10   98594.2      0.06     104.9       0.0 genLayer1/genblk1[1].mac/mult_in_reg[8]/D 2032107.2500
    0:04:11   98640.0      0.06      64.1       0.0 genLayer1/genblk1[1].mac/mult_in_reg[8]/D 2033466.1250
    0:04:12   98692.6      0.05      61.7       0.0 genLayer1/genblk1[3].mac/mult_in_reg[13]/D 2034988.8750
    0:04:12   98744.8      0.05      60.2       0.0 genLayer2/genblk1[1].mac/mult_in_reg[10]/D 2036604.6250
    0:04:13   98790.3      0.04      57.9       0.3 genLayer3/genblk1[0].mac/mult_in_reg[13]/D 2038110.5000
    0:04:14   98814.7      0.04      42.2       0.3 genLayer1/genblk1[0].mac/mult_in_reg[10]/D 2038884.2500
    0:04:14   98854.6      0.03      39.9       0.3 genLayer3/genblk1[3].mac/mult_in_reg[13]/D 2039995.2500
    0:04:15   98889.2      0.03      37.7       0.3 genLayer2/genblk1[0].mac/mult_in_reg[14]/D 2041061.6250
    0:04:16   98921.1      0.03      36.2       1.3 genLayer3/genblk1[4].mac/mult_in_reg[13]/D 2042325.1250
    0:04:16   98961.0      0.03      33.7       1.9 genLayer2/genblk1[2].mac/mult_in_reg[10]/D 2043828.1250
    0:04:17   98986.6      0.02      29.9       1.9 genLayer2/genblk1[0].mac/mult_in_reg[9]/D 2044882.8750
    0:04:18   99020.9      0.02      28.6      28.4 genLayer3/genblk1[0].mac/mult_in_reg[14]/D 2046244.3750
    0:04:19   99070.4      0.02      15.0      38.5 genLayer3/genblk1[2].mac/mult_in_reg[14]/D 2047881.2500
    0:04:19   99100.7      0.02      13.9      38.5 genLayer2/genblk1[3].mac/mult_in_reg[4]/D 2048729.6250
    0:04:20   99117.7      0.01      12.2      38.5 genLayer2/genblk1[2].mac/mult_in_reg[9]/D 2049327.8750
    0:04:21   99158.1      0.01      11.0      39.5 genLayer2/genblk1[2].mac/mult_in_reg[15]/D 2050599.5000
    0:04:22   99205.2      0.01       8.2      40.4 genLayer2/genblk1[3].mac/mult_in_reg[4]/D 2051857.2500
    0:04:22   99232.9      0.01       1.4      40.4 genLayer2/genblk1[1].mac/mult_in_reg[7]/D 2052548.0000
    0:04:23   99276.0      0.00       0.5      40.4 genLayer2/genblk1[3].mac/mult_in_reg[4]/D 2053614.2500
    0:04:24   99301.0      0.00       0.2      40.4 genLayer3/genblk1[1].mac/mult_in_reg[3]/D 2054355.7500
    0:04:24   99323.6      0.00       0.0      40.4 genLayer2/genblk1[1].mac/mult_in_reg[15]/D 2054929.8750
    0:04:25   99312.4      0.00       0.0       0.0                           2054244.8750
    0:04:25   99312.4      0.00       0.0       0.0                           2054244.8750
    0:04:27   99154.7      0.00       0.0       0.0                           2044928.7500
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[2].mem_x/clk': 10246 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:26:10 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_14' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         43197
Number of cells:                        36456
Number of combinational cells:          30366
Number of sequential cells:              6086
Number of macros/black boxes:               0
Number of buf/inv:                       3829
Number of references:                      66

Combinational area:              52777.592595
Buf/Inv area:                     4812.472028
Noncombinational area:           46377.098325
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 99154.690920
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:26:11 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_14   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  52.1720 mW   (99%)
  Net Switching Power  = 449.6976 uW    (1%)
                         ---------
Total Dynamic Power    =  52.6217 mW  (100%)

Cell Leakage Power     =   2.0217 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.1968e+04           49.8386        7.9956e+05        5.2819e+04  (  96.66%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    202.6312          399.8640        1.2221e+06        1.8246e+03  (   3.34%)
--------------------------------------------------------------------------------------------------
Total          5.2171e+04 uW       449.7027 uW     2.0217e+06 nW     5.4644e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_14
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:26:12 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[3].mac/b_in_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[3].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_14
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[3].mac/b_in_reg[15]/CK (DFF_X2)       0.00 #     0.00 r
  genLayer2/genblk1[3].mac/b_in_reg[15]/Q (DFF_X2)        0.15       0.15 r
  U36635/ZN (XNOR2_X1)                                    0.08       0.24 f
  U36658/ZN (NAND3_X1)                                    0.04       0.28 r
  U21490/ZN (NAND2_X1)                                    0.04       0.32 f
  U21349/ZN (OR2_X1)                                      0.06       0.38 f
  U21348/ZN (AOI22_X1)                                    0.05       0.43 r
  U21976/ZN (INV_X1)                                      0.03       0.45 f
  U36713/CO (FA_X1)                                       0.10       0.55 f
  U36659/ZN (OR2_X1)                                      0.06       0.61 f
  U36677/ZN (NAND2_X1)                                    0.03       0.64 r
  U36678/ZN (NAND2_X1)                                    0.03       0.68 f
  U19568/S (FA_X1)                                        0.14       0.81 r
  U37171/ZN (XNOR2_X1)                                    0.06       0.88 r
  U19284/ZN (NOR2_X1)                                     0.03       0.90 f
  U37251/ZN (NOR2_X1)                                     0.03       0.94 r
  U37252/ZN (AND2_X1)                                     0.05       0.99 r
  U37253/ZN (OAI211_X1)                                   0.04       1.03 f
  U37254/ZN (OAI211_X1)                                   0.04       1.07 r
  U38992/ZN (NAND2_X1)                                    0.04       1.11 f
  U20851/ZN (NAND2_X1)                                    0.05       1.16 r
  U38996/ZN (OAI21_X1)                                    0.03       1.20 f
  genLayer2/genblk1[3].mac/mult_in_reg[0]/D (DFF_X2)      0.01       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  genLayer2/genblk1[3].mac/mult_in_reg[0]/CK (DFF_X2)     0.00       1.25 r
  library setup time                                     -0.04       1.21
  data required time                                                 1.21
  --------------------------------------------------------------------------
  data required time                                                 1.21
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.3
1.3
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_14
net_64_33_9_10_16_14
set SRC_FILE net_64_33_9_10_16_14.sv
net_64_33_9_10_16_14.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_14.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_14.sv
Compiling source file ./net_64_33_9_10_16_14.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_14'.
Information: Building the design 'layer1_64_33_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_4 line 120 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| layer1_64_33_16_4/118 |   4    |   16    |      2       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_4 line 319 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_4/317 |   4    |   16    |      2       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64,33,8". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET8 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:165: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:175: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:179: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:182: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:184: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:186: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:191: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_4_f_rom line 161 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| memory_WIDTH16_SIZE8/563 |   8    |   16    |      3       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_4' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32,9,6". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET6 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_4_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:362: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:364: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:370: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_4_f_rom line 360 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_4' with
	the parameters "16,6". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE6 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_14.sv:537: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:542: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:544: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_14.sv:545: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_14.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_14.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 56 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 44 of 49 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_14'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_14'. (DDB-72)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_14'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

Information: Ignoring interrupt signal since design is being mapped.
             One more interrupt will abort optimization without
             transferring the design... (INT-7)
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_14', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)

Information: Aborting optimization without transferring the design... (INT-8)

Information: Process terminated by interrupt. (INT-4)
