Generating HDL for page 11.10.12.1 LOGIC GATE RING C-ACC at 6/26/2020 12:28:11 PM
Old test bench file ALD_11_10_12_1_LOGIC_GATE_RING_C_ACC_tb.vhdl 50 lines preserved and 0 declaration lines preserved
Processing extension from block at 4B (Database ID=188375) to 4C (Database ID=188376)
Copied connection to extension input pin E to master block at 4B
Copied connection to extension input pin A to master block at 4B
Copied connection to extension input pin P to master block at 4B
Copied connection from extension output pin B to master block at 4B
Copied mapped pin B from extension 4C to master block at 4B
Copied mapped pin K from extension 4C to master block at 4B
Copied mapped pin P from extension 4C to master block at 4B
Copied mapped pin T from extension 4C to master block at 4B
Moved connection from extension 4C pin B to be from master at 4B
Processing extension from block at 1D (Database ID=188379) to 1E (Database ID=188380)
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Copied connection from extension output pin A to master block at 1D
Removed 29 outputs from Gate at 1D to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 1H to ignored block(s) or identical signal names
Added LAMP signal LAMP_15A1C06
Generating Statement for block at 2A with output pin(s) of OUT_2A_B
	and inputs of OUT_3B_D
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of 
	and inputs of OUT_2A_B
	and logic function of Lamp
Generating Statement for block at 4B with output pin(s) of OUT_4B_F, OUT_4B_B
	and inputs of PS_LOGIC_GATE_B,PS_LOGIC_RING_ON_ADVANCE_1,MS_LOGIC_GATE_B,PS_LOGIC_RING_OFF_ADVANCE_1,MS_PROGRAM_RESET_3
	and logic function of Trigger
Generating Statement for block at 3B with output pin(s) of OUT_3B_D, OUT_3B_D, OUT_3B_D
	and inputs of OUT_4B_F
	and logic function of NOT
Generating Statement for block at 3C with output pin(s) of OUT_3C_C, OUT_3C_C
	and inputs of OUT_4B_B
	and logic function of NOT
Generating Statement for block at 1D with output pin(s) of OUT_1D_A
	and inputs of OUT_3B_D
	and logic function of Special
Generating Statement for block at 1H with output pin(s) of OUT_1H_R
	and inputs of OUT_3C_C
	and logic function of NOT
Generating output sheet edge signal assignment to 
	signal MS_LOGIC_GATE_C
	from gate output OUT_3B_D
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_C
	from gate output OUT_3C_C
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_C_1
	from gate output OUT_1D_A
Generating output sheet edge signal assignment to 
	signal MS_LOGIC_GATE_C_1
	from gate output OUT_1H_R
