<profile>

<section name = "Vitis HLS Report for 'delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP'" level="0">
<item name = "Date">Sat Jan 24 12:39:31 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">snn_delta_encoding</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">58823, 58823, 0.588 ms, 0.588 ms, 58803, 58803, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TIME_LOOP_PIXEL_LOOP">58821, 58821, 25, 3, 3, 19600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 572, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 6, 348, 759, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 559, -</column>
<column name="Register">-, -, 1598, 512, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U9">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U11">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U10">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="mul_5ns_11ns_15_1_1_U13">mul_5ns_11ns_15_1_1, 0, 1, 0, 6, 0</column>
<column name="sparsemux_17_3_32_1_1_U12">sparsemux_17_3_32_1_1, 0, 0, 0, 42, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln136_1_fu_610_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln136_fu_469_p2">+, 0, 0, 20, 15, 1</column>
<column name="add_ln137_fu_533_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln141_1_fu_643_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln141_fu_648_p2">+, 0, 0, 64, 64, 64</column>
<column name="and_ln144_fu_693_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state20_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_pp0_stage2_iter7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state25_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1201">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1207">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1211">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op152_fcmp_state17">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op66_readreq_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred672_state23">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred699_state23">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred725_state23">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred751_state23">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred777_state23">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred803_state23">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred829_state23">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred855_state23">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_415_p2">and, 0, 0, 2, 1, 1</column>
<column name="first_iter_0_fu_492_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="icmp_ln136_fu_463_p2">icmp, 0, 0, 20, 15, 15</column>
<column name="icmp_ln137_fu_478_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="icmp_ln144_1_fu_677_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln144_2_fu_522_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln144_3_fu_528_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln144_fu_671_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="ap_block_pp0_stage0_00001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_io">or, 0, 0, 2, 1, 1</column>
<column name="or_ln144_1_fu_689_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln144_fu_683_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln136_1_fu_616_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln136_fu_484_p3">select, 0, 0, 10, 1, 1</column>
<column name="empty_30_fu_706_p2">shl, 0, 0, 9, 1, 4</column>
<column name="empty_31_fu_775_p2">shl, 0, 0, 100, 32, 32</column>
<column name="shl_ln145_2_fu_737_p2">shl, 0, 0, 71, 1, 25</column>
<column name="shl_ln145_fu_719_p2">shl, 0, 0, 9, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter8">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_storereflowmerge_phi_fu_395_p4">14, 3, 32, 96</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 15, 30</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_403_opcode">14, 3, 2, 6</column>
<column name="grp_fu_403_p0">14, 3, 32, 96</column>
<column name="grp_fu_403_p1">14, 3, 32, 96</column>
<column name="grp_fu_411_opcode">14, 3, 5, 15</column>
<column name="grp_fu_411_p1">14, 3, 32, 96</column>
<column name="i_fu_160">9, 2, 10, 20</column>
<column name="indvar_flatten_fu_168">9, 2, 15, 30</column>
<column name="integrator_1_address0_local">14, 3, 7, 21</column>
<column name="integrator_1_d0_local">14, 3, 32, 96</column>
<column name="integrator_2_address0_local">14, 3, 7, 21</column>
<column name="integrator_2_d0_local">14, 3, 32, 96</column>
<column name="integrator_3_address0_local">14, 3, 7, 21</column>
<column name="integrator_3_d0_local">14, 3, 32, 96</column>
<column name="integrator_4_address0_local">14, 3, 7, 21</column>
<column name="integrator_4_d0_local">14, 3, 32, 96</column>
<column name="integrator_5_address0_local">14, 3, 7, 21</column>
<column name="integrator_5_d0_local">14, 3, 32, 96</column>
<column name="integrator_6_address0_local">14, 3, 7, 21</column>
<column name="integrator_6_d0_local">14, 3, 32, 96</column>
<column name="integrator_7_address0_local">14, 3, 7, 21</column>
<column name="integrator_7_d0_local">14, 3, 32, 96</column>
<column name="integrator_address0_local">14, 3, 7, 21</column>
<column name="integrator_d0_local">14, 3, 32, 96</column>
<column name="m_axi_gmem_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem_WDATA">14, 3, 32, 96</column>
<column name="m_axi_gmem_WSTRB">14, 3, 4, 12</column>
<column name="t_fu_164">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln141_reg_976">64, 0, 64, 0</column>
<column name="add_reg_961">32, 0, 32, 0</column>
<column name="and_ln144_1_reg_988">1, 0, 1, 0</column>
<column name="and_ln144_reg_983">1, 0, 1, 0</column>
<column name="and_ln148_reg_1012">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_predicate_pred672_state23">1, 0, 1, 0</column>
<column name="ap_predicate_pred699_state23">1, 0, 1, 0</column>
<column name="ap_predicate_pred725_state23">1, 0, 1, 0</column>
<column name="ap_predicate_pred751_state23">1, 0, 1, 0</column>
<column name="ap_predicate_pred777_state23">1, 0, 1, 0</column>
<column name="ap_predicate_pred803_state23">1, 0, 1, 0</column>
<column name="ap_predicate_pred829_state23">1, 0, 1, 0</column>
<column name="ap_predicate_pred855_state23">1, 0, 1, 0</column>
<column name="empty_27_reg_956">15, 0, 15, 0</column>
<column name="empty_29_reg_992">2, 0, 2, 0</column>
<column name="empty_30_reg_997">4, 0, 4, 0</column>
<column name="empty_31_reg_1028">32, 0, 32, 0</column>
<column name="first_iter_0_reg_858">1, 0, 1, 0</column>
<column name="gmem_addr_2_reg_1016">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_941">32, 0, 32, 0</column>
<column name="i_fu_160">10, 0, 10, 0</column>
<column name="icmp_ln136_reg_842">1, 0, 1, 0</column>
<column name="icmp_ln137_reg_846">1, 0, 1, 0</column>
<column name="icmp_ln144_2_reg_873">1, 0, 1, 0</column>
<column name="icmp_ln144_3_reg_878">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_168">15, 0, 15, 0</column>
<column name="integrator_1_addr_reg_889">7, 0, 7, 0</column>
<column name="integrator_2_addr_reg_895">7, 0, 7, 0</column>
<column name="integrator_3_addr_reg_901">7, 0, 7, 0</column>
<column name="integrator_4_addr_reg_907">7, 0, 7, 0</column>
<column name="integrator_5_addr_reg_913">7, 0, 7, 0</column>
<column name="integrator_6_addr_reg_919">7, 0, 7, 0</column>
<column name="integrator_7_addr_reg_925">7, 0, 7, 0</column>
<column name="integrator_addr_reg_883">7, 0, 7, 0</column>
<column name="mul_reg_936">32, 0, 32, 0</column>
<column name="p_cast_cast_cast_reg_837">64, 0, 64, 0</column>
<column name="reg_429">32, 0, 32, 0</column>
<column name="select_ln136_1_reg_951">5, 0, 5, 0</column>
<column name="select_ln136_reg_851">10, 0, 10, 0</column>
<column name="shl_ln145_2_reg_1007">25, 0, 25, 0</column>
<column name="shl_ln145_reg_1002">4, 0, 4, 0</column>
<column name="t_fu_164">5, 0, 5, 0</column>
<column name="tmp_reg_931">32, 0, 32, 0</column>
<column name="trunc_ln137_reg_862">3, 0, 3, 0</column>
<column name="and_ln144_1_reg_988">64, 32, 1, 0</column>
<column name="and_ln148_reg_1012">64, 32, 1, 0</column>
<column name="icmp_ln136_reg_842">64, 32, 1, 0</column>
<column name="icmp_ln137_reg_846">64, 32, 1, 0</column>
<column name="icmp_ln144_2_reg_873">64, 32, 1, 0</column>
<column name="icmp_ln144_3_reg_878">64, 32, 1, 0</column>
<column name="integrator_1_addr_reg_889">64, 32, 7, 0</column>
<column name="integrator_2_addr_reg_895">64, 32, 7, 0</column>
<column name="integrator_3_addr_reg_901">64, 32, 7, 0</column>
<column name="integrator_4_addr_reg_907">64, 32, 7, 0</column>
<column name="integrator_5_addr_reg_913">64, 32, 7, 0</column>
<column name="integrator_6_addr_reg_919">64, 32, 7, 0</column>
<column name="integrator_7_addr_reg_925">64, 32, 7, 0</column>
<column name="integrator_addr_reg_883">64, 32, 7, 0</column>
<column name="select_ln136_reg_851">64, 32, 10, 0</column>
<column name="trunc_ln137_reg_862">64, 32, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="threshold">in, 32, ap_none, threshold, scalar</column>
<column name="sub1_to_int">in, 31, ap_none, sub1_to_int, scalar</column>
<column name="empty">in, 23, ap_none, empty, scalar</column>
<column name="spikes">in, 64, ap_none, spikes, scalar</column>
<column name="integrator_address0">out, 7, ap_memory, integrator, array</column>
<column name="integrator_ce0">out, 1, ap_memory, integrator, array</column>
<column name="integrator_we0">out, 1, ap_memory, integrator, array</column>
<column name="integrator_d0">out, 32, ap_memory, integrator, array</column>
<column name="integrator_address1">out, 7, ap_memory, integrator, array</column>
<column name="integrator_ce1">out, 1, ap_memory, integrator, array</column>
<column name="integrator_q1">in, 32, ap_memory, integrator, array</column>
<column name="integrator_1_address0">out, 7, ap_memory, integrator_1, array</column>
<column name="integrator_1_ce0">out, 1, ap_memory, integrator_1, array</column>
<column name="integrator_1_we0">out, 1, ap_memory, integrator_1, array</column>
<column name="integrator_1_d0">out, 32, ap_memory, integrator_1, array</column>
<column name="integrator_1_address1">out, 7, ap_memory, integrator_1, array</column>
<column name="integrator_1_ce1">out, 1, ap_memory, integrator_1, array</column>
<column name="integrator_1_q1">in, 32, ap_memory, integrator_1, array</column>
<column name="integrator_2_address0">out, 7, ap_memory, integrator_2, array</column>
<column name="integrator_2_ce0">out, 1, ap_memory, integrator_2, array</column>
<column name="integrator_2_we0">out, 1, ap_memory, integrator_2, array</column>
<column name="integrator_2_d0">out, 32, ap_memory, integrator_2, array</column>
<column name="integrator_2_address1">out, 7, ap_memory, integrator_2, array</column>
<column name="integrator_2_ce1">out, 1, ap_memory, integrator_2, array</column>
<column name="integrator_2_q1">in, 32, ap_memory, integrator_2, array</column>
<column name="integrator_3_address0">out, 7, ap_memory, integrator_3, array</column>
<column name="integrator_3_ce0">out, 1, ap_memory, integrator_3, array</column>
<column name="integrator_3_we0">out, 1, ap_memory, integrator_3, array</column>
<column name="integrator_3_d0">out, 32, ap_memory, integrator_3, array</column>
<column name="integrator_3_address1">out, 7, ap_memory, integrator_3, array</column>
<column name="integrator_3_ce1">out, 1, ap_memory, integrator_3, array</column>
<column name="integrator_3_q1">in, 32, ap_memory, integrator_3, array</column>
<column name="integrator_4_address0">out, 7, ap_memory, integrator_4, array</column>
<column name="integrator_4_ce0">out, 1, ap_memory, integrator_4, array</column>
<column name="integrator_4_we0">out, 1, ap_memory, integrator_4, array</column>
<column name="integrator_4_d0">out, 32, ap_memory, integrator_4, array</column>
<column name="integrator_4_address1">out, 7, ap_memory, integrator_4, array</column>
<column name="integrator_4_ce1">out, 1, ap_memory, integrator_4, array</column>
<column name="integrator_4_q1">in, 32, ap_memory, integrator_4, array</column>
<column name="integrator_5_address0">out, 7, ap_memory, integrator_5, array</column>
<column name="integrator_5_ce0">out, 1, ap_memory, integrator_5, array</column>
<column name="integrator_5_we0">out, 1, ap_memory, integrator_5, array</column>
<column name="integrator_5_d0">out, 32, ap_memory, integrator_5, array</column>
<column name="integrator_5_address1">out, 7, ap_memory, integrator_5, array</column>
<column name="integrator_5_ce1">out, 1, ap_memory, integrator_5, array</column>
<column name="integrator_5_q1">in, 32, ap_memory, integrator_5, array</column>
<column name="integrator_6_address0">out, 7, ap_memory, integrator_6, array</column>
<column name="integrator_6_ce0">out, 1, ap_memory, integrator_6, array</column>
<column name="integrator_6_we0">out, 1, ap_memory, integrator_6, array</column>
<column name="integrator_6_d0">out, 32, ap_memory, integrator_6, array</column>
<column name="integrator_6_address1">out, 7, ap_memory, integrator_6, array</column>
<column name="integrator_6_ce1">out, 1, ap_memory, integrator_6, array</column>
<column name="integrator_6_q1">in, 32, ap_memory, integrator_6, array</column>
<column name="integrator_7_address0">out, 7, ap_memory, integrator_7, array</column>
<column name="integrator_7_ce0">out, 1, ap_memory, integrator_7, array</column>
<column name="integrator_7_we0">out, 1, ap_memory, integrator_7, array</column>
<column name="integrator_7_d0">out, 32, ap_memory, integrator_7, array</column>
<column name="integrator_7_address1">out, 7, ap_memory, integrator_7, array</column>
<column name="integrator_7_ce1">out, 1, ap_memory, integrator_7, array</column>
<column name="integrator_7_q1">in, 32, ap_memory, integrator_7, array</column>
<column name="leak">in, 32, ap_none, leak, scalar</column>
<column name="p_cast_cast">in, 62, ap_none, p_cast_cast, scalar</column>
<column name="sub1">in, 32, ap_none, sub1, scalar</column>
</table>
</item>
</section>
</profile>
