<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: /home/georg/Ã–ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/STM8AF_STM8S.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_25096823495616c066256babbf372c7d.html">stm8</a></li><li class="navelem"><a class="el" href="dir_469f908c52490a5ec5adb796ebfdc9b0.html">stm8af_stm8s</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STM8AF_STM8S.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for STM8AF_STM8S.h:</div>
<div class="dyncontent">
<div class="center"><img src="_s_t_m8_a_f___s_t_m8_s_8h__incl.png" border="0" usemap="#_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stm8af__stm8s_2_s_t_m8_a_f___s_t_m8_s_8h" alt=""/></div>
</div>
</div>
<p><a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_o_r_t__t.html">PORT_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">structure for controlling pins in PORT mode (PORTx, x=A..I)  <a href="struct_p_o_r_t__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h__t.html">FLASH_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct to control write/erase of flash memory (FLASH)  <a href="struct_f_l_a_s_h__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html">EXTI_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring external port interrupts (EXTI)  <a href="struct_e_x_t_i__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_s_t__t.html">RST_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for determining reset source (RST)  <a href="struct_r_s_t__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html">CLK_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring/monitoring clock module (CLK)  <a href="struct_c_l_k__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g__t.html">WWDG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Window Watchdog registers (WWDG)  <a href="struct_w_w_d_g__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g__t.html">IWDG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Independent Timeout Watchdog registers (IWDG)  <a href="struct_i_w_d_g__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_w_u__t.html">AWU_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for cofiguring the Auto Wake-Up Module (AWU)  <a href="struct_a_w_u__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_e_e_p__t.html">BEEP_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for beeper control (BEEP)  <a href="struct_b_e_e_p__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html">SPI_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling SPI module (SPI)  <a href="struct_s_p_i__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html">I2C_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling I2C module (I2C)  <a href="struct_i2_c__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t1__t.html">UART1_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter 1 (UART1)  <a href="struct_u_a_r_t1__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t2__t.html">UART2_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter 2 (UART2)  <a href="struct_u_a_r_t2__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t3__t.html">UART3_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter 3 (UART3)  <a href="struct_u_a_r_t3__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t4__t.html">UART4_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter 4 (UART4)  <a href="struct_u_a_r_t4__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m1__t.html">TIM1_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer 1 (TIM1)  <a href="struct_t_i_m1__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__t.html">TIM2_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer 2 (TIM2)  <a href="struct_t_i_m2__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m3__t.html">TIM3_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer 3 (TIM3)  <a href="struct_t_i_m3__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html">TIM4_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 8-Bit Timer 4 (TIM4)  <a href="struct_t_i_m4__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html">TIM5_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer 5 (TIM5)  <a href="struct_t_i_m5__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m6__t.html">TIM6_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 8-Bit Timer 6 (TIM6)  <a href="struct_t_i_m6__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c1__t.html">ADC1_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct containing Analog Digital Converter 1 (ADC1)  <a href="struct_a_d_c1__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c2__t.html">ADC2_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct containing Analog Digital Converter 2 (ADC2)  <a href="struct_a_d_c2__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n__t.html">CAN_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Controller Area Network Module (CAN)  <a href="struct_c_a_n__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_f_g__t.html">CFG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for Global Configuration registers (CFG)  <a href="struct_c_f_g__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html">ITC_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for setting interrupt Priority (ITC)  <a href="struct_i_t_c__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="memdesc:gae434ded5dc5380cb8376cae09b4c50c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of program flash [B]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae434ded5dc5380cb8376cae09b4c50c5">More...</a><br /></td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="memdesc:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of RAM [B]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4cef0ed61357dad5110c8f4e1a71fc75">More...</a><br /></td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;128</td></tr>
<tr class="memdesc:gaa4c6ddd97edd039f03f5dd7184179846"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of data EEPROM [B]  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4c6ddd97edd039f03f5dd7184179846">More...</a><br /></td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:gaa4311d8e88619f08acaa5b8b556487cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in program flash  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4311d8e88619f08acaa5b8b556487cf">More...</a><br /></td></tr>
<tr class="separator:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5590f8d60881132116ba80404493d5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5590f8d60881132116ba80404493d5b8">STM8_PFLASH_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_l10_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a> + <a class="el" href="group___s_t_m8_l10_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga5590f8d60881132116ba80404493d5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in program flash  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5590f8d60881132116ba80404493d5b8">More...</a><br /></td></tr>
<tr class="separator:ga5590f8d60881132116ba80404493d5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd3410d769c6cdceddc07de03d90481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:ga5cd3410d769c6cdceddc07de03d90481"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in RAM  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd3410d769c6cdceddc07de03d90481">More...</a><br /></td></tr>
<tr class="separator:ga5cd3410d769c6cdceddc07de03d90481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183be28d601434fa87e13b03b8f062a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga183be28d601434fa87e13b03b8f062a3">STM8_RAM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_l10_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a> + <a class="el" href="group___s_t_m8_l10_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga183be28d601434fa87e13b03b8f062a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in RAM  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga183be28d601434fa87e13b03b8f062a3">More...</a><br /></td></tr>
<tr class="separator:ga183be28d601434fa87e13b03b8f062a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b778a23f09a07361e2f95160db6f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="memdesc:ga84b778a23f09a07361e2f95160db6f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in EEPROM  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga84b778a23f09a07361e2f95160db6f7f">More...</a><br /></td></tr>
<tr class="separator:ga84b778a23f09a07361e2f95160db6f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a13026c4f9ac4f6002961283890245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga30a13026c4f9ac4f6002961283890245">STM8_EEPROM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_l10_x.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a> + <a class="el" href="group___s_t_m8_l10_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga30a13026c4f9ac4f6002961283890245"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in EEPROM  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga30a13026c4f9ac4f6002961283890245">More...</a><br /></td></tr>
<tr class="separator:ga30a13026c4f9ac4f6002961283890245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69180e63aeb3ba766d253dac3665dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab69180e63aeb3ba766d253dac3665dd7">STM8_ADDR_WIDTH</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab69180e63aeb3ba766d253dac3665dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of address space  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab69180e63aeb3ba766d253dac3665dd7">More...</a><br /></td></tr>
<tr class="separator:gab69180e63aeb3ba766d253dac3665dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f1e303fb20029fec7158f951171d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20f1e303fb20029fec7158f951171d0d">STM8_MEM_POINTER_T</a>&#160;&#160;&#160;uint16_t</td></tr>
<tr class="memdesc:ga20f1e303fb20029fec7158f951171d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">address variable type  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga20f1e303fb20029fec7158f951171d0d">More...</a><br /></td></tr>
<tr class="separator:ga20f1e303fb20029fec7158f951171d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71ae9e2636f338ab99462fee142ff8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac71ae9e2636f338ab99462fee142ff8a">ISR_HANDLER</a>(func,  irq)&#160;&#160;&#160;void func(void) __interrupt(irq)</td></tr>
<tr class="memdesc:gac71ae9e2636f338ab99462fee142ff8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for interrupt service routine  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac71ae9e2636f338ab99462fee142ff8a">More...</a><br /></td></tr>
<tr class="separator:gac71ae9e2636f338ab99462fee142ff8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81cb997f3c72f8b2329819e29af6fdc5">ISR_HANDLER_TRAP</a>(func)&#160;&#160;&#160;void func() __trap</td></tr>
<tr class="memdesc:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for trap service routine  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga81cb997f3c72f8b2329819e29af6fdc5">More...</a><br /></td></tr>
<tr class="separator:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fda6bb7696991797c925f968234b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad99fda6bb7696991797c925f968234b9">NOP</a>()&#160;&#160;&#160;__asm__(&quot;nop&quot;)</td></tr>
<tr class="memdesc:gad99fda6bb7696991797c925f968234b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">perform a nop() operation (=minimum delay)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad99fda6bb7696991797c925f968234b9">More...</a><br /></td></tr>
<tr class="separator:gad99fda6bb7696991797c925f968234b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac136489c5ba4794566532004267967f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac136489c5ba4794566532004267967f8">DISABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;sim&quot;)</td></tr>
<tr class="memdesc:gac136489c5ba4794566532004267967f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable interrupt handling  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac136489c5ba4794566532004267967f8">More...</a><br /></td></tr>
<tr class="separator:gac136489c5ba4794566532004267967f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca2cec1256c982e354114e155314354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ca2cec1256c982e354114e155314354">ENABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;rim&quot;)</td></tr>
<tr class="memdesc:ga7ca2cec1256c982e354114e155314354"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable interrupt handling  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ca2cec1256c982e354114e155314354">More...</a><br /></td></tr>
<tr class="separator:ga7ca2cec1256c982e354114e155314354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa30e473ec4a616bd5bbbe41e014203a2">TRIGGER_TRAP</a>&#160;&#160;&#160;__asm__(&quot;trap&quot;)</td></tr>
<tr class="memdesc:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa30e473ec4a616bd5bbbe41e014203a2">More...</a><br /></td></tr>
<tr class="separator:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005ed1b077a9da0cd4b368e52054120d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga005ed1b077a9da0cd4b368e52054120d">WAIT_FOR_INTERRUPT</a>()&#160;&#160;&#160;__asm__(&quot;wfi&quot;)</td></tr>
<tr class="memdesc:ga005ed1b077a9da0cd4b368e52054120d"><td class="mdescLeft">&#160;</td><td class="mdescRight">stop code execution and wait for interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga005ed1b077a9da0cd4b368e52054120d">More...</a><br /></td></tr>
<tr class="separator:ga005ed1b077a9da0cd4b368e52054120d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga21e7cca4a83cfcfc857a55474fceeaa4">ENTER_HALT</a>()&#160;&#160;&#160;__asm__(&quot;halt&quot;)</td></tr>
<tr class="memdesc:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">put controller to HALT mode  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga21e7cca4a83cfcfc857a55474fceeaa4">More...</a><br /></td></tr>
<tr class="separator:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f3754e033deb3bae76086aa8c9d9ac8">SW_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a>=0xBF)</td></tr>
<tr class="memdesc:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset controller via WWGD module  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f3754e033deb3bae76086aa8c9d9ac8">More...</a><br /></td></tr>
<tr class="separator:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c13b591e31e775a43f76d75390ad66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;unsigned int</td></tr>
<tr class="memdesc:ga71c13b591e31e775a43f76d75390ad66"><td class="mdescLeft">&#160;</td><td class="mdescRight">data type in bit structs (follow C90 standard)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga71c13b591e31e775a43f76d75390ad66">More...</a><br /></td></tr>
<tr class="separator:ga71c13b591e31e775a43f76d75390ad66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(type,  addr)&#160;&#160;&#160;(*((volatile type*) (addr)))</td></tr>
<tr class="memdesc:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">peripheral register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2a3629fd36066aaa3b7191062dc9a1a">More...</a><br /></td></tr>
<tr class="separator:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e0f0abf4612b477e63eb15aa72520b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10e0f0abf4612b477e63eb15aa72520b">__TLI_VECTOR__</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga10e0f0abf4612b477e63eb15aa72520b"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq0 - External Top Level interrupt (TLI) for pin PD7  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga10e0f0abf4612b477e63eb15aa72520b">More...</a><br /></td></tr>
<tr class="separator:ga10e0f0abf4612b477e63eb15aa72520b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8939b36783781bcad22591f9140724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c8939b36783781bcad22591f9140724">__AWU_VECTOR__</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga1c8939b36783781bcad22591f9140724"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq1 - Auto Wake Up from Halt interrupt (AWU)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c8939b36783781bcad22591f9140724">More...</a><br /></td></tr>
<tr class="separator:ga1c8939b36783781bcad22591f9140724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2c25808a94983dc377dc2944bc0e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea2c25808a94983dc377dc2944bc0e7d">__CLK_VECTOR__</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaea2c25808a94983dc377dc2944bc0e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq2 - Clock Controller interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaea2c25808a94983dc377dc2944bc0e7d">More...</a><br /></td></tr>
<tr class="separator:gaea2c25808a94983dc377dc2944bc0e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db898951e3fba06633742b25af588c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2db898951e3fba06633742b25af588c1">__PORTA_VECTOR__</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga2db898951e3fba06633742b25af588c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq3 - External interrupt 0 (GPIOA)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2db898951e3fba06633742b25af588c1">More...</a><br /></td></tr>
<tr class="separator:ga2db898951e3fba06633742b25af588c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83532626326ed14f1bbda7d7a0fad37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83532626326ed14f1bbda7d7a0fad37a">__PORTB_VECTOR__</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga83532626326ed14f1bbda7d7a0fad37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq4 - External interrupt 1 (GPIOB)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga83532626326ed14f1bbda7d7a0fad37a">More...</a><br /></td></tr>
<tr class="separator:ga83532626326ed14f1bbda7d7a0fad37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434d9fea03b7e6b5d127470ecaf15357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga434d9fea03b7e6b5d127470ecaf15357">__PORTC_VECTOR__</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga434d9fea03b7e6b5d127470ecaf15357"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq5 - External interrupt 2 (GPIOC)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga434d9fea03b7e6b5d127470ecaf15357">More...</a><br /></td></tr>
<tr class="separator:ga434d9fea03b7e6b5d127470ecaf15357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae699cbd2f9f65abd748948082e0de8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae699cbd2f9f65abd748948082e0de8e4">__PORTD_VECTOR__</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gae699cbd2f9f65abd748948082e0de8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq6 - External interrupt 3 (GPIOD)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae699cbd2f9f65abd748948082e0de8e4">More...</a><br /></td></tr>
<tr class="separator:gae699cbd2f9f65abd748948082e0de8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09edfe8d408839f11ae57d2d7fbd08e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09edfe8d408839f11ae57d2d7fbd08e9">__PORTE_VECTOR__</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga09edfe8d408839f11ae57d2d7fbd08e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq7 - External interrupt 4 (GPIOE)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga09edfe8d408839f11ae57d2d7fbd08e9">More...</a><br /></td></tr>
<tr class="separator:ga09edfe8d408839f11ae57d2d7fbd08e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf480f9d346427517ae258c939469bc12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf480f9d346427517ae258c939469bc12">__CAN_RX_VECTOR__</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaf480f9d346427517ae258c939469bc12"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq8 - CAN receive interrupt (shared with __PORTF_VECTOR__)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf480f9d346427517ae258c939469bc12">More...</a><br /></td></tr>
<tr class="separator:gaf480f9d346427517ae258c939469bc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199618d57ec79968c0d9ad2b7f45db6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga199618d57ec79968c0d9ad2b7f45db6c">__PORTF_VECTOR__</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga199618d57ec79968c0d9ad2b7f45db6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq8 - External interrupt 5 (GPIOF, shared with __CAN_RX_VECTOR__)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga199618d57ec79968c0d9ad2b7f45db6c">More...</a><br /></td></tr>
<tr class="separator:ga199618d57ec79968c0d9ad2b7f45db6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc19549f0ad4c8296fc35e61c91b444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bc19549f0ad4c8296fc35e61c91b444">__CAN_TX_VECTOR__</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga7bc19549f0ad4c8296fc35e61c91b444"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq9 - CAN transmit interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bc19549f0ad4c8296fc35e61c91b444">More...</a><br /></td></tr>
<tr class="separator:ga7bc19549f0ad4c8296fc35e61c91b444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329ec716ed4f8b967e6144f111c133f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga329ec716ed4f8b967e6144f111c133f7">__SPI_VECTOR__</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga329ec716ed4f8b967e6144f111c133f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq10 - SPI End of transfer interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga329ec716ed4f8b967e6144f111c133f7">More...</a><br /></td></tr>
<tr class="separator:ga329ec716ed4f8b967e6144f111c133f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a399b1b4029cd6c6297f07f9b1cd0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a399b1b4029cd6c6297f07f9b1cd0e9">__TIM1_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga5a399b1b4029cd6c6297f07f9b1cd0e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq11 - TIM1 Update/Overflow/Trigger/Break interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a399b1b4029cd6c6297f07f9b1cd0e9">More...</a><br /></td></tr>
<tr class="separator:ga5a399b1b4029cd6c6297f07f9b1cd0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16368ba3b2d06a53c8e54111241d6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae16368ba3b2d06a53c8e54111241d6f8">__TIM1_CAPCOM_VECTOR__</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gae16368ba3b2d06a53c8e54111241d6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq12 - TIM1 Capture/Compare interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae16368ba3b2d06a53c8e54111241d6f8">More...</a><br /></td></tr>
<tr class="separator:gae16368ba3b2d06a53c8e54111241d6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad5e2d410ea9a4bb9d5089a493c02cbdc">__TIM2_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq13 - TIM2 Update/overflow interrupt (shared with __TIM5_UPD_OVF_VECTOR__)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad5e2d410ea9a4bb9d5089a493c02cbdc">More...</a><br /></td></tr>
<tr class="separator:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215cacdd9ad0e61a572380f2af9aad9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga215cacdd9ad0e61a572380f2af9aad9f">__TIM5_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga215cacdd9ad0e61a572380f2af9aad9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq13 - TIM5 Update/overflow interrupt (shared with __TIM2_UPD_OVF_VECTOR__)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga215cacdd9ad0e61a572380f2af9aad9f">More...</a><br /></td></tr>
<tr class="separator:ga215cacdd9ad0e61a572380f2af9aad9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97c4a27daf181403bfc42fb4a22d6aab">__TIM2_CAPCOM_VECTOR__</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq14 - TIM2 Capture/Compare interrupt (shared with __TIM5_CAPCOM_VECTOR__)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97c4a27daf181403bfc42fb4a22d6aab">More...</a><br /></td></tr>
<tr class="separator:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb52b427591bce91ab11ad4d683b415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bb52b427591bce91ab11ad4d683b415">__TIM3_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga1bb52b427591bce91ab11ad4d683b415"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq15 - TIM3 Update/overflow interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bb52b427591bce91ab11ad4d683b415">More...</a><br /></td></tr>
<tr class="separator:ga1bb52b427591bce91ab11ad4d683b415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2554a332f0d8e5c044b2567869e6a375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2554a332f0d8e5c044b2567869e6a375">__TIM3_CAPCOM_VECTOR__</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga2554a332f0d8e5c044b2567869e6a375"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq16 - TIM3 Capture/Compare interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2554a332f0d8e5c044b2567869e6a375">More...</a><br /></td></tr>
<tr class="separator:ga2554a332f0d8e5c044b2567869e6a375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0f72b6880aaf0d78e5e95ec1b374c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd0f72b6880aaf0d78e5e95ec1b374c6">__UART1_TXE_VECTOR__</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gabd0f72b6880aaf0d78e5e95ec1b374c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq17 - USART/UART1 send (TX empty) interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabd0f72b6880aaf0d78e5e95ec1b374c6">More...</a><br /></td></tr>
<tr class="separator:gabd0f72b6880aaf0d78e5e95ec1b374c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a862d1a394849bff8aa0d6fa52ad921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a862d1a394849bff8aa0d6fa52ad921">__UART1_RXF_VECTOR__</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga8a862d1a394849bff8aa0d6fa52ad921"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq18 - USART/UART1 receive (RX full) interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a862d1a394849bff8aa0d6fa52ad921">More...</a><br /></td></tr>
<tr class="separator:ga8a862d1a394849bff8aa0d6fa52ad921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f5f7f387ab84a66166d97d86313fc02">__I2C_VECTOR__</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga5f5f7f387ab84a66166d97d86313fc02"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq19 - I2C interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f5f7f387ab84a66166d97d86313fc02">More...</a><br /></td></tr>
<tr class="separator:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531ffa60cfc051cc2eb3d773ea42f4c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga531ffa60cfc051cc2eb3d773ea42f4c5">__UART2_TXE_VECTOR__</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga531ffa60cfc051cc2eb3d773ea42f4c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq20 - UART2 send (TX empty) interrupt (shared with __UART3_TXE_VECTOR__ and __UART4_TXE_VECTOR__)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga531ffa60cfc051cc2eb3d773ea42f4c5">More...</a><br /></td></tr>
<tr class="separator:ga531ffa60cfc051cc2eb3d773ea42f4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362f4a2d19b12e8e2bcb7773eccd248b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga362f4a2d19b12e8e2bcb7773eccd248b">__UART2_RXF_VECTOR__</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga362f4a2d19b12e8e2bcb7773eccd248b"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq21 - UART2 receive (RX full) interrupt (shared with __UART3_RXF_VECTOR__ and __UART4_RXF_VECTOR__)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga362f4a2d19b12e8e2bcb7773eccd248b">More...</a><br /></td></tr>
<tr class="separator:ga362f4a2d19b12e8e2bcb7773eccd248b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33cbd0d0388f55441e92ec86e0b2f097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33cbd0d0388f55441e92ec86e0b2f097">__ADC1_VECTOR__</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga33cbd0d0388f55441e92ec86e0b2f097"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq22 - ADC1 end of conversion (shared with __ADC2_VECTOR__)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga33cbd0d0388f55441e92ec86e0b2f097">More...</a><br /></td></tr>
<tr class="separator:ga33cbd0d0388f55441e92ec86e0b2f097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab972860d5037d9803c2b8726c47601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ab972860d5037d9803c2b8726c47601">__TIM4_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga9ab972860d5037d9803c2b8726c47601"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq23 - TIM4 Update/Overflow interrupt (shared with __TIM6_UPD_OVF_VECTOR__)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ab972860d5037d9803c2b8726c47601">More...</a><br /></td></tr>
<tr class="separator:ga9ab972860d5037d9803c2b8726c47601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">__FLASH_VECTOR__</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq24 - flash interrupt  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">More...</a><br /></td></tr>
<tr class="separator:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785b75aab26a91112fb8eaabb5d8d053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga785b75aab26a91112fb8eaabb5d8d053">_GPIOA</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_l10_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>)</td></tr>
<tr class="memdesc:ga785b75aab26a91112fb8eaabb5d8d053"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A struct/bit access  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga785b75aab26a91112fb8eaabb5d8d053">More...</a><br /></td></tr>
<tr class="separator:ga785b75aab26a91112fb8eaabb5d8d053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1bd9351c66fbc48bdec1f518136930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d1bd9351c66fbc48bdec1f518136930">_GPIOA_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga6d1bd9351c66fbc48bdec1f518136930"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A output register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d1bd9351c66fbc48bdec1f518136930">More...</a><br /></td></tr>
<tr class="separator:ga6d1bd9351c66fbc48bdec1f518136930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f237052c83509d4b07ccb9b036d5c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f237052c83509d4b07ccb9b036d5c6a">_GPIOA_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3f237052c83509d4b07ccb9b036d5c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A input register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f237052c83509d4b07ccb9b036d5c6a">More...</a><br /></td></tr>
<tr class="separator:ga3f237052c83509d4b07ccb9b036d5c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78802331260681388130f02b213311a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab78802331260681388130f02b213311a">_GPIOA_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gab78802331260681388130f02b213311a"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A direction register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab78802331260681388130f02b213311a">More...</a><br /></td></tr>
<tr class="separator:gab78802331260681388130f02b213311a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f386357df5be3e0946c9792706ed7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f386357df5be3e0946c9792706ed7a2">_GPIOA_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga0f386357df5be3e0946c9792706ed7a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A control register 1  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f386357df5be3e0946c9792706ed7a2">More...</a><br /></td></tr>
<tr class="separator:ga0f386357df5be3e0946c9792706ed7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f1e38a562526aac191155db068d254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48f1e38a562526aac191155db068d254">_GPIOA_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga48f1e38a562526aac191155db068d254"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A control register 2  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga48f1e38a562526aac191155db068d254">More...</a><br /></td></tr>
<tr class="separator:ga48f1e38a562526aac191155db068d254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ebf06f9d07ee2ad15ac816fafccfd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga19ebf06f9d07ee2ad15ac816fafccfd0">_GPIOB</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_l10_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>)</td></tr>
<tr class="memdesc:ga19ebf06f9d07ee2ad15ac816fafccfd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B struct/bit access  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga19ebf06f9d07ee2ad15ac816fafccfd0">More...</a><br /></td></tr>
<tr class="separator:ga19ebf06f9d07ee2ad15ac816fafccfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d837a006960989967c50aa6b8d9b3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d837a006960989967c50aa6b8d9b3bc">_GPIOB_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9d837a006960989967c50aa6b8d9b3bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B output register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d837a006960989967c50aa6b8d9b3bc">More...</a><br /></td></tr>
<tr class="separator:ga9d837a006960989967c50aa6b8d9b3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77daf520f43ed33805b178acf87a8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa77daf520f43ed33805b178acf87a8f2">_GPIOB_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaa77daf520f43ed33805b178acf87a8f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B input register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa77daf520f43ed33805b178acf87a8f2">More...</a><br /></td></tr>
<tr class="separator:gaa77daf520f43ed33805b178acf87a8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6fc190e49262bd7df3b546e651be45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c6fc190e49262bd7df3b546e651be45">_GPIOB_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3c6fc190e49262bd7df3b546e651be45"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B direction register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c6fc190e49262bd7df3b546e651be45">More...</a><br /></td></tr>
<tr class="separator:ga3c6fc190e49262bd7df3b546e651be45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c53e6b18e4693f999d3efa55728ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga78c53e6b18e4693f999d3efa55728ee4">_GPIOB_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga78c53e6b18e4693f999d3efa55728ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B control register 1  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga78c53e6b18e4693f999d3efa55728ee4">More...</a><br /></td></tr>
<tr class="separator:ga78c53e6b18e4693f999d3efa55728ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2945822b14b4c44733b6cf722c147e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d2945822b14b4c44733b6cf722c147e">_GPIOB_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga1d2945822b14b4c44733b6cf722c147e"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B control register 2  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d2945822b14b4c44733b6cf722c147e">More...</a><br /></td></tr>
<tr class="separator:ga1d2945822b14b4c44733b6cf722c147e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c2f0ed62e49162447a9fd2f2638f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5c2f0ed62e49162447a9fd2f2638f92">_GPIOC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_l10_x.html#ga338bd747aa3a7c9bb5f75036a189f348">PORTC_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa5c2f0ed62e49162447a9fd2f2638f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">port C struct/bit access  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5c2f0ed62e49162447a9fd2f2638f92">More...</a><br /></td></tr>
<tr class="separator:gaa5c2f0ed62e49162447a9fd2f2638f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf268357d1d08500f37eb92ff3dc4695f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf268357d1d08500f37eb92ff3dc4695f">_GPIOC_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga338bd747aa3a7c9bb5f75036a189f348">PORTC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf268357d1d08500f37eb92ff3dc4695f"><td class="mdescLeft">&#160;</td><td class="mdescRight">port C output register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf268357d1d08500f37eb92ff3dc4695f">More...</a><br /></td></tr>
<tr class="separator:gaf268357d1d08500f37eb92ff3dc4695f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4848dd08fcc21dfb0c7614f4092a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a4848dd08fcc21dfb0c7614f4092a8c">_GPIOC_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga338bd747aa3a7c9bb5f75036a189f348">PORTC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga1a4848dd08fcc21dfb0c7614f4092a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port C input register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a4848dd08fcc21dfb0c7614f4092a8c">More...</a><br /></td></tr>
<tr class="separator:ga1a4848dd08fcc21dfb0c7614f4092a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0abe4b585f4e7d00812564f6f46072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e0abe4b585f4e7d00812564f6f46072">_GPIOC_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga338bd747aa3a7c9bb5f75036a189f348">PORTC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga0e0abe4b585f4e7d00812564f6f46072"><td class="mdescLeft">&#160;</td><td class="mdescRight">port C direction register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e0abe4b585f4e7d00812564f6f46072">More...</a><br /></td></tr>
<tr class="separator:ga0e0abe4b585f4e7d00812564f6f46072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8d7560d66d6aa8fdf7366dae97b75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f8d7560d66d6aa8fdf7366dae97b75d">_GPIOC_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga338bd747aa3a7c9bb5f75036a189f348">PORTC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8f8d7560d66d6aa8fdf7366dae97b75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">port C control register 1  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f8d7560d66d6aa8fdf7366dae97b75d">More...</a><br /></td></tr>
<tr class="separator:ga8f8d7560d66d6aa8fdf7366dae97b75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1a32e7e3471c5fbcba5197e996d8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed1a32e7e3471c5fbcba5197e996d8df">_GPIOC_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga338bd747aa3a7c9bb5f75036a189f348">PORTC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaed1a32e7e3471c5fbcba5197e996d8df"><td class="mdescLeft">&#160;</td><td class="mdescRight">port C control register 2  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaed1a32e7e3471c5fbcba5197e996d8df">More...</a><br /></td></tr>
<tr class="separator:gaed1a32e7e3471c5fbcba5197e996d8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e504590c788fbfb6169c92e6cf6a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga87e504590c788fbfb6169c92e6cf6a40">_GPIOD</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_l10_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>)</td></tr>
<tr class="memdesc:ga87e504590c788fbfb6169c92e6cf6a40"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D struct/bit access  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga87e504590c788fbfb6169c92e6cf6a40">More...</a><br /></td></tr>
<tr class="separator:ga87e504590c788fbfb6169c92e6cf6a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa54d3ccb36aebf97a7f5b4981ed228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8aa54d3ccb36aebf97a7f5b4981ed228">_GPIOD_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga8aa54d3ccb36aebf97a7f5b4981ed228"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D output register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8aa54d3ccb36aebf97a7f5b4981ed228">More...</a><br /></td></tr>
<tr class="separator:ga8aa54d3ccb36aebf97a7f5b4981ed228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3198e89b1aebd7271aa7927dbf22ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d3198e89b1aebd7271aa7927dbf22ff">_GPIOD_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3d3198e89b1aebd7271aa7927dbf22ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D input register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d3198e89b1aebd7271aa7927dbf22ff">More...</a><br /></td></tr>
<tr class="separator:ga3d3198e89b1aebd7271aa7927dbf22ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10549d3834b7736a4b65bec2265b60ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10549d3834b7736a4b65bec2265b60ce">_GPIOD_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga10549d3834b7736a4b65bec2265b60ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D direction register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga10549d3834b7736a4b65bec2265b60ce">More...</a><br /></td></tr>
<tr class="separator:ga10549d3834b7736a4b65bec2265b60ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4f8b72d25eee7d01a82a449938f0da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef4f8b72d25eee7d01a82a449938f0da">_GPIOD_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaef4f8b72d25eee7d01a82a449938f0da"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D control register 1  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaef4f8b72d25eee7d01a82a449938f0da">More...</a><br /></td></tr>
<tr class="separator:gaef4f8b72d25eee7d01a82a449938f0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7119c97096f63eec1704bb3b345a95d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7119c97096f63eec1704bb3b345a95d7">_GPIOD_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_l10_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga7119c97096f63eec1704bb3b345a95d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D control register 2  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7119c97096f63eec1704bb3b345a95d7">More...</a><br /></td></tr>
<tr class="separator:ga7119c97096f63eec1704bb3b345a95d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf0977cc43302a85ecca44942a328da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacbf0977cc43302a85ecca44942a328da">_GPIOE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga642da8a3ff69b63e92c207b202dd3cae">PORTE_AddressBase</a>)</td></tr>
<tr class="memdesc:gacbf0977cc43302a85ecca44942a328da"><td class="mdescLeft">&#160;</td><td class="mdescRight">port E struct/bit access  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacbf0977cc43302a85ecca44942a328da">More...</a><br /></td></tr>
<tr class="separator:gacbf0977cc43302a85ecca44942a328da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea5b9cc69d77f47f86137969443aec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4ea5b9cc69d77f47f86137969443aec7">_GPIOE_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga642da8a3ff69b63e92c207b202dd3cae">PORTE_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga4ea5b9cc69d77f47f86137969443aec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">port E output register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4ea5b9cc69d77f47f86137969443aec7">More...</a><br /></td></tr>
<tr class="separator:ga4ea5b9cc69d77f47f86137969443aec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8c33540c805b27d3e4e6a833900591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd8c33540c805b27d3e4e6a833900591">_GPIOE_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga642da8a3ff69b63e92c207b202dd3cae">PORTE_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gabd8c33540c805b27d3e4e6a833900591"><td class="mdescLeft">&#160;</td><td class="mdescRight">port E input register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabd8c33540c805b27d3e4e6a833900591">More...</a><br /></td></tr>
<tr class="separator:gabd8c33540c805b27d3e4e6a833900591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga029d603a4ce77e5e99965595f69fad5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga029d603a4ce77e5e99965595f69fad5c">_GPIOE_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga642da8a3ff69b63e92c207b202dd3cae">PORTE_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga029d603a4ce77e5e99965595f69fad5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port E direction register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga029d603a4ce77e5e99965595f69fad5c">More...</a><br /></td></tr>
<tr class="separator:ga029d603a4ce77e5e99965595f69fad5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7152ade92a9ef0af50fc774ab32eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d7152ade92a9ef0af50fc774ab32eda">_GPIOE_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga642da8a3ff69b63e92c207b202dd3cae">PORTE_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga2d7152ade92a9ef0af50fc774ab32eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">port E control register 1  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d7152ade92a9ef0af50fc774ab32eda">More...</a><br /></td></tr>
<tr class="separator:ga2d7152ade92a9ef0af50fc774ab32eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa08012ea74209d271ea9e011c25d2563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa08012ea74209d271ea9e011c25d2563">_GPIOE_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga642da8a3ff69b63e92c207b202dd3cae">PORTE_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaa08012ea74209d271ea9e011c25d2563"><td class="mdescLeft">&#160;</td><td class="mdescRight">port E control register 2  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa08012ea74209d271ea9e011c25d2563">More...</a><br /></td></tr>
<tr class="separator:gaa08012ea74209d271ea9e011c25d2563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a4a96a047ab15d8be1a9f070a97779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2a4a96a047ab15d8be1a9f070a97779">_GPIOF</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga945daa11f21019acbc789f6808198246">PORTF_AddressBase</a>)</td></tr>
<tr class="memdesc:gaf2a4a96a047ab15d8be1a9f070a97779"><td class="mdescLeft">&#160;</td><td class="mdescRight">port F struct/bit access  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2a4a96a047ab15d8be1a9f070a97779">More...</a><br /></td></tr>
<tr class="separator:gaf2a4a96a047ab15d8be1a9f070a97779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03200cb9c96bfbaf6be66013334bc25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03200cb9c96bfbaf6be66013334bc25a">_GPIOF_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga945daa11f21019acbc789f6808198246">PORTF_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga03200cb9c96bfbaf6be66013334bc25a"><td class="mdescLeft">&#160;</td><td class="mdescRight">port F output register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga03200cb9c96bfbaf6be66013334bc25a">More...</a><br /></td></tr>
<tr class="separator:ga03200cb9c96bfbaf6be66013334bc25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73313aa5d36015c657bfefff3ca3dff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga73313aa5d36015c657bfefff3ca3dff2">_GPIOF_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga945daa11f21019acbc789f6808198246">PORTF_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga73313aa5d36015c657bfefff3ca3dff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">port F input register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga73313aa5d36015c657bfefff3ca3dff2">More...</a><br /></td></tr>
<tr class="separator:ga73313aa5d36015c657bfefff3ca3dff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35e76599b82aa678f714de172d0087da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga35e76599b82aa678f714de172d0087da">_GPIOF_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga945daa11f21019acbc789f6808198246">PORTF_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga35e76599b82aa678f714de172d0087da"><td class="mdescLeft">&#160;</td><td class="mdescRight">port F direction register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga35e76599b82aa678f714de172d0087da">More...</a><br /></td></tr>
<tr class="separator:ga35e76599b82aa678f714de172d0087da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6011342953514a35cdd93f7cd1e8932c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6011342953514a35cdd93f7cd1e8932c">_GPIOF_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga945daa11f21019acbc789f6808198246">PORTF_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga6011342953514a35cdd93f7cd1e8932c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port F control register 1  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6011342953514a35cdd93f7cd1e8932c">More...</a><br /></td></tr>
<tr class="separator:ga6011342953514a35cdd93f7cd1e8932c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e2723487a3d8604755df47c41e43dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8e2723487a3d8604755df47c41e43dc">_GPIOF_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga945daa11f21019acbc789f6808198246">PORTF_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gac8e2723487a3d8604755df47c41e43dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">port F control register 2  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8e2723487a3d8604755df47c41e43dc">More...</a><br /></td></tr>
<tr class="separator:gac8e2723487a3d8604755df47c41e43dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d29d47ec31aeaa7a37af19cd61ad49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d29d47ec31aeaa7a37af19cd61ad49b">_GPIOG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaedb39a5f7d6e62c0521829d39d347181">PORTG_AddressBase</a>)</td></tr>
<tr class="memdesc:ga3d29d47ec31aeaa7a37af19cd61ad49b"><td class="mdescLeft">&#160;</td><td class="mdescRight">port G struct/bit access  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d29d47ec31aeaa7a37af19cd61ad49b">More...</a><br /></td></tr>
<tr class="separator:ga3d29d47ec31aeaa7a37af19cd61ad49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c9dcd155830d03e8e3ee4def0a9661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga55c9dcd155830d03e8e3ee4def0a9661">_GPIOG_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaedb39a5f7d6e62c0521829d39d347181">PORTG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga55c9dcd155830d03e8e3ee4def0a9661"><td class="mdescLeft">&#160;</td><td class="mdescRight">port G output register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga55c9dcd155830d03e8e3ee4def0a9661">More...</a><br /></td></tr>
<tr class="separator:ga55c9dcd155830d03e8e3ee4def0a9661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52a8e7e7dea764348e607c8115c9248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad52a8e7e7dea764348e607c8115c9248">_GPIOG_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaedb39a5f7d6e62c0521829d39d347181">PORTG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gad52a8e7e7dea764348e607c8115c9248"><td class="mdescLeft">&#160;</td><td class="mdescRight">port G input register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad52a8e7e7dea764348e607c8115c9248">More...</a><br /></td></tr>
<tr class="separator:gad52a8e7e7dea764348e607c8115c9248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff176de71e7bf6efed5671a4834411c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacff176de71e7bf6efed5671a4834411c">_GPIOG_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaedb39a5f7d6e62c0521829d39d347181">PORTG_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gacff176de71e7bf6efed5671a4834411c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port G direction register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacff176de71e7bf6efed5671a4834411c">More...</a><br /></td></tr>
<tr class="separator:gacff176de71e7bf6efed5671a4834411c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a5901ae041cdc2d751b42f7bbe4651b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a5901ae041cdc2d751b42f7bbe4651b">_GPIOG_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaedb39a5f7d6e62c0521829d39d347181">PORTG_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga3a5901ae041cdc2d751b42f7bbe4651b"><td class="mdescLeft">&#160;</td><td class="mdescRight">port G control register 1  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a5901ae041cdc2d751b42f7bbe4651b">More...</a><br /></td></tr>
<tr class="separator:ga3a5901ae041cdc2d751b42f7bbe4651b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75405a4451684010448f9d052db01ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac75405a4451684010448f9d052db01ce">_GPIOG_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaedb39a5f7d6e62c0521829d39d347181">PORTG_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gac75405a4451684010448f9d052db01ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">port G control register 2  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac75405a4451684010448f9d052db01ce">More...</a><br /></td></tr>
<tr class="separator:gac75405a4451684010448f9d052db01ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08be9c2d2173595aab9e12f223b98f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac08be9c2d2173595aab9e12f223b98f2">_GPIOH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7553053b181161a8a1f645b134909efa">PORTH_AddressBase</a>)</td></tr>
<tr class="memdesc:gac08be9c2d2173595aab9e12f223b98f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">port H struct/bit access  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac08be9c2d2173595aab9e12f223b98f2">More...</a><br /></td></tr>
<tr class="separator:gac08be9c2d2173595aab9e12f223b98f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3ac60f7be0c6d316cc5c7a908e9006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d3ac60f7be0c6d316cc5c7a908e9006">_GPIOH_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7553053b181161a8a1f645b134909efa">PORTH_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga4d3ac60f7be0c6d316cc5c7a908e9006"><td class="mdescLeft">&#160;</td><td class="mdescRight">port H output register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d3ac60f7be0c6d316cc5c7a908e9006">More...</a><br /></td></tr>
<tr class="separator:ga4d3ac60f7be0c6d316cc5c7a908e9006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0af6454c0cb55ef6c2094158ef80c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa0af6454c0cb55ef6c2094158ef80c11">_GPIOH_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7553053b181161a8a1f645b134909efa">PORTH_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaa0af6454c0cb55ef6c2094158ef80c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">port H input register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa0af6454c0cb55ef6c2094158ef80c11">More...</a><br /></td></tr>
<tr class="separator:gaa0af6454c0cb55ef6c2094158ef80c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33a2de69b2e45ca215903f37a5240f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad33a2de69b2e45ca215903f37a5240f8">_GPIOH_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7553053b181161a8a1f645b134909efa">PORTH_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gad33a2de69b2e45ca215903f37a5240f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">port H direction register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad33a2de69b2e45ca215903f37a5240f8">More...</a><br /></td></tr>
<tr class="separator:gad33a2de69b2e45ca215903f37a5240f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c39e99ef6c66330392cd46e2e945eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c39e99ef6c66330392cd46e2e945eb9">_GPIOH_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7553053b181161a8a1f645b134909efa">PORTH_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8c39e99ef6c66330392cd46e2e945eb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">port H control register 1  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c39e99ef6c66330392cd46e2e945eb9">More...</a><br /></td></tr>
<tr class="separator:ga8c39e99ef6c66330392cd46e2e945eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492eea59ad75d8e51b0d9f0f100e39f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga492eea59ad75d8e51b0d9f0f100e39f9">_GPIOH_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7553053b181161a8a1f645b134909efa">PORTH_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga492eea59ad75d8e51b0d9f0f100e39f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">port H control register 2  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga492eea59ad75d8e51b0d9f0f100e39f9">More...</a><br /></td></tr>
<tr class="separator:ga492eea59ad75d8e51b0d9f0f100e39f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7a3043502328cbd8fc13213fe5dbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c7a3043502328cbd8fc13213fe5dbc7">_GPIOI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga372784fa9847be57dce3e48ee7f8c072">PORTI_AddressBase</a>)</td></tr>
<tr class="memdesc:ga4c7a3043502328cbd8fc13213fe5dbc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">port I struct/bit access  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c7a3043502328cbd8fc13213fe5dbc7">More...</a><br /></td></tr>
<tr class="separator:ga4c7a3043502328cbd8fc13213fe5dbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7391ce4345da04353f8071ec78654c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7391ce4345da04353f8071ec78654c81">_GPIOI_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga372784fa9847be57dce3e48ee7f8c072">PORTI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga7391ce4345da04353f8071ec78654c81"><td class="mdescLeft">&#160;</td><td class="mdescRight">port I output register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7391ce4345da04353f8071ec78654c81">More...</a><br /></td></tr>
<tr class="separator:ga7391ce4345da04353f8071ec78654c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf745890f9a88c12618bdd87deef945ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf745890f9a88c12618bdd87deef945ba">_GPIOI_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga372784fa9847be57dce3e48ee7f8c072">PORTI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaf745890f9a88c12618bdd87deef945ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">port I input register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf745890f9a88c12618bdd87deef945ba">More...</a><br /></td></tr>
<tr class="separator:gaf745890f9a88c12618bdd87deef945ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c6d293c93ba7793ec88d1d51c641a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga40c6d293c93ba7793ec88d1d51c641a5">_GPIOI_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga372784fa9847be57dce3e48ee7f8c072">PORTI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga40c6d293c93ba7793ec88d1d51c641a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">port I direction register  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga40c6d293c93ba7793ec88d1d51c641a5">More...</a><br /></td></tr>
<tr class="separator:ga40c6d293c93ba7793ec88d1d51c641a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5362ef58a6aa9a9191fdb26441de53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f5362ef58a6aa9a9191fdb26441de53">_GPIOI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga372784fa9847be57dce3e48ee7f8c072">PORTI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7f5362ef58a6aa9a9191fdb26441de53"><td class="mdescLeft">&#160;</td><td class="mdescRight">port I control register 1  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f5362ef58a6aa9a9191fdb26441de53">More...</a><br /></td></tr>
<tr class="separator:ga7f5362ef58a6aa9a9191fdb26441de53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c43ba0bc0ead30c35abb541ca3b90b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c43ba0bc0ead30c35abb541ca3b90b5">_GPIOI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga372784fa9847be57dce3e48ee7f8c072">PORTI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga9c43ba0bc0ead30c35abb541ca3b90b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">port I control register 2  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c43ba0bc0ead30c35abb541ca3b90b5">More...</a><br /></td></tr>
<tr class="separator:ga9c43ba0bc0ead30c35abb541ca3b90b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffd2835c865d8a383e42fa378acc267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ffd2835c865d8a383e42fa378acc267">_GPIO_ODR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7ffd2835c865d8a383e42fa378acc267"><td class="mdescLeft">&#160;</td><td class="mdescRight">port output register reset value  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ffd2835c865d8a383e42fa378acc267">More...</a><br /></td></tr>
<tr class="separator:ga7ffd2835c865d8a383e42fa378acc267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfeb98709566aa719794cf38215b0d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dfeb98709566aa719794cf38215b0d4">_GPIO_DDR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7dfeb98709566aa719794cf38215b0d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">port direction register reset value  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dfeb98709566aa719794cf38215b0d4">More...</a><br /></td></tr>
<tr class="separator:ga7dfeb98709566aa719794cf38215b0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43eda343aa18e298b8a9725f746918c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac43eda343aa18e298b8a9725f746918c">_GPIO_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac43eda343aa18e298b8a9725f746918c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port control register 1 reset value  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac43eda343aa18e298b8a9725f746918c">More...</a><br /></td></tr>
<tr class="separator:gac43eda343aa18e298b8a9725f746918c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c124e5b513b59f4aff7ae9ea7236738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c124e5b513b59f4aff7ae9ea7236738">_GPIO_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7c124e5b513b59f4aff7ae9ea7236738"><td class="mdescLeft">&#160;</td><td class="mdescRight">port control register 2 reset value  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c124e5b513b59f4aff7ae9ea7236738">More...</a><br /></td></tr>
<tr class="separator:ga7c124e5b513b59f4aff7ae9ea7236738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ba3918a353a62d05f76fba0ca59988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga98ba3918a353a62d05f76fba0ca59988">_GPIO_PIN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga98ba3918a353a62d05f76fba0ca59988"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 0 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga98ba3918a353a62d05f76fba0ca59988">More...</a><br /></td></tr>
<tr class="separator:ga98ba3918a353a62d05f76fba0ca59988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71d4433555c89f48ee1d17700cc4236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac71d4433555c89f48ee1d17700cc4236">_GPIO_PIN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac71d4433555c89f48ee1d17700cc4236"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 1 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac71d4433555c89f48ee1d17700cc4236">More...</a><br /></td></tr>
<tr class="separator:gac71d4433555c89f48ee1d17700cc4236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc926f0ade898751e63107c03baa809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaccc926f0ade898751e63107c03baa809">_GPIO_PIN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaccc926f0ade898751e63107c03baa809"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 2 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaccc926f0ade898751e63107c03baa809">More...</a><br /></td></tr>
<tr class="separator:gaccc926f0ade898751e63107c03baa809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983728272997e0b3b038bcfe02b08c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga983728272997e0b3b038bcfe02b08c82">_GPIO_PIN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga983728272997e0b3b038bcfe02b08c82"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 3 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga983728272997e0b3b038bcfe02b08c82">More...</a><br /></td></tr>
<tr class="separator:ga983728272997e0b3b038bcfe02b08c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac50e2e26470e425a3e70c368444e07d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac50e2e26470e425a3e70c368444e07d3">_GPIO_PIN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac50e2e26470e425a3e70c368444e07d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 4 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac50e2e26470e425a3e70c368444e07d3">More...</a><br /></td></tr>
<tr class="separator:gac50e2e26470e425a3e70c368444e07d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016c05a6d96603c65c3d92d052dd8b49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga016c05a6d96603c65c3d92d052dd8b49">_GPIO_PIN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga016c05a6d96603c65c3d92d052dd8b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 5 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga016c05a6d96603c65c3d92d052dd8b49">More...</a><br /></td></tr>
<tr class="separator:ga016c05a6d96603c65c3d92d052dd8b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc72948ee63af8c3a5e2ba69eb89f12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabc72948ee63af8c3a5e2ba69eb89f12c">_GPIO_PIN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gabc72948ee63af8c3a5e2ba69eb89f12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 6 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabc72948ee63af8c3a5e2ba69eb89f12c">More...</a><br /></td></tr>
<tr class="separator:gabc72948ee63af8c3a5e2ba69eb89f12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e166a803b1fc4217c6f52dcff0d1dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e166a803b1fc4217c6f52dcff0d1dec">_GPIO_PIN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga8e166a803b1fc4217c6f52dcff0d1dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 7 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e166a803b1fc4217c6f52dcff0d1dec">More...</a><br /></td></tr>
<tr class="separator:ga8e166a803b1fc4217c6f52dcff0d1dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95b02c9549c0b2c0ffd21407561ec99c">_FLASH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_f_l_a_s_h__t.html">FLASH_t</a>,  <a class="el" href="group___s_t_m8_l10_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>)</td></tr>
<tr class="memdesc:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga95b02c9549c0b2c0ffd21407561ec99c">More...</a><br /></td></tr>
<tr class="separator:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641b9b38321993351e4a909a9fb0806e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga641b9b38321993351e4a909a9fb0806e">_FLASH_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga641b9b38321993351e4a909a9fb0806e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 (FLASH_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga641b9b38321993351e4a909a9fb0806e">More...</a><br /></td></tr>
<tr class="separator:ga641b9b38321993351e4a909a9fb0806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fff078309f8c4b04d498ddc146d9a20">_FLASH_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3fff078309f8c4b04d498ddc146d9a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 (FLASH_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fff078309f8c4b04d498ddc146d9a20">More...</a><br /></td></tr>
<tr class="separator:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcf4ab340a465ab11b6682fce1e9467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabfcf4ab340a465ab11b6682fce1e9467">_FLASH_NCR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gabfcf4ab340a465ab11b6682fce1e9467"><td class="mdescLeft">&#160;</td><td class="mdescRight">complementary Flash control register 2 (FLASH_NCR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabfcf4ab340a465ab11b6682fce1e9467">More...</a><br /></td></tr>
<tr class="separator:gabfcf4ab340a465ab11b6682fce1e9467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238d712e7af46695f4c57128eca210c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga238d712e7af46695f4c57128eca210c6">_FLASH_FPR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga238d712e7af46695f4c57128eca210c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash protection register (FLASH_FPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga238d712e7af46695f4c57128eca210c6">More...</a><br /></td></tr>
<tr class="separator:ga238d712e7af46695f4c57128eca210c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371d777b97322cf88d4ca904bb2cb380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga371d777b97322cf88d4ca904bb2cb380">_FLASH_NFPR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga371d777b97322cf88d4ca904bb2cb380"><td class="mdescLeft">&#160;</td><td class="mdescRight">complementary Flash protection register (FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga371d777b97322cf88d4ca904bb2cb380">More...</a><br /></td></tr>
<tr class="separator:ga371d777b97322cf88d4ca904bb2cb380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">_FLASH_IAPSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register (FLASH_IAPSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">More...</a><br /></td></tr>
<tr class="separator:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga659a44fd0291bd3b0ff615c0fb9f18af">_FLASH_PUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register (FLASH_PUKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga659a44fd0291bd3b0ff615c0fb9f18af">More...</a><br /></td></tr>
<tr class="separator:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">_FLASH_DUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register (FLASH_DUKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">More...</a><br /></td></tr>
<tr class="separator:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e5036159de774257d6ca677df91813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa6e5036159de774257d6ca677df91813">_FLASH_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa6e5036159de774257d6ca677df91813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa6e5036159de774257d6ca677df91813">More...</a><br /></td></tr>
<tr class="separator:gaa6e5036159de774257d6ca677df91813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47675a162c7237544c9dd2499da51618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga47675a162c7237544c9dd2499da51618">_FLASH_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga47675a162c7237544c9dd2499da51618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga47675a162c7237544c9dd2499da51618">More...</a><br /></td></tr>
<tr class="separator:ga47675a162c7237544c9dd2499da51618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d99a5b6f8c2d8d3ba605366ac35cedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d99a5b6f8c2d8d3ba605366ac35cedb">_FLASH_NCR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga2d99a5b6f8c2d8d3ba605366ac35cedb"><td class="mdescLeft">&#160;</td><td class="mdescRight">complementary Flash control register 2 reset value  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d99a5b6f8c2d8d3ba605366ac35cedb">More...</a><br /></td></tr>
<tr class="separator:ga2d99a5b6f8c2d8d3ba605366ac35cedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10c09fdeac27aea39eeb49d42dc595d5">_FLASH_IAPSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x40)</td></tr>
<tr class="memdesc:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga10c09fdeac27aea39eeb49d42dc595d5">More...</a><br /></td></tr>
<tr class="separator:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d17c0ad7272143724c535369189f937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d17c0ad7272143724c535369189f937">_FLASH_PUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9d17c0ad7272143724c535369189f937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d17c0ad7272143724c535369189f937">More...</a><br /></td></tr>
<tr class="separator:ga9d17c0ad7272143724c535369189f937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">_FLASH_DUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">More...</a><br /></td></tr>
<tr class="separator:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94a36c2356efaef55c8e86314dfd371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab94a36c2356efaef55c8e86314dfd371">_FLASH_FIX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab94a36c2356efaef55c8e86314dfd371"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed Byte programming time [0] (in _FLASH_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab94a36c2356efaef55c8e86314dfd371">More...</a><br /></td></tr>
<tr class="separator:gab94a36c2356efaef55c8e86314dfd371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b1bd4cf32c455908dcf1e7cb99649a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf6b1bd4cf32c455908dcf1e7cb99649a">_FLASH_IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf6b1bd4cf32c455908dcf1e7cb99649a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Interrupt enable [0] (in _FLASH_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf6b1bd4cf32c455908dcf1e7cb99649a">More...</a><br /></td></tr>
<tr class="separator:gaf6b1bd4cf32c455908dcf1e7cb99649a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24c052d9e71fc1f56ebed78718d870f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf24c052d9e71fc1f56ebed78718d870f">_FLASH_AHALT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf24c052d9e71fc1f56ebed78718d870f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-down in Active-halt mode [0] (in _FLASH_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf24c052d9e71fc1f56ebed78718d870f">More...</a><br /></td></tr>
<tr class="separator:gaf24c052d9e71fc1f56ebed78718d870f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aea96a0392753d672ae6aa1a6bf2c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5aea96a0392753d672ae6aa1a6bf2c7f">_FLASH_HALT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5aea96a0392753d672ae6aa1a6bf2c7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-down in Halt mode [0] (in _FLASH_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5aea96a0392753d672ae6aa1a6bf2c7f">More...</a><br /></td></tr>
<tr class="separator:ga5aea96a0392753d672ae6aa1a6bf2c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362b78ce85624b301b06edc2a573c5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga362b78ce85624b301b06edc2a573c5ea">_FLASH_PRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga362b78ce85624b301b06edc2a573c5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga362b78ce85624b301b06edc2a573c5ea">More...</a><br /></td></tr>
<tr class="separator:ga362b78ce85624b301b06edc2a573c5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa8832df456044d3d2c3d7f73597ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeaa8832df456044d3d2c3d7f73597ab8">_FLASH_FPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaeaa8832df456044d3d2c3d7f73597ab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeaa8832df456044d3d2c3d7f73597ab8">More...</a><br /></td></tr>
<tr class="separator:gaeaa8832df456044d3d2c3d7f73597ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6381b7c7abc1c610f90123f13e32f982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6381b7c7abc1c610f90123f13e32f982">_FLASH_ERASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6381b7c7abc1c610f90123f13e32f982"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6381b7c7abc1c610f90123f13e32f982">More...</a><br /></td></tr>
<tr class="separator:ga6381b7c7abc1c610f90123f13e32f982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d51efc2e3b32545543542ea48fc7bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d51efc2e3b32545543542ea48fc7bce">_FLASH_WPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7d51efc2e3b32545543542ea48fc7bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d51efc2e3b32545543542ea48fc7bce">More...</a><br /></td></tr>
<tr class="separator:ga7d51efc2e3b32545543542ea48fc7bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70a5effce6b416b01b33e52ef7b7f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac70a5effce6b416b01b33e52ef7b7f56">_FLASH_OPT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac70a5effce6b416b01b33e52ef7b7f56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac70a5effce6b416b01b33e52ef7b7f56">More...</a><br /></td></tr>
<tr class="separator:gac70a5effce6b416b01b33e52ef7b7f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43a1d2fe1a0f84ba3b52458091c7dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae43a1d2fe1a0f84ba3b52458091c7dcb">_FLASH_WPB</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae43a1d2fe1a0f84ba3b52458091c7dcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection bits [5:0] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae43a1d2fe1a0f84ba3b52458091c7dcb">More...</a><br /></td></tr>
<tr class="separator:gae43a1d2fe1a0f84ba3b52458091c7dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83f93f5a33263503554cc5b1779edda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac83f93f5a33263503554cc5b1779edda">_FLASH_WPB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac83f93f5a33263503554cc5b1779edda"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection bit [0] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac83f93f5a33263503554cc5b1779edda">More...</a><br /></td></tr>
<tr class="separator:gac83f93f5a33263503554cc5b1779edda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71145ca67362feaf12ee70e8fb305149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71145ca67362feaf12ee70e8fb305149">_FLASH_WPB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga71145ca67362feaf12ee70e8fb305149"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection bit [1] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga71145ca67362feaf12ee70e8fb305149">More...</a><br /></td></tr>
<tr class="separator:ga71145ca67362feaf12ee70e8fb305149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25eba254a4047e6e9a92b361170938af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga25eba254a4047e6e9a92b361170938af">_FLASH_WPB2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga25eba254a4047e6e9a92b361170938af"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection bit [2] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga25eba254a4047e6e9a92b361170938af">More...</a><br /></td></tr>
<tr class="separator:ga25eba254a4047e6e9a92b361170938af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae94921fdbe087f2e95eea8869ad138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeae94921fdbe087f2e95eea8869ad138">_FLASH_WPB3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaeae94921fdbe087f2e95eea8869ad138"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection bit [3] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeae94921fdbe087f2e95eea8869ad138">More...</a><br /></td></tr>
<tr class="separator:gaeae94921fdbe087f2e95eea8869ad138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbe5443d83125b7ec004d0c83ce1ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3cbe5443d83125b7ec004d0c83ce1ee2">_FLASH_WPB4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3cbe5443d83125b7ec004d0c83ce1ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection bit [4] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3cbe5443d83125b7ec004d0c83ce1ee2">More...</a><br /></td></tr>
<tr class="separator:ga3cbe5443d83125b7ec004d0c83ce1ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323911234d9b578ca26adf21b5fc3d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga323911234d9b578ca26adf21b5fc3d3b">_FLASH_WPB5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga323911234d9b578ca26adf21b5fc3d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">User boot code area protection bit [5] (in _FLASH_FPR and _FLASH_NFPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga323911234d9b578ca26adf21b5fc3d3b">More...</a><br /></td></tr>
<tr class="separator:ga323911234d9b578ca26adf21b5fc3d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddba52a9fc0000cbcd16a1a523d076b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaddba52a9fc0000cbcd16a1a523d076b5">_FLASH_WR_PG_DIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaddba52a9fc0000cbcd16a1a523d076b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write attempted to protected page flag [0] (in _FLASH_IAPSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaddba52a9fc0000cbcd16a1a523d076b5">More...</a><br /></td></tr>
<tr class="separator:gaddba52a9fc0000cbcd16a1a523d076b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4f6bfe3d739b9eba1fe4404ec0847a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b4f6bfe3d739b9eba1fe4404ec0847a">_FLASH_PUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0b4f6bfe3d739b9eba1fe4404ec0847a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Program memory unlocked flag [0] (in _FLASH_IAPSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b4f6bfe3d739b9eba1fe4404ec0847a">More...</a><br /></td></tr>
<tr class="separator:ga0b4f6bfe3d739b9eba1fe4404ec0847a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7c96f29ca4a33f963344972e160b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb7c96f29ca4a33f963344972e160b80">_FLASH_EOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeb7c96f29ca4a33f963344972e160b80"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of programming (write or erase operation) flag [0] (in _FLASH_IAPSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb7c96f29ca4a33f963344972e160b80">More...</a><br /></td></tr>
<tr class="separator:gaeb7c96f29ca4a33f963344972e160b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdffb1a75eb35dc47e785216b62ab65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacbdffb1a75eb35dc47e785216b62ab65">_FLASH_DUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacbdffb1a75eb35dc47e785216b62ab65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM area unlocked flag [0] (in _FLASH_IAPSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacbdffb1a75eb35dc47e785216b62ab65">More...</a><br /></td></tr>
<tr class="separator:gacbdffb1a75eb35dc47e785216b62ab65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdf2d6faddff13b58e03c55f3cff504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bdf2d6faddff13b58e03c55f3cff504">_FLASH_HVOFF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3bdf2d6faddff13b58e03c55f3cff504"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of high voltage flag [0] (in _FLASH_IAPSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bdf2d6faddff13b58e03c55f3cff504">More...</a><br /></td></tr>
<tr class="separator:ga3bdf2d6faddff13b58e03c55f3cff504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f895fc1fd37e0eaed06028750d86dfd">_EXTI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_e_x_t_i__t.html">EXTI_t</a>,   <a class="el" href="group___s_t_m8_l10_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>)</td></tr>
<tr class="memdesc:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f895fc1fd37e0eaed06028750d86dfd">More...</a><br /></td></tr>
<tr class="separator:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a99e285d96d7449adfb7d227983223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab1a99e285d96d7449adfb7d227983223">_EXTI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gab1a99e285d96d7449adfb7d227983223"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 (EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab1a99e285d96d7449adfb7d227983223">More...</a><br /></td></tr>
<tr class="separator:gab1a99e285d96d7449adfb7d227983223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf83b47df9818c05cceb75d7ed8bc6d2">_EXTI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 (EXTI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadf83b47df9818c05cceb75d7ed8bc6d2">More...</a><br /></td></tr>
<tr class="separator:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a1f2667ecf89a34b02a1635e1929bed">_EXTI_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a1f2667ecf89a34b02a1635e1929bed">More...</a><br /></td></tr>
<tr class="separator:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef67152e39dfb527795e0ae2286e1950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef67152e39dfb527795e0ae2286e1950">_EXTI_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaef67152e39dfb527795e0ae2286e1950"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaef67152e39dfb527795e0ae2286e1950">More...</a><br /></td></tr>
<tr class="separator:gaef67152e39dfb527795e0ae2286e1950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfd52097cab8761c1dae499852e0873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadcfd52097cab8761c1dae499852e0873">_EXTI_PAIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadcfd52097cab8761c1dae499852e0873"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port A [1:0] (in _EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadcfd52097cab8761c1dae499852e0873">More...</a><br /></td></tr>
<tr class="separator:gadcfd52097cab8761c1dae499852e0873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8880e27f434720834871b81d4db90956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8880e27f434720834871b81d4db90956">_EXTI_PAIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8880e27f434720834871b81d4db90956"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port A [0] (in _EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8880e27f434720834871b81d4db90956">More...</a><br /></td></tr>
<tr class="separator:ga8880e27f434720834871b81d4db90956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57990de17df4cbfab005cee3ec7c0c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57990de17df4cbfab005cee3ec7c0c72">_EXTI_PAIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga57990de17df4cbfab005cee3ec7c0c72"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port A [1] (in _EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga57990de17df4cbfab005cee3ec7c0c72">More...</a><br /></td></tr>
<tr class="separator:ga57990de17df4cbfab005cee3ec7c0c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6fe958134427e891bb69a143a38cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d6fe958134427e891bb69a143a38cb9">_EXTI_PBIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2d6fe958134427e891bb69a143a38cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port B [1:0] (in _EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d6fe958134427e891bb69a143a38cb9">More...</a><br /></td></tr>
<tr class="separator:ga2d6fe958134427e891bb69a143a38cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3fe62c68228d2bc26154d51b6c855b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f3fe62c68228d2bc26154d51b6c855b">_EXTI_PBIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9f3fe62c68228d2bc26154d51b6c855b"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port B [0] (in _EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f3fe62c68228d2bc26154d51b6c855b">More...</a><br /></td></tr>
<tr class="separator:ga9f3fe62c68228d2bc26154d51b6c855b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934433b6a84084d6a5355f68b5d0390e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga934433b6a84084d6a5355f68b5d0390e">_EXTI_PBIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga934433b6a84084d6a5355f68b5d0390e"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port B [1] (in _EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga934433b6a84084d6a5355f68b5d0390e">More...</a><br /></td></tr>
<tr class="separator:ga934433b6a84084d6a5355f68b5d0390e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f882b437c73cbf7cd7f4faa6b531202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f882b437c73cbf7cd7f4faa6b531202">_EXTI_PCIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7f882b437c73cbf7cd7f4faa6b531202"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port C [1:0] (in _EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f882b437c73cbf7cd7f4faa6b531202">More...</a><br /></td></tr>
<tr class="separator:ga7f882b437c73cbf7cd7f4faa6b531202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d83d91522770555c960f27a1f7fdc46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0d83d91522770555c960f27a1f7fdc46">_EXTI_PCIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0d83d91522770555c960f27a1f7fdc46"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port C [0] (in _EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0d83d91522770555c960f27a1f7fdc46">More...</a><br /></td></tr>
<tr class="separator:ga0d83d91522770555c960f27a1f7fdc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcde6208194a539a0e7736a65db29640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadcde6208194a539a0e7736a65db29640">_EXTI_PCIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gadcde6208194a539a0e7736a65db29640"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port C [1] (in _EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadcde6208194a539a0e7736a65db29640">More...</a><br /></td></tr>
<tr class="separator:gadcde6208194a539a0e7736a65db29640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dadaa91c701943b872a1a04f3be74a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6dadaa91c701943b872a1a04f3be74a6">_EXTI_PDIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6dadaa91c701943b872a1a04f3be74a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port D [1:0] (in _EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6dadaa91c701943b872a1a04f3be74a6">More...</a><br /></td></tr>
<tr class="separator:ga6dadaa91c701943b872a1a04f3be74a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14a8d2a2bd32cfe0eec7dcfb3df4be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab14a8d2a2bd32cfe0eec7dcfb3df4be8">_EXTI_PDIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab14a8d2a2bd32cfe0eec7dcfb3df4be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port D [0] (in _EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab14a8d2a2bd32cfe0eec7dcfb3df4be8">More...</a><br /></td></tr>
<tr class="separator:gab14a8d2a2bd32cfe0eec7dcfb3df4be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2785bb3e3e49ab8fa45aa10b16fa88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b2785bb3e3e49ab8fa45aa10b16fa88">_EXTI_PDIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9b2785bb3e3e49ab8fa45aa10b16fa88"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Port D [1] (in _EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b2785bb3e3e49ab8fa45aa10b16fa88">More...</a><br /></td></tr>
<tr class="separator:ga9b2785bb3e3e49ab8fa45aa10b16fa88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183560647ea88121c19cc51bd3952206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga183560647ea88121c19cc51bd3952206">_EXTI_PEIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga183560647ea88121c19cc51bd3952206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port E external interrupt sensitivity bits [1:0] (in _EXTI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga183560647ea88121c19cc51bd3952206">More...</a><br /></td></tr>
<tr class="separator:ga183560647ea88121c19cc51bd3952206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e026d835f9b8daa91197c04e58ea8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga78e026d835f9b8daa91197c04e58ea8e">_EXTI_PEIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga78e026d835f9b8daa91197c04e58ea8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port E external interrupt sensitivity bits [0] (in _EXTI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga78e026d835f9b8daa91197c04e58ea8e">More...</a><br /></td></tr>
<tr class="separator:ga78e026d835f9b8daa91197c04e58ea8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca210ebe35ff140d9728891b55aa8c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabca210ebe35ff140d9728891b55aa8c8">_EXTI_PEIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabca210ebe35ff140d9728891b55aa8c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port E external interrupt sensitivity bits [1] (in _EXTI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabca210ebe35ff140d9728891b55aa8c8">More...</a><br /></td></tr>
<tr class="separator:gabca210ebe35ff140d9728891b55aa8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06c7213f89d4f62865b2b7888d7f3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf06c7213f89d4f62865b2b7888d7f3bf">_EXTI_TLIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf06c7213f89d4f62865b2b7888d7f3bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top level interrupt sensitivity [0] (in _EXTI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf06c7213f89d4f62865b2b7888d7f3bf">More...</a><br /></td></tr>
<tr class="separator:gaf06c7213f89d4f62865b2b7888d7f3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga44f69a4146a141cb4830f44fe74a3b0b">_RST</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_r_s_t__t.html">RST_t</a>,         <a class="el" href="group___s_t_m8_l10_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>)</td></tr>
<tr class="memdesc:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga44f69a4146a141cb4830f44fe74a3b0b">More...</a><br /></td></tr>
<tr class="separator:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae8df0f3b5dc48d3a0af57126039f37ac">_RST_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_l10_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module status register (RST_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae8df0f3b5dc48d3a0af57126039f37ac">More...</a><br /></td></tr>
<tr class="separator:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c25a0b37711af86fe69dfd0008ff578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c25a0b37711af86fe69dfd0008ff578">_RST_WWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7c25a0b37711af86fe69dfd0008ff578"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c25a0b37711af86fe69dfd0008ff578">More...</a><br /></td></tr>
<tr class="separator:ga7c25a0b37711af86fe69dfd0008ff578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4ccaead8685f3596fd1b6f25ae31a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e4ccaead8685f3596fd1b6f25ae31a4">_RST_IWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2e4ccaead8685f3596fd1b6f25ae31a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Watchdog reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e4ccaead8685f3596fd1b6f25ae31a4">More...</a><br /></td></tr>
<tr class="separator:ga2e4ccaead8685f3596fd1b6f25ae31a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03eb50922437bf4c4489c2de95481f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa03eb50922437bf4c4489c2de95481f5">_RST_ILLOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa03eb50922437bf4c4489c2de95481f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal opcode reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa03eb50922437bf4c4489c2de95481f5">More...</a><br /></td></tr>
<tr class="separator:gaa03eb50922437bf4c4489c2de95481f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b088d2e32d15e9eabd60ae59d6613d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab1b088d2e32d15e9eabd60ae59d6613d">_RST_SWIMF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab1b088d2e32d15e9eabd60ae59d6613d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab1b088d2e32d15e9eabd60ae59d6613d">More...</a><br /></td></tr>
<tr class="separator:gab1b088d2e32d15e9eabd60ae59d6613d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c3016b37cd3388befd6ea0f2fc5d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga64c3016b37cd3388befd6ea0f2fc5d9c">_RST_EMCF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga64c3016b37cd3388befd6ea0f2fc5d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMC reset flag [0] (in _RST_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga64c3016b37cd3388befd6ea0f2fc5d9c">More...</a><br /></td></tr>
<tr class="separator:ga64c3016b37cd3388befd6ea0f2fc5d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a9340046e00525071a3099825538c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14a9340046e00525071a3099825538c6">_CLK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_c_l_k__t.html">CLK_t</a>,    <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>)</td></tr>
<tr class="memdesc:ga14a9340046e00525071a3099825538c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock module struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga14a9340046e00525071a3099825538c6">More...</a><br /></td></tr>
<tr class="separator:ga14a9340046e00525071a3099825538c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa712357f99ef5eae94a1e8a497583b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa712357f99ef5eae94a1e8a497583b52">_CLK_ICKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaa712357f99ef5eae94a1e8a497583b52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa712357f99ef5eae94a1e8a497583b52">More...</a><br /></td></tr>
<tr class="separator:gaa712357f99ef5eae94a1e8a497583b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18abc7321ad081ac78bafe3594679fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18abc7321ad081ac78bafe3594679fde">_CLK_ECKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga18abc7321ad081ac78bafe3594679fde"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga18abc7321ad081ac78bafe3594679fde">More...</a><br /></td></tr>
<tr class="separator:ga18abc7321ad081ac78bafe3594679fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775044d595b4f5e8265128d379c0c5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga775044d595b4f5e8265128d379c0c5ec">_CLK_CMSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga775044d595b4f5e8265128d379c0c5ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga775044d595b4f5e8265128d379c0c5ec">More...</a><br /></td></tr>
<tr class="separator:ga775044d595b4f5e8265128d379c0c5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86a185adeb0a04d5761e8b8c389dafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa86a185adeb0a04d5761e8b8c389dafc">_CLK_SWR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaa86a185adeb0a04d5761e8b8c389dafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa86a185adeb0a04d5761e8b8c389dafc">More...</a><br /></td></tr>
<tr class="separator:gaa86a185adeb0a04d5761e8b8c389dafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d51190301dd7cc424664a926613034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8d51190301dd7cc424664a926613034">_CLK_SWCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gaf8d51190301dd7cc424664a926613034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8d51190301dd7cc424664a926613034">More...</a><br /></td></tr>
<tr class="separator:gaf8d51190301dd7cc424664a926613034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac7a526ae03eae4cbb2c289cae8799d23">_CLK_CKDIVR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gac7a526ae03eae4cbb2c289cae8799d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac7a526ae03eae4cbb2c289cae8799d23">More...</a><br /></td></tr>
<tr class="separator:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7215ff37307f028d95a08ac66f0c95ce">_CLK_PCKENR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga7215ff37307f028d95a08ac66f0c95ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7215ff37307f028d95a08ac66f0c95ce">More...</a><br /></td></tr>
<tr class="separator:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0cef473b6c33f6a950dc21ab69d3393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0cef473b6c33f6a950dc21ab69d3393">_CLK_CSSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gaf0cef473b6c33f6a950dc21ab69d3393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0cef473b6c33f6a950dc21ab69d3393">More...</a><br /></td></tr>
<tr class="separator:gaf0cef473b6c33f6a950dc21ab69d3393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4418b427c51ffc0c1a8828641f55519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac4418b427c51ffc0c1a8828641f55519">_CLK_CCOR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gac4418b427c51ffc0c1a8828641f55519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac4418b427c51ffc0c1a8828641f55519">More...</a><br /></td></tr>
<tr class="separator:gac4418b427c51ffc0c1a8828641f55519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">_CLK_PCKENR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">More...</a><br /></td></tr>
<tr class="separator:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad850c7ae8b7db79bd9466343933356b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad850c7ae8b7db79bd9466343933356b9">_CLK_HSITRIMR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gad850c7ae8b7db79bd9466343933356b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad850c7ae8b7db79bd9466343933356b9">More...</a><br /></td></tr>
<tr class="separator:gad850c7ae8b7db79bd9466343933356b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59cc65b6907d95706ced2e213803e085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59cc65b6907d95706ced2e213803e085">_CLK_SWIMCCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga59cc65b6907d95706ced2e213803e085"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59cc65b6907d95706ced2e213803e085">More...</a><br /></td></tr>
<tr class="separator:ga59cc65b6907d95706ced2e213803e085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864d7e45dfe688492fa03487ab1b3337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga864d7e45dfe688492fa03487ab1b3337">_CLK_ICKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:ga864d7e45dfe688492fa03487ab1b3337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga864d7e45dfe688492fa03487ab1b3337">More...</a><br /></td></tr>
<tr class="separator:ga864d7e45dfe688492fa03487ab1b3337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744e0e12569fed46acb00381964fdae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5744e0e12569fed46acb00381964fdae">_CLK_ECKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5744e0e12569fed46acb00381964fdae"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5744e0e12569fed46acb00381964fdae">More...</a><br /></td></tr>
<tr class="separator:ga5744e0e12569fed46acb00381964fdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66566a3352b8d436ac6b2b6fd2130407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga66566a3352b8d436ac6b2b6fd2130407">_CLK_CMSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xE1)</td></tr>
<tr class="memdesc:ga66566a3352b8d436ac6b2b6fd2130407"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga66566a3352b8d436ac6b2b6fd2130407">More...</a><br /></td></tr>
<tr class="separator:ga66566a3352b8d436ac6b2b6fd2130407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1db98bf1105493d11de8adbcc5eecdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1db98bf1105493d11de8adbcc5eecdf">_CLK_SWR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xE1)</td></tr>
<tr class="memdesc:gae1db98bf1105493d11de8adbcc5eecdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae1db98bf1105493d11de8adbcc5eecdf">More...</a><br /></td></tr>
<tr class="separator:gae1db98bf1105493d11de8adbcc5eecdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11236e65a4de3d5905128e7e73dcac0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga11236e65a4de3d5905128e7e73dcac0e">_CLK_SWCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga11236e65a4de3d5905128e7e73dcac0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch control reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga11236e65a4de3d5905128e7e73dcac0e">More...</a><br /></td></tr>
<tr class="separator:ga11236e65a4de3d5905128e7e73dcac0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga89837a77d8dfb37b6e450ebca0d86ba5">_CLK_CKDIVR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x18)</td></tr>
<tr class="memdesc:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga89837a77d8dfb37b6e450ebca0d86ba5">More...</a><br /></td></tr>
<tr class="separator:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c85eb48efcda576e5c891f12400a3d9">_CLK_PCKENR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga9c85eb48efcda576e5c891f12400a3d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c85eb48efcda576e5c891f12400a3d9">More...</a><br /></td></tr>
<tr class="separator:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa29b8ab9a967c3780897778aa870947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafa29b8ab9a967c3780897778aa870947">_CLK_PCKENR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gafa29b8ab9a967c3780897778aa870947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafa29b8ab9a967c3780897778aa870947">More...</a><br /></td></tr>
<tr class="separator:gafa29b8ab9a967c3780897778aa870947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3218152b4d950fb9b74841cfec3984d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3218152b4d950fb9b74841cfec3984d6">_CLK_CSSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3218152b4d950fb9b74841cfec3984d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3218152b4d950fb9b74841cfec3984d6">More...</a><br /></td></tr>
<tr class="separator:ga3218152b4d950fb9b74841cfec3984d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd1ab223328ce8f83928607bec6ab49">_CLK_CCOR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5cd1ab223328ce8f83928607bec6ab49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cd1ab223328ce8f83928607bec6ab49">More...</a><br /></td></tr>
<tr class="separator:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb9b74352230d1953e9845d2bdaf682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaccb9b74352230d1953e9845d2bdaf682">_CLK_HSITRIMR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaccb9b74352230d1953e9845d2bdaf682"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaccb9b74352230d1953e9845d2bdaf682">More...</a><br /></td></tr>
<tr class="separator:gaccb9b74352230d1953e9845d2bdaf682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f07c230a2813eef61b70dfb2217a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7f07c230a2813eef61b70dfb2217a04">_CLK_SWIMCCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf7f07c230a2813eef61b70dfb2217a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7f07c230a2813eef61b70dfb2217a04">More...</a><br /></td></tr>
<tr class="separator:gaf7f07c230a2813eef61b70dfb2217a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e3bbf3655c45a26ca7b48935f5e331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59e3bbf3655c45a26ca7b48935f5e331">_CLK_HSIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga59e3bbf3655c45a26ca7b48935f5e331"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable [0] (in _CLK_ICKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59e3bbf3655c45a26ca7b48935f5e331">More...</a><br /></td></tr>
<tr class="separator:ga59e3bbf3655c45a26ca7b48935f5e331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2001de22a8748cf8a357ab235106594d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2001de22a8748cf8a357ab235106594d">_CLK_HSIRDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2001de22a8748cf8a357ab235106594d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal oscillator ready [0] (in _CLK_ICKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2001de22a8748cf8a357ab235106594d">More...</a><br /></td></tr>
<tr class="separator:ga2001de22a8748cf8a357ab235106594d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f276aebde7a17f03b971fcaaff002d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07f276aebde7a17f03b971fcaaff002d">_CLK_FHWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga07f276aebde7a17f03b971fcaaff002d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast wakeup from Halt/Active-halt modes [0] (in _CLK_ICKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07f276aebde7a17f03b971fcaaff002d">More...</a><br /></td></tr>
<tr class="separator:ga07f276aebde7a17f03b971fcaaff002d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a73c8860c8deafb33b00fd72bfe3084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a73c8860c8deafb33b00fd72bfe3084">_CLK_LSIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6a73c8860c8deafb33b00fd72bfe3084"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal RC oscillator enable [0] (in _CLK_ICKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a73c8860c8deafb33b00fd72bfe3084">More...</a><br /></td></tr>
<tr class="separator:ga6a73c8860c8deafb33b00fd72bfe3084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73efb48795496677184724a14a57591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa73efb48795496677184724a14a57591">_CLK_LSIRDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa73efb48795496677184724a14a57591"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal oscillator ready [0] (in _CLK_ICKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa73efb48795496677184724a14a57591">More...</a><br /></td></tr>
<tr class="separator:gaa73efb48795496677184724a14a57591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc912efa933bbf4d1296e0581182ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9fc912efa933bbf4d1296e0581182ca4">_CLK_REGAH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9fc912efa933bbf4d1296e0581182ca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator power off in Active-halt mode [0] (in _CLK_ICKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9fc912efa933bbf4d1296e0581182ca4">More...</a><br /></td></tr>
<tr class="separator:ga9fc912efa933bbf4d1296e0581182ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74b8c393b14feba581849564cbf0a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad74b8c393b14feba581849564cbf0a94">_CLK_HSEEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad74b8c393b14feba581849564cbf0a94"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator enable [0] (in _CLK_ECKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad74b8c393b14feba581849564cbf0a94">More...</a><br /></td></tr>
<tr class="separator:gad74b8c393b14feba581849564cbf0a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cac33e4a07cfd0b76f01e26813a3622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cac33e4a07cfd0b76f01e26813a3622">_CLK_ECKR_HSERDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5cac33e4a07cfd0b76f01e26813a3622"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator ready [0] (in _CLK_ECKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cac33e4a07cfd0b76f01e26813a3622">More...</a><br /></td></tr>
<tr class="separator:ga5cac33e4a07cfd0b76f01e26813a3622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5443f5851bd746fe6712950f889e02c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5443f5851bd746fe6712950f889e02c8">_CLK_SWI_HSI</a>&#160;&#160;&#160;((uint8_t) 0xE1)</td></tr>
<tr class="memdesc:ga5443f5851bd746fe6712950f889e02c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">write to CLK_SWR for HSI clock (in _CLK_SWR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5443f5851bd746fe6712950f889e02c8">More...</a><br /></td></tr>
<tr class="separator:ga5443f5851bd746fe6712950f889e02c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199868b7bc61a258000fb970511cbbb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga199868b7bc61a258000fb970511cbbb1">_CLK_SWI_LSI</a>&#160;&#160;&#160;((uint8_t) 0xD2)</td></tr>
<tr class="memdesc:ga199868b7bc61a258000fb970511cbbb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">write to CLK_SWR for LSI clock (in _CLK_SWR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga199868b7bc61a258000fb970511cbbb1">More...</a><br /></td></tr>
<tr class="separator:ga199868b7bc61a258000fb970511cbbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d26d92e4f7b9b13ecd4c7c426908427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d26d92e4f7b9b13ecd4c7c426908427">_CLK_SWI_HSE</a>&#160;&#160;&#160;((uint8_t) 0xB4)</td></tr>
<tr class="memdesc:ga6d26d92e4f7b9b13ecd4c7c426908427"><td class="mdescLeft">&#160;</td><td class="mdescRight">write to CLK_SWR for HSE clock (in _CLK_SWR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d26d92e4f7b9b13ecd4c7c426908427">More...</a><br /></td></tr>
<tr class="separator:ga6d26d92e4f7b9b13ecd4c7c426908427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6655b157b306109375cb19f15e17e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae6655b157b306109375cb19f15e17e3c">_CLK_SWBSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae6655b157b306109375cb19f15e17e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch busy flag [0] (in _CLK_SWCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae6655b157b306109375cb19f15e17e3c">More...</a><br /></td></tr>
<tr class="separator:gae6655b157b306109375cb19f15e17e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fad84059cb397d846bac8e51ccf3d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga71fad84059cb397d846bac8e51ccf3d3">_CLK_SWEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga71fad84059cb397d846bac8e51ccf3d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch start/stop enable [0] (in _CLK_SWCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga71fad84059cb397d846bac8e51ccf3d3">More...</a><br /></td></tr>
<tr class="separator:ga71fad84059cb397d846bac8e51ccf3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab776ccf75e20be79ea58d33f235d4b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab776ccf75e20be79ea58d33f235d4b34">_CLK_SWIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab776ccf75e20be79ea58d33f235d4b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt enable [0] (in _CLK_SWCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab776ccf75e20be79ea58d33f235d4b34">More...</a><br /></td></tr>
<tr class="separator:gab776ccf75e20be79ea58d33f235d4b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab0a137eb042679b62b53542da35aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadab0a137eb042679b62b53542da35aa7">_CLK_SWIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gadab0a137eb042679b62b53542da35aa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt flag [0] (in _CLK_SWCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadab0a137eb042679b62b53542da35aa7">More...</a><br /></td></tr>
<tr class="separator:gadab0a137eb042679b62b53542da35aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3606bd17e77915eb861162d2b07c5c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3606bd17e77915eb861162d2b07c5c69">_CLK_CPUDIV</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3606bd17e77915eb861162d2b07c5c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [2:0] (in _CLK_CKDIVR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3606bd17e77915eb861162d2b07c5c69">More...</a><br /></td></tr>
<tr class="separator:ga3606bd17e77915eb861162d2b07c5c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01c647aafdb525aea564f81ba9cafae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac01c647aafdb525aea564f81ba9cafae">_CLK_CPUDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac01c647aafdb525aea564f81ba9cafae"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [0] (in _CLK_CKDIVR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac01c647aafdb525aea564f81ba9cafae">More...</a><br /></td></tr>
<tr class="separator:gac01c647aafdb525aea564f81ba9cafae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga676bd620e5ed3f970a279d6956a840fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga676bd620e5ed3f970a279d6956a840fd">_CLK_CPUDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga676bd620e5ed3f970a279d6956a840fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [1] (in _CLK_CKDIVR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga676bd620e5ed3f970a279d6956a840fd">More...</a><br /></td></tr>
<tr class="separator:ga676bd620e5ed3f970a279d6956a840fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b1850016015dec5dcc9149296268e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa63b1850016015dec5dcc9149296268e">_CLK_CPUDIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa63b1850016015dec5dcc9149296268e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [2] (in _CLK_CKDIVR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa63b1850016015dec5dcc9149296268e">More...</a><br /></td></tr>
<tr class="separator:gaa63b1850016015dec5dcc9149296268e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1514a54368c2612b3ee2d96a7fe42af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1514a54368c2612b3ee2d96a7fe42af5">_CLK_HSIDIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1514a54368c2612b3ee2d96a7fe42af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1:0] (in _CLK_CKDIVR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1514a54368c2612b3ee2d96a7fe42af5">More...</a><br /></td></tr>
<tr class="separator:ga1514a54368c2612b3ee2d96a7fe42af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad7148ac8e4c1b942b64847e1cf65d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ad7148ac8e4c1b942b64847e1cf65d8">_CLK_HSIDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7ad7148ac8e4c1b942b64847e1cf65d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [0] (in _CLK_CKDIVR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ad7148ac8e4c1b942b64847e1cf65d8">More...</a><br /></td></tr>
<tr class="separator:ga7ad7148ac8e4c1b942b64847e1cf65d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c96b162cf6bb3e0a9b97019db16ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10c96b162cf6bb3e0a9b97019db16ea0">_CLK_HSIDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga10c96b162cf6bb3e0a9b97019db16ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1] (in _CLK_CKDIVR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga10c96b162cf6bb3e0a9b97019db16ea0">More...</a><br /></td></tr>
<tr class="separator:ga10c96b162cf6bb3e0a9b97019db16ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916fddfb1cd5750fb60d4d4b1a2fc87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga916fddfb1cd5750fb60d4d4b1a2fc87d">_CLK_I2C</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga916fddfb1cd5750fb60d4d4b1a2fc87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable I2C [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga916fddfb1cd5750fb60d4d4b1a2fc87d">More...</a><br /></td></tr>
<tr class="separator:ga916fddfb1cd5750fb60d4d4b1a2fc87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa569d9ab9c3a2cd4d6f2ad8532938766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa569d9ab9c3a2cd4d6f2ad8532938766">_CLK_SPI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa569d9ab9c3a2cd4d6f2ad8532938766"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SPI [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa569d9ab9c3a2cd4d6f2ad8532938766">More...</a><br /></td></tr>
<tr class="separator:gaa569d9ab9c3a2cd4d6f2ad8532938766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67864deb1f0056b38316b435fc528af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa67864deb1f0056b38316b435fc528af">_CLK_UART1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa67864deb1f0056b38316b435fc528af"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable UART1 [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa67864deb1f0056b38316b435fc528af">More...</a><br /></td></tr>
<tr class="separator:gaa67864deb1f0056b38316b435fc528af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5761bc1a8c827e06813fe88f7fbebb41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5761bc1a8c827e06813fe88f7fbebb41">_CLK_UART2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5761bc1a8c827e06813fe88f7fbebb41"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable UART2 [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5761bc1a8c827e06813fe88f7fbebb41">More...</a><br /></td></tr>
<tr class="separator:ga5761bc1a8c827e06813fe88f7fbebb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace92a88253c43f626189788631f07fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaace92a88253c43f626189788631f07fe">_CLK_TIM4_TIM6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaace92a88253c43f626189788631f07fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM4/TIM6 [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaace92a88253c43f626189788631f07fe">More...</a><br /></td></tr>
<tr class="separator:gaace92a88253c43f626189788631f07fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0199533a7062898fae53c495076f1c60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0199533a7062898fae53c495076f1c60">_CLK_TIM2_TIM5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0199533a7062898fae53c495076f1c60"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM2/TIM5 [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0199533a7062898fae53c495076f1c60">More...</a><br /></td></tr>
<tr class="separator:ga0199533a7062898fae53c495076f1c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ae15c207187473dd209a226f50c9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga28ae15c207187473dd209a226f50c9d4">_CLK_TIM3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga28ae15c207187473dd209a226f50c9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM3 [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga28ae15c207187473dd209a226f50c9d4">More...</a><br /></td></tr>
<tr class="separator:ga28ae15c207187473dd209a226f50c9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128448a0f3d616a5bfd84fd2050557ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga128448a0f3d616a5bfd84fd2050557ba">_CLK_TIM1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga128448a0f3d616a5bfd84fd2050557ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM1 [0] (in _CLK_PCKENR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga128448a0f3d616a5bfd84fd2050557ba">More...</a><br /></td></tr>
<tr class="separator:ga128448a0f3d616a5bfd84fd2050557ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e34da1f0548523f08942c2b9f9bb1d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e34da1f0548523f08942c2b9f9bb1d0">_CLK_CSSEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8e34da1f0548523f08942c2b9f9bb1d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system enable [0] (in _CLK_CSSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e34da1f0548523f08942c2b9f9bb1d0">More...</a><br /></td></tr>
<tr class="separator:ga8e34da1f0548523f08942c2b9f9bb1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464e2cc5d4a4d263704f87df13d3d852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga464e2cc5d4a4d263704f87df13d3d852">_CLK_AUX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga464e2cc5d4a4d263704f87df13d3d852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary oscillator connected to master clock [0] (in _CLK_CSSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga464e2cc5d4a4d263704f87df13d3d852">More...</a><br /></td></tr>
<tr class="separator:ga464e2cc5d4a4d263704f87df13d3d852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84acbd8a38f3747e2efe252306288798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga84acbd8a38f3747e2efe252306288798">_CLK_CSSDIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga84acbd8a38f3747e2efe252306288798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection interrupt enable [0] (in _CLK_CSSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga84acbd8a38f3747e2efe252306288798">More...</a><br /></td></tr>
<tr class="separator:ga84acbd8a38f3747e2efe252306288798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37220a2d54336fddf30a6259b18e895a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga37220a2d54336fddf30a6259b18e895a">_CLK_CSSD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga37220a2d54336fddf30a6259b18e895a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection [0] (in _CLK_CSSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga37220a2d54336fddf30a6259b18e895a">More...</a><br /></td></tr>
<tr class="separator:ga37220a2d54336fddf30a6259b18e895a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ae1bf52095a02372e71c1eef0fec6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97ae1bf52095a02372e71c1eef0fec6f">_CLK_CCOEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga97ae1bf52095a02372e71c1eef0fec6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output enable [0] (in _CLK_CCOR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97ae1bf52095a02372e71c1eef0fec6f">More...</a><br /></td></tr>
<tr class="separator:ga97ae1bf52095a02372e71c1eef0fec6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf344645f0104960ecace2498382e31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacf344645f0104960ecace2498382e31b">_CLK_CCOSEL</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacf344645f0104960ecace2498382e31b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [3:0] (in _CLK_CCOR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacf344645f0104960ecace2498382e31b">More...</a><br /></td></tr>
<tr class="separator:gacf344645f0104960ecace2498382e31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934d4bbea666ddbf5670abc81f6ccf52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga934d4bbea666ddbf5670abc81f6ccf52">_CLK_CCOSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga934d4bbea666ddbf5670abc81f6ccf52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [0] (in _CLK_CCOR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga934d4bbea666ddbf5670abc81f6ccf52">More...</a><br /></td></tr>
<tr class="separator:ga934d4bbea666ddbf5670abc81f6ccf52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3495f3087f36f974b88e03d07399e9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3495f3087f36f974b88e03d07399e9c6">_CLK_CCOSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3495f3087f36f974b88e03d07399e9c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [1] (in _CLK_CCOR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3495f3087f36f974b88e03d07399e9c6">More...</a><br /></td></tr>
<tr class="separator:ga3495f3087f36f974b88e03d07399e9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30510e5f580a770b4f78627a6e297fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf30510e5f580a770b4f78627a6e297fa">_CLK_CCOSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf30510e5f580a770b4f78627a6e297fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [2] (in _CLK_CCOR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf30510e5f580a770b4f78627a6e297fa">More...</a><br /></td></tr>
<tr class="separator:gaf30510e5f580a770b4f78627a6e297fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf595870096decdff026087924edc610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacf595870096decdff026087924edc610">_CLK_CCOSEL3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacf595870096decdff026087924edc610"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [3] (in _CLK_CCOR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacf595870096decdff026087924edc610">More...</a><br /></td></tr>
<tr class="separator:gacf595870096decdff026087924edc610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0562d60a7bb13465d5f0c8b8bfae7b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0562d60a7bb13465d5f0c8b8bfae7b69">_CLK_CCORDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0562d60a7bb13465d5f0c8b8bfae7b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output ready [0] (in _CLK_CCOR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0562d60a7bb13465d5f0c8b8bfae7b69">More...</a><br /></td></tr>
<tr class="separator:ga0562d60a7bb13465d5f0c8b8bfae7b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d15226bd8a8f64b3cdb711411e9bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad8d15226bd8a8f64b3cdb711411e9bd7">_CLK_CCOBSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad8d15226bd8a8f64b3cdb711411e9bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output busy [0] (in _CLK_CCOR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad8d15226bd8a8f64b3cdb711411e9bd7">More...</a><br /></td></tr>
<tr class="separator:gad8d15226bd8a8f64b3cdb711411e9bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2105df11a961b15c898f55ba1a2aef3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2105df11a961b15c898f55ba1a2aef3c">_CLK_AWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2105df11a961b15c898f55ba1a2aef3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable AWU [0] (in _CLK_PCKENR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2105df11a961b15c898f55ba1a2aef3c">More...</a><br /></td></tr>
<tr class="separator:ga2105df11a961b15c898f55ba1a2aef3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722181d21aceccfa12ff5f03684eb0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga722181d21aceccfa12ff5f03684eb0d3">_CLK_ADC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga722181d21aceccfa12ff5f03684eb0d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable ADC [0] (in _CLK_PCKENR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga722181d21aceccfa12ff5f03684eb0d3">More...</a><br /></td></tr>
<tr class="separator:ga722181d21aceccfa12ff5f03684eb0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa639c24110b26956cebed285a9a54014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa639c24110b26956cebed285a9a54014">_CLK_CAN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa639c24110b26956cebed285a9a54014"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable CAN [0] (in _CLK_PCKENR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa639c24110b26956cebed285a9a54014">More...</a><br /></td></tr>
<tr class="separator:gaa639c24110b26956cebed285a9a54014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace84504de2b66efbd0ef8a5361ea81ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gace84504de2b66efbd0ef8a5361ea81ab">_CLK_HSITRIM</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gace84504de2b66efbd0ef8a5361ea81ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value (some devices only support 3 bits, see DS!) [3:0] (in _CLK_HSITRIMR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gace84504de2b66efbd0ef8a5361ea81ab">More...</a><br /></td></tr>
<tr class="separator:gace84504de2b66efbd0ef8a5361ea81ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa06a0fd4e2db856e3bf9f81e0ad092d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa06a0fd4e2db856e3bf9f81e0ad092d4">_CLK_HSITRIM0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa06a0fd4e2db856e3bf9f81e0ad092d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [0] (in _CLK_HSITRIMR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa06a0fd4e2db856e3bf9f81e0ad092d4">More...</a><br /></td></tr>
<tr class="separator:gaa06a0fd4e2db856e3bf9f81e0ad092d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfa9fd13d2c56ad46a9b5ecbf378e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadcfa9fd13d2c56ad46a9b5ecbf378e4b">_CLK_HSITRIM1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadcfa9fd13d2c56ad46a9b5ecbf378e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [1] (in _CLK_HSITRIMR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadcfa9fd13d2c56ad46a9b5ecbf378e4b">More...</a><br /></td></tr>
<tr class="separator:gadcfa9fd13d2c56ad46a9b5ecbf378e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea412ab5e296e1ac12a394b41d23215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabea412ab5e296e1ac12a394b41d23215">_CLK_HSITRIM2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabea412ab5e296e1ac12a394b41d23215"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [2] (in _CLK_HSITRIMR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabea412ab5e296e1ac12a394b41d23215">More...</a><br /></td></tr>
<tr class="separator:gabea412ab5e296e1ac12a394b41d23215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac723544bde672a1c6e07eef10d9e86eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac723544bde672a1c6e07eef10d9e86eb">_CLK_HSITRIM3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac723544bde672a1c6e07eef10d9e86eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [3] (in _CLK_HSITRIMR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac723544bde672a1c6e07eef10d9e86eb">More...</a><br /></td></tr>
<tr class="separator:gac723544bde672a1c6e07eef10d9e86eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cfac9f605d3117f78dc8b06f060030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96cfac9f605d3117f78dc8b06f060030">_CLK_SWIMCLK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga96cfac9f605d3117f78dc8b06f060030"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock divider [0] (in _CLK_SWIMCCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga96cfac9f605d3117f78dc8b06f060030">More...</a><br /></td></tr>
<tr class="separator:ga96cfac9f605d3117f78dc8b06f060030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0805659aa3ffd3f906b888b0d36a3e13">_WWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_w_w_d_g__t.html">WWDG_t</a>,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0805659aa3ffd3f906b888b0d36a3e13">More...</a><br /></td></tr>
<tr class="separator:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab816af607b32f66b1546d9b24792f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga1ab816af607b32f66b1546d9b24792f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register (WWDG_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ab816af607b32f66b1546d9b24792f0">More...</a><br /></td></tr>
<tr class="separator:ga1ab816af607b32f66b1546d9b24792f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec6f0a093f5e8625f645f8d4e878228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafec6f0a093f5e8625f645f8d4e878228">_WWDG_WR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gafec6f0a093f5e8625f645f8d4e878228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register (WWDG_WR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafec6f0a093f5e8625f645f8d4e878228">More...</a><br /></td></tr>
<tr class="separator:gafec6f0a093f5e8625f645f8d4e878228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedd80791fab1a1faeea736ab0662c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeedd80791fab1a1faeea736ab0662c13">_WWDG_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:gaeedd80791fab1a1faeea736ab0662c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeedd80791fab1a1faeea736ab0662c13">More...</a><br /></td></tr>
<tr class="separator:gaeedd80791fab1a1faeea736ab0662c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d0cc05896baaf6dab8214448728c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01d0cc05896baaf6dab8214448728c5e">_WWDG_WR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:ga01d0cc05896baaf6dab8214448728c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga01d0cc05896baaf6dab8214448728c5e">More...</a><br /></td></tr>
<tr class="separator:ga01d0cc05896baaf6dab8214448728c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5fd24fce6c537bfd466d4a78b065a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e5fd24fce6c537bfd466d4a78b065a4">_WWDG_T</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0e5fd24fce6c537bfd466d4a78b065a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6:0] (in _WWDG_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e5fd24fce6c537bfd466d4a78b065a4">More...</a><br /></td></tr>
<tr class="separator:ga0e5fd24fce6c537bfd466d4a78b065a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95a428e9233d6d6d09c8c5886eacdfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac95a428e9233d6d6d09c8c5886eacdfc">_WWDG_T0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac95a428e9233d6d6d09c8c5886eacdfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [0] (in _WWDG_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac95a428e9233d6d6d09c8c5886eacdfc">More...</a><br /></td></tr>
<tr class="separator:gac95a428e9233d6d6d09c8c5886eacdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678cc37bedb816ddf6a184e62e2cebdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga678cc37bedb816ddf6a184e62e2cebdc">_WWDG_T1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga678cc37bedb816ddf6a184e62e2cebdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [1] (in _WWDG_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga678cc37bedb816ddf6a184e62e2cebdc">More...</a><br /></td></tr>
<tr class="separator:ga678cc37bedb816ddf6a184e62e2cebdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac28215401fef7f85cdba203b42ee83b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaac28215401fef7f85cdba203b42ee83b">_WWDG_T2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaac28215401fef7f85cdba203b42ee83b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [2] (in _WWDG_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaac28215401fef7f85cdba203b42ee83b">More...</a><br /></td></tr>
<tr class="separator:gaac28215401fef7f85cdba203b42ee83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef8892312292cc532f3e603862836e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ef8892312292cc532f3e603862836e1">_WWDG_T3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3ef8892312292cc532f3e603862836e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [3] (in _WWDG_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ef8892312292cc532f3e603862836e1">More...</a><br /></td></tr>
<tr class="separator:ga3ef8892312292cc532f3e603862836e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34bec6328953fae0cd8d2bf47fb87b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga34bec6328953fae0cd8d2bf47fb87b14">_WWDG_T4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga34bec6328953fae0cd8d2bf47fb87b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [4] (in _WWDG_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga34bec6328953fae0cd8d2bf47fb87b14">More...</a><br /></td></tr>
<tr class="separator:ga34bec6328953fae0cd8d2bf47fb87b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587f5a29eddb09818e137fafc85c8274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga587f5a29eddb09818e137fafc85c8274">_WWDG_T5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga587f5a29eddb09818e137fafc85c8274"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [5] (in _WWDG_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga587f5a29eddb09818e137fafc85c8274">More...</a><br /></td></tr>
<tr class="separator:ga587f5a29eddb09818e137fafc85c8274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43958d4042816f293c256a7bae81e472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43958d4042816f293c256a7bae81e472">_WWDG_T6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga43958d4042816f293c256a7bae81e472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6] (in _WWDG_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga43958d4042816f293c256a7bae81e472">More...</a><br /></td></tr>
<tr class="separator:ga43958d4042816f293c256a7bae81e472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac621aa60d1302d4afb92a8bce8d0766f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac621aa60d1302d4afb92a8bce8d0766f">_WWDG_WDGA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac621aa60d1302d4afb92a8bce8d0766f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog activation bit (n/a if WWDG enabled by option byte) [0] (in _WWDG_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac621aa60d1302d4afb92a8bce8d0766f">More...</a><br /></td></tr>
<tr class="separator:gac621aa60d1302d4afb92a8bce8d0766f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d459e1b93d6d9cddbfa9723a1cf4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga08d459e1b93d6d9cddbfa9723a1cf4db">_WWDG_W</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga08d459e1b93d6d9cddbfa9723a1cf4db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6:0] (in _WWDG_WR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga08d459e1b93d6d9cddbfa9723a1cf4db">More...</a><br /></td></tr>
<tr class="separator:ga08d459e1b93d6d9cddbfa9723a1cf4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0357a5c7bf624f3a0a666f08c94d4b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0357a5c7bf624f3a0a666f08c94d4b7d">_WWDG_W0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0357a5c7bf624f3a0a666f08c94d4b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [0] (in _WWDG_WR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0357a5c7bf624f3a0a666f08c94d4b7d">More...</a><br /></td></tr>
<tr class="separator:ga0357a5c7bf624f3a0a666f08c94d4b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f7bf2bcd5f40fdb1e57243b79b7d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3f7bf2bcd5f40fdb1e57243b79b7d0b">_WWDG_W1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab3f7bf2bcd5f40fdb1e57243b79b7d0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [1] (in _WWDG_WR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab3f7bf2bcd5f40fdb1e57243b79b7d0b">More...</a><br /></td></tr>
<tr class="separator:gab3f7bf2bcd5f40fdb1e57243b79b7d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89b35348edff78c75dbd2773b0b5d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf89b35348edff78c75dbd2773b0b5d12">_WWDG_W2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf89b35348edff78c75dbd2773b0b5d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [2] (in _WWDG_WR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf89b35348edff78c75dbd2773b0b5d12">More...</a><br /></td></tr>
<tr class="separator:gaf89b35348edff78c75dbd2773b0b5d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a480bee4362b18cac9681b24433c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga89a480bee4362b18cac9681b24433c18">_WWDG_W3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga89a480bee4362b18cac9681b24433c18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [3] (in _WWDG_WR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga89a480bee4362b18cac9681b24433c18">More...</a><br /></td></tr>
<tr class="separator:ga89a480bee4362b18cac9681b24433c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff9b0ed30555c7869ff53ce385e3b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ff9b0ed30555c7869ff53ce385e3b32">_WWDG_W4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7ff9b0ed30555c7869ff53ce385e3b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [4] (in _WWDG_WR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ff9b0ed30555c7869ff53ce385e3b32">More...</a><br /></td></tr>
<tr class="separator:ga7ff9b0ed30555c7869ff53ce385e3b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07e1b7a4479b77cc9d3774e8d1858c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf07e1b7a4479b77cc9d3774e8d1858c3">_WWDG_W5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf07e1b7a4479b77cc9d3774e8d1858c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [5] (in _WWDG_WR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf07e1b7a4479b77cc9d3774e8d1858c3">More...</a><br /></td></tr>
<tr class="separator:gaf07e1b7a4479b77cc9d3774e8d1858c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce288ba632a50c7dfd91f764f32c8de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ce288ba632a50c7dfd91f764f32c8de">_WWDG_W6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9ce288ba632a50c7dfd91f764f32c8de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6] (in _WWDG_WR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ce288ba632a50c7dfd91f764f32c8de">More...</a><br /></td></tr>
<tr class="separator:ga9ce288ba632a50c7dfd91f764f32c8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeab11bc629203f764f7b31ee4d07aa6d">_IWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_i_w_d_g__t.html">IWDG_t</a>,   <a class="el" href="group___s_t_m8_l10_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeab11bc629203f764f7b31ee4d07aa6d">More...</a><br /></td></tr>
<tr class="separator:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">_IWDG_KR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Key register (IWDG_KR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">More...</a><br /></td></tr>
<tr class="separator:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9db1f6ea905cc7afda429d913b90b2b9">_IWDG_PR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register (IWDG_PR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9db1f6ea905cc7afda429d913b90b2b9">More...</a><br /></td></tr>
<tr class="separator:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b9a49f1bb7940087c77b12304fe9364">_IWDG_RLR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3b9a49f1bb7940087c77b12304fe9364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register (IWDG_RLR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b9a49f1bb7940087c77b12304fe9364">More...</a><br /></td></tr>
<tr class="separator:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e308017bceb71e0a744efe4d34de6a5">_IWDG_PR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3e308017bceb71e0a744efe4d34de6a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e308017bceb71e0a744efe4d34de6a5">More...</a><br /></td></tr>
<tr class="separator:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656171bb413ef9421fdc289808a4ebe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga656171bb413ef9421fdc289808a4ebe9">_IWDG_RLR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga656171bb413ef9421fdc289808a4ebe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga656171bb413ef9421fdc289808a4ebe9">More...</a><br /></td></tr>
<tr class="separator:ga656171bb413ef9421fdc289808a4ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24b006d5a87c461a1e5b3ab9e4c2e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae24b006d5a87c461a1e5b3ab9e4c2e48">_IWDG_KEY_ENABLE</a>&#160;&#160;&#160;((uint8_t) 0xCC)</td></tr>
<tr class="memdesc:gae24b006d5a87c461a1e5b3ab9e4c2e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog enable (in _IWDG_KR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae24b006d5a87c461a1e5b3ab9e4c2e48">More...</a><br /></td></tr>
<tr class="separator:gae24b006d5a87c461a1e5b3ab9e4c2e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7737c837d02afdd8969ed28f184d33f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7737c837d02afdd8969ed28f184d33f1">_IWDG_KEY_REFRESH</a>&#160;&#160;&#160;((uint8_t) 0xAA)</td></tr>
<tr class="memdesc:ga7737c837d02afdd8969ed28f184d33f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog refresh (in _IWDG_KR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7737c837d02afdd8969ed28f184d33f1">More...</a><br /></td></tr>
<tr class="separator:ga7737c837d02afdd8969ed28f184d33f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5fc0653294cfee938d2aab9981396d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf5fc0653294cfee938d2aab9981396d">_IWDG_KEY_ACCESS</a>&#160;&#160;&#160;((uint8_t) 0x55)</td></tr>
<tr class="memdesc:gadf5fc0653294cfee938d2aab9981396d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog unlock write to IWDG_PR and IWDG_RLR (in _IWDG_KR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadf5fc0653294cfee938d2aab9981396d">More...</a><br /></td></tr>
<tr class="separator:gadf5fc0653294cfee938d2aab9981396d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79fa3811d084e0d167e7d550b5ec94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad79fa3811d084e0d167e7d550b5ec94c">_IWDG_PRE</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad79fa3811d084e0d167e7d550b5ec94c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2:0] (in _IWDG_PR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad79fa3811d084e0d167e7d550b5ec94c">More...</a><br /></td></tr>
<tr class="separator:gad79fa3811d084e0d167e7d550b5ec94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec49e207974a6ecb999e2b5e73d1c372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec49e207974a6ecb999e2b5e73d1c372">_IWDG_PRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaec49e207974a6ecb999e2b5e73d1c372"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [0] (in _IWDG_PR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaec49e207974a6ecb999e2b5e73d1c372">More...</a><br /></td></tr>
<tr class="separator:gaec49e207974a6ecb999e2b5e73d1c372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e5c614224ad956a2d61aa835f5c430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad2e5c614224ad956a2d61aa835f5c430">_IWDG_PRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad2e5c614224ad956a2d61aa835f5c430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [1] (in _IWDG_PR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad2e5c614224ad956a2d61aa835f5c430">More...</a><br /></td></tr>
<tr class="separator:gad2e5c614224ad956a2d61aa835f5c430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42130218ba2ec781b14db4e1321ad02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf42130218ba2ec781b14db4e1321ad02">_IWDG_PRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf42130218ba2ec781b14db4e1321ad02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2] (in _IWDG_PR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf42130218ba2ec781b14db4e1321ad02">More...</a><br /></td></tr>
<tr class="separator:gaf42130218ba2ec781b14db4e1321ad02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33730d8b3d5d35cd03539b7daddd369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad33730d8b3d5d35cd03539b7daddd369">_AWU</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_a_w_u__t.html">AWU_t</a>,    <a class="el" href="group___s_t_m8_l10_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>)</td></tr>
<tr class="memdesc:gad33730d8b3d5d35cd03539b7daddd369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad33730d8b3d5d35cd03539b7daddd369">More...</a><br /></td></tr>
<tr class="separator:gad33730d8b3d5d35cd03539b7daddd369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded9e5807774aa0dd0077e056c5622ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaded9e5807774aa0dd0077e056c5622ca">_AWU_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaded9e5807774aa0dd0077e056c5622ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register (AWU_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaded9e5807774aa0dd0077e056c5622ca">More...</a><br /></td></tr>
<tr class="separator:gaded9e5807774aa0dd0077e056c5622ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69e00aa258ea4a7ad643252b3e8ec779">_AWU_APR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register (AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga69e00aa258ea4a7ad643252b3e8ec779">More...</a><br /></td></tr>
<tr class="separator:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9966791d20b224abd1b21ef11e7504c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad9966791d20b224abd1b21ef11e7504c">_AWU_TBR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gad9966791d20b224abd1b21ef11e7504c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register (AWU_TBR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad9966791d20b224abd1b21ef11e7504c">More...</a><br /></td></tr>
<tr class="separator:gad9966791d20b224abd1b21ef11e7504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9b1517f28801a70a24c9322b182f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf9b1517f28801a70a24c9322b182f03">_AWU_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaf9b1517f28801a70a24c9322b182f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf9b1517f28801a70a24c9322b182f03">More...</a><br /></td></tr>
<tr class="separator:gaaf9b1517f28801a70a24c9322b182f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad271f680cb4d73b020a13bac440a56fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad271f680cb4d73b020a13bac440a56fa">_AWU_APR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x3F)</td></tr>
<tr class="memdesc:gad271f680cb4d73b020a13bac440a56fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad271f680cb4d73b020a13bac440a56fa">More...</a><br /></td></tr>
<tr class="separator:gad271f680cb4d73b020a13bac440a56fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57561fdf166636c49380e227e742554b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57561fdf166636c49380e227e742554b">_AWU_TBR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga57561fdf166636c49380e227e742554b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga57561fdf166636c49380e227e742554b">More...</a><br /></td></tr>
<tr class="separator:ga57561fdf166636c49380e227e742554b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae77b389e1670fbe74ec86ba81cb6cbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae77b389e1670fbe74ec86ba81cb6cbeb">_AWU_MSR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae77b389e1670fbe74ec86ba81cb6cbeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up LSI measurement enable [0] (in _AWU_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae77b389e1670fbe74ec86ba81cb6cbeb">More...</a><br /></td></tr>
<tr class="separator:gae77b389e1670fbe74ec86ba81cb6cbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496f1ce02fa339788ccdc3c991f23de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga496f1ce02fa339788ccdc3c991f23de6">_AWU_AWUEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga496f1ce02fa339788ccdc3c991f23de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup enable [0] (in _AWU_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga496f1ce02fa339788ccdc3c991f23de6">More...</a><br /></td></tr>
<tr class="separator:ga496f1ce02fa339788ccdc3c991f23de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fce72ffa5a6be60b6a7b48fbb7a57ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fce72ffa5a6be60b6a7b48fbb7a57ae">_AWU_AWUF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4fce72ffa5a6be60b6a7b48fbb7a57ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup status flag [0] (in _AWU_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fce72ffa5a6be60b6a7b48fbb7a57ae">More...</a><br /></td></tr>
<tr class="separator:ga4fce72ffa5a6be60b6a7b48fbb7a57ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4890142f9aa08581bcd35de6eec1865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4890142f9aa08581bcd35de6eec1865">_AWU_APRE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf4890142f9aa08581bcd35de6eec1865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5:0] (in _AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4890142f9aa08581bcd35de6eec1865">More...</a><br /></td></tr>
<tr class="separator:gaf4890142f9aa08581bcd35de6eec1865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab570599ae343e26a26b8b66c6b142447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab570599ae343e26a26b8b66c6b142447">_AWU_APRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab570599ae343e26a26b8b66c6b142447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [0] (in _AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab570599ae343e26a26b8b66c6b142447">More...</a><br /></td></tr>
<tr class="separator:gab570599ae343e26a26b8b66c6b142447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a1d55df678f679280df6ecebf2882c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad9a1d55df678f679280df6ecebf2882c">_AWU_APRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad9a1d55df678f679280df6ecebf2882c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [1] (in _AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad9a1d55df678f679280df6ecebf2882c">More...</a><br /></td></tr>
<tr class="separator:gad9a1d55df678f679280df6ecebf2882c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978e26933f21eded9b37d35c85ae9fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga978e26933f21eded9b37d35c85ae9fb7">_AWU_APRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga978e26933f21eded9b37d35c85ae9fb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [2] (in _AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga978e26933f21eded9b37d35c85ae9fb7">More...</a><br /></td></tr>
<tr class="separator:ga978e26933f21eded9b37d35c85ae9fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82ccb5fa00935eddf1fb798c61f5a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad82ccb5fa00935eddf1fb798c61f5a89">_AWU_APRE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad82ccb5fa00935eddf1fb798c61f5a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [3] (in _AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad82ccb5fa00935eddf1fb798c61f5a89">More...</a><br /></td></tr>
<tr class="separator:gad82ccb5fa00935eddf1fb798c61f5a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99af5f230510ae93363cd82fd4e0e316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga99af5f230510ae93363cd82fd4e0e316">_AWU_APRE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga99af5f230510ae93363cd82fd4e0e316"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [4] (in _AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga99af5f230510ae93363cd82fd4e0e316">More...</a><br /></td></tr>
<tr class="separator:ga99af5f230510ae93363cd82fd4e0e316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7d2d18ac56a07d3c0136ab6943db07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee7d2d18ac56a07d3c0136ab6943db07">_AWU_APRE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaee7d2d18ac56a07d3c0136ab6943db07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5] (in _AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaee7d2d18ac56a07d3c0136ab6943db07">More...</a><br /></td></tr>
<tr class="separator:gaee7d2d18ac56a07d3c0136ab6943db07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857b2f36c44e6d4ced1ed9c4cd9d5ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga857b2f36c44e6d4ced1ed9c4cd9d5ec4">_AWU_AWUTB</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga857b2f36c44e6d4ced1ed9c4cd9d5ec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3:0] (in _AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga857b2f36c44e6d4ced1ed9c4cd9d5ec4">More...</a><br /></td></tr>
<tr class="separator:ga857b2f36c44e6d4ced1ed9c4cd9d5ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0722500310e87b5083164cddf259e05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0722500310e87b5083164cddf259e05d">_AWU_AWUTB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0722500310e87b5083164cddf259e05d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [0] (in _AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0722500310e87b5083164cddf259e05d">More...</a><br /></td></tr>
<tr class="separator:ga0722500310e87b5083164cddf259e05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7add1244d37308f1714077acc5a8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa7add1244d37308f1714077acc5a8dd">_AWU_AWUTB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaaa7add1244d37308f1714077acc5a8dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [1] (in _AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa7add1244d37308f1714077acc5a8dd">More...</a><br /></td></tr>
<tr class="separator:gaaa7add1244d37308f1714077acc5a8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e1864ad2304a5998ab8f34e2a3cddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga29e1864ad2304a5998ab8f34e2a3cddd">_AWU_AWUTB2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga29e1864ad2304a5998ab8f34e2a3cddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [2] (in _AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga29e1864ad2304a5998ab8f34e2a3cddd">More...</a><br /></td></tr>
<tr class="separator:ga29e1864ad2304a5998ab8f34e2a3cddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb540368c275f65a8f8804adf890c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bb540368c275f65a8f8804adf890c6f">_AWU_AWUTB3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6bb540368c275f65a8f8804adf890c6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3] (in _AWU_APR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bb540368c275f65a8f8804adf890c6f">More...</a><br /></td></tr>
<tr class="separator:ga6bb540368c275f65a8f8804adf890c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edfa48316e450aaa370938de228fd25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0edfa48316e450aaa370938de228fd25">_BEEP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_b_e_e_p__t.html">BEEP_t</a>,   <a class="el" href="group___s_t_m8_l10_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0edfa48316e450aaa370938de228fd25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0edfa48316e450aaa370938de228fd25">More...</a><br /></td></tr>
<tr class="separator:ga0edfa48316e450aaa370938de228fd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga986ddf0035c4ab7eb8a85a00108ed618">_BEEP_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register (BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga986ddf0035c4ab7eb8a85a00108ed618">More...</a><br /></td></tr>
<tr class="separator:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865e42dd546ae89cc22f516211414b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga865e42dd546ae89cc22f516211414b00">_BEEP_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x1F)</td></tr>
<tr class="memdesc:ga865e42dd546ae89cc22f516211414b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga865e42dd546ae89cc22f516211414b00">More...</a><br /></td></tr>
<tr class="separator:ga865e42dd546ae89cc22f516211414b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5d4f192a09dabe0df309b578f9fbac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f5d4f192a09dabe0df309b578f9fbac">_BEEP_BEEPDIV</a>&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1f5d4f192a09dabe0df309b578f9fbac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [4:0] (in _BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f5d4f192a09dabe0df309b578f9fbac">More...</a><br /></td></tr>
<tr class="separator:ga1f5d4f192a09dabe0df309b578f9fbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd56ee7d42ee7675038dc18c59c7d20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd56ee7d42ee7675038dc18c59c7d20f">_BEEP_BEEPDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacd56ee7d42ee7675038dc18c59c7d20f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [0] (in _BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacd56ee7d42ee7675038dc18c59c7d20f">More...</a><br /></td></tr>
<tr class="separator:gacd56ee7d42ee7675038dc18c59c7d20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf8b12d8d980bcf73abfe16a11fc509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabbf8b12d8d980bcf73abfe16a11fc509">_BEEP_BEEPDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabbf8b12d8d980bcf73abfe16a11fc509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [1] (in _BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabbf8b12d8d980bcf73abfe16a11fc509">More...</a><br /></td></tr>
<tr class="separator:gabbf8b12d8d980bcf73abfe16a11fc509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c30d9550287a6168beeedaaf6f1da57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c30d9550287a6168beeedaaf6f1da57">_BEEP_BEEPDIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4c30d9550287a6168beeedaaf6f1da57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [2] (in _BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c30d9550287a6168beeedaaf6f1da57">More...</a><br /></td></tr>
<tr class="separator:ga4c30d9550287a6168beeedaaf6f1da57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d42936f89310cf765f1d7e6d22ce3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d42936f89310cf765f1d7e6d22ce3f9">_BEEP_BEEPDIV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9d42936f89310cf765f1d7e6d22ce3f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [3] (in _BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d42936f89310cf765f1d7e6d22ce3f9">More...</a><br /></td></tr>
<tr class="separator:ga9d42936f89310cf765f1d7e6d22ce3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275be3d9b8d8a9b1385b063c1caceb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga275be3d9b8d8a9b1385b063c1caceb31">_BEEP_BEEPDIV4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga275be3d9b8d8a9b1385b063c1caceb31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [4] (in _BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga275be3d9b8d8a9b1385b063c1caceb31">More...</a><br /></td></tr>
<tr class="separator:ga275be3d9b8d8a9b1385b063c1caceb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12dae4e4d7cbddfd25e510ca17c6af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa12dae4e4d7cbddfd25e510ca17c6af9">_BEEP_BEEPEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa12dae4e4d7cbddfd25e510ca17c6af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper enable [0] (in _BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa12dae4e4d7cbddfd25e510ca17c6af9">More...</a><br /></td></tr>
<tr class="separator:gaa12dae4e4d7cbddfd25e510ca17c6af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a5fddb16d70f2e1c7d40cc9ee710ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga63a5fddb16d70f2e1c7d40cc9ee710ae">_BEEP_BEEPSEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga63a5fddb16d70f2e1c7d40cc9ee710ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [1:0] (in _BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga63a5fddb16d70f2e1c7d40cc9ee710ae">More...</a><br /></td></tr>
<tr class="separator:ga63a5fddb16d70f2e1c7d40cc9ee710ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108fa0bdd9d214295ef17cbca1f66c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga108fa0bdd9d214295ef17cbca1f66c79">_BEEP_BEEPSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga108fa0bdd9d214295ef17cbca1f66c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [0] (in _BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga108fa0bdd9d214295ef17cbca1f66c79">More...</a><br /></td></tr>
<tr class="separator:ga108fa0bdd9d214295ef17cbca1f66c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fef4d5f57efee65556946d4cc0bd0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2fef4d5f57efee65556946d4cc0bd0a4">_BEEP_BEEPSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2fef4d5f57efee65556946d4cc0bd0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [1] (in _BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2fef4d5f57efee65556946d4cc0bd0a4">More...</a><br /></td></tr>
<tr class="separator:ga2fef4d5f57efee65556946d4cc0bd0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e44ba356b97be27806db7f96ff527d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9e44ba356b97be27806db7f96ff527d">_SPI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_s_p_i__t.html">SPI_t</a>,      <a class="el" href="group___s_t_m8_l10_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa9e44ba356b97be27806db7f96ff527d"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9e44ba356b97be27806db7f96ff527d">More...</a><br /></td></tr>
<tr class="separator:gaa9e44ba356b97be27806db7f96ff527d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d9fcc2e6142abdc27688f2499b9a4e4">_SPI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d9fcc2e6142abdc27688f2499b9a4e4">More...</a><br /></td></tr>
<tr class="separator:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4f025b4cd374f51e9374903e35ecd5bc">_SPI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4f025b4cd374f51e9374903e35ecd5bc">More...</a><br /></td></tr>
<tr class="separator:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86c616f7196030be4f144e5c85a5102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa86c616f7196030be4f144e5c85a5102">_SPI_ICR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaa86c616f7196030be4f144e5c85a5102"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa86c616f7196030be4f144e5c85a5102">More...</a><br /></td></tr>
<tr class="separator:gaa86c616f7196030be4f144e5c85a5102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb3484d96be895cde965beae5cc3268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bb3484d96be895cde965beae5cc3268">_SPI_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7bb3484d96be895cde965beae5cc3268"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bb3484d96be895cde965beae5cc3268">More...</a><br /></td></tr>
<tr class="separator:ga7bb3484d96be895cde965beae5cc3268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46126584466df95dc574255363696bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46126584466df95dc574255363696bf2">_SPI_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga46126584466df95dc574255363696bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga46126584466df95dc574255363696bf2">More...</a><br /></td></tr>
<tr class="separator:ga46126584466df95dc574255363696bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361987313d086b5d37c4ae4ac50464db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga361987313d086b5d37c4ae4ac50464db">_SPI_CRCPR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga361987313d086b5d37c4ae4ac50464db"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI CRC polynomial register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga361987313d086b5d37c4ae4ac50464db">More...</a><br /></td></tr>
<tr class="separator:ga361987313d086b5d37c4ae4ac50464db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15432027e0539f737290604326beced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab15432027e0539f737290604326beced">_SPI_RXCRCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gab15432027e0539f737290604326beced"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Rx CRC register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab15432027e0539f737290604326beced">More...</a><br /></td></tr>
<tr class="separator:gab15432027e0539f737290604326beced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8600887cac39ba16232ab1afadb2d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabf8600887cac39ba16232ab1afadb2d4">_SPI_TXCRCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gabf8600887cac39ba16232ab1afadb2d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Tx CRC register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabf8600887cac39ba16232ab1afadb2d4">More...</a><br /></td></tr>
<tr class="separator:gabf8600887cac39ba16232ab1afadb2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393c498f4f0c95becd749a0aa3b83696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga393c498f4f0c95becd749a0aa3b83696">_SPI_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga393c498f4f0c95becd749a0aa3b83696"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga393c498f4f0c95becd749a0aa3b83696">More...</a><br /></td></tr>
<tr class="separator:ga393c498f4f0c95becd749a0aa3b83696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02528613772f477e86b6c3ffb660077a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga02528613772f477e86b6c3ffb660077a">_SPI_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga02528613772f477e86b6c3ffb660077a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga02528613772f477e86b6c3ffb660077a">More...</a><br /></td></tr>
<tr class="separator:ga02528613772f477e86b6c3ffb660077a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe4d0dd3006f3ce3796cfebb7ece5940">_SPI_ICR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Interrupt Control Register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafe4d0dd3006f3ce3796cfebb7ece5940">More...</a><br /></td></tr>
<tr class="separator:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6da01a65f0efbb1f0e085e2f6ea2801c">_SPI_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6da01a65f0efbb1f0e085e2f6ea2801c">More...</a><br /></td></tr>
<tr class="separator:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f53557c4a46029ab6fe567505971566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f53557c4a46029ab6fe567505971566">_SPI_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0f53557c4a46029ab6fe567505971566"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f53557c4a46029ab6fe567505971566">More...</a><br /></td></tr>
<tr class="separator:ga0f53557c4a46029ab6fe567505971566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c57c23141e6b757002123237353ebe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c57c23141e6b757002123237353ebe9">_SPI_CRCPR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x07)</td></tr>
<tr class="memdesc:ga1c57c23141e6b757002123237353ebe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Polynomial Register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c57c23141e6b757002123237353ebe9">More...</a><br /></td></tr>
<tr class="separator:ga1c57c23141e6b757002123237353ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6019cd060316840e1ae2b10d742606ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6019cd060316840e1ae2b10d742606ad">_SPI_RXCRCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6019cd060316840e1ae2b10d742606ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI RX CRC Register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6019cd060316840e1ae2b10d742606ad">More...</a><br /></td></tr>
<tr class="separator:ga6019cd060316840e1ae2b10d742606ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d17fbed8ead7c2355ad75b8fb403056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d17fbed8ead7c2355ad75b8fb403056">_SPI_TXCRCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7d17fbed8ead7c2355ad75b8fb403056"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI TX CRC Register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d17fbed8ead7c2355ad75b8fb403056">More...</a><br /></td></tr>
<tr class="separator:ga7d17fbed8ead7c2355ad75b8fb403056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdae03f63038888e54414d18e6dc4a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafdae03f63038888e54414d18e6dc4a71">_SPI_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafdae03f63038888e54414d18e6dc4a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock phase [0] (in _SPI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafdae03f63038888e54414d18e6dc4a71">More...</a><br /></td></tr>
<tr class="separator:gafdae03f63038888e54414d18e6dc4a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafac7212013220a7560517068269dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabafac7212013220a7560517068269dc7">_SPI_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabafac7212013220a7560517068269dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock polarity [0] (in _SPI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabafac7212013220a7560517068269dc7">More...</a><br /></td></tr>
<tr class="separator:gabafac7212013220a7560517068269dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590cdc011d5af04357b200ee5d072853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga590cdc011d5af04357b200ee5d072853">_SPI_MSTR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga590cdc011d5af04357b200ee5d072853"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master/slave selection [0] (in _SPI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga590cdc011d5af04357b200ee5d072853">More...</a><br /></td></tr>
<tr class="separator:ga590cdc011d5af04357b200ee5d072853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d1387ef9ecb5df0efe9f638b2c7e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga29d1387ef9ecb5df0efe9f638b2c7e53">_SPI_BR</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga29d1387ef9ecb5df0efe9f638b2c7e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [2:0] (in _SPI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga29d1387ef9ecb5df0efe9f638b2c7e53">More...</a><br /></td></tr>
<tr class="separator:ga29d1387ef9ecb5df0efe9f638b2c7e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced8e9217d55d1508f3f77828066abc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaced8e9217d55d1508f3f77828066abc8">_SPI_BR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaced8e9217d55d1508f3f77828066abc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [0] (in _SPI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaced8e9217d55d1508f3f77828066abc8">More...</a><br /></td></tr>
<tr class="separator:gaced8e9217d55d1508f3f77828066abc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb90fb7e168dd2ba355813654514062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5eb90fb7e168dd2ba355813654514062">_SPI_BR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5eb90fb7e168dd2ba355813654514062"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [1] (in _SPI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5eb90fb7e168dd2ba355813654514062">More...</a><br /></td></tr>
<tr class="separator:ga5eb90fb7e168dd2ba355813654514062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8555e95e4d72041d5e1d97d829a69ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8555e95e4d72041d5e1d97d829a69ee">_SPI_BR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf8555e95e4d72041d5e1d97d829a69ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [2] (in _SPI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8555e95e4d72041d5e1d97d829a69ee">More...</a><br /></td></tr>
<tr class="separator:gaf8555e95e4d72041d5e1d97d829a69ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11650dff427722ee5c08bcdcf16adca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga11650dff427722ee5c08bcdcf16adca8">_SPI_SPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga11650dff427722ee5c08bcdcf16adca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable [0] (in _SPI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga11650dff427722ee5c08bcdcf16adca8">More...</a><br /></td></tr>
<tr class="separator:ga11650dff427722ee5c08bcdcf16adca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3eef494f9f03378a89e462c960a9e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3eef494f9f03378a89e462c960a9e66">_SPI_LSBFIRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa3eef494f9f03378a89e462c960a9e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Frame format [0] (in _SPI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3eef494f9f03378a89e462c960a9e66">More...</a><br /></td></tr>
<tr class="separator:gaa3eef494f9f03378a89e462c960a9e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6720afafc956dd8595b6309ae42dba59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6720afafc956dd8595b6309ae42dba59">_SPI_SSI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6720afafc956dd8595b6309ae42dba59"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Internal slave select [0] (in _SPI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6720afafc956dd8595b6309ae42dba59">More...</a><br /></td></tr>
<tr class="separator:ga6720afafc956dd8595b6309ae42dba59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7f721c038b8e20043da9d9f110e8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f7f721c038b8e20043da9d9f110e8ae">_SPI_SSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga9f7f721c038b8e20043da9d9f110e8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Software slave management [0] (in _SPI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f7f721c038b8e20043da9d9f110e8ae">More...</a><br /></td></tr>
<tr class="separator:ga9f7f721c038b8e20043da9d9f110e8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115054d5fa9902d1dba1885c35c61ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga115054d5fa9902d1dba1885c35c61ae5">_SPI_RXONLY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga115054d5fa9902d1dba1885c35c61ae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive only [0] (in _SPI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga115054d5fa9902d1dba1885c35c61ae5">More...</a><br /></td></tr>
<tr class="separator:ga115054d5fa9902d1dba1885c35c61ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga253d556b80a1a7e6eb07f0262ddf1302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga253d556b80a1a7e6eb07f0262ddf1302">_SPI_CRCNEXT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga253d556b80a1a7e6eb07f0262ddf1302"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Transmit CRC next [0] (in _SPI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga253d556b80a1a7e6eb07f0262ddf1302">More...</a><br /></td></tr>
<tr class="separator:ga253d556b80a1a7e6eb07f0262ddf1302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a843ad7676c4ec94c9c1cab3fa28d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a843ad7676c4ec94c9c1cab3fa28d72">_SPI_CRCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4a843ad7676c4ec94c9c1cab3fa28d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Hardware CRC calculation enable [0] (in _SPI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a843ad7676c4ec94c9c1cab3fa28d72">More...</a><br /></td></tr>
<tr class="separator:ga4a843ad7676c4ec94c9c1cab3fa28d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83cc9c5e72e85943a314a1f6a2a39f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab83cc9c5e72e85943a314a1f6a2a39f3">_SPI_BDOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab83cc9c5e72e85943a314a1f6a2a39f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Input/Output enable in bidirectional mode [0] (in _SPI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab83cc9c5e72e85943a314a1f6a2a39f3">More...</a><br /></td></tr>
<tr class="separator:gab83cc9c5e72e85943a314a1f6a2a39f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bf354ded8e43dcdb8f7f3c072d706d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad9bf354ded8e43dcdb8f7f3c072d706d">_SPI_BDM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad9bf354ded8e43dcdb8f7f3c072d706d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bidirectional data mode enable [0] (in _SPI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad9bf354ded8e43dcdb8f7f3c072d706d">More...</a><br /></td></tr>
<tr class="separator:gad9bf354ded8e43dcdb8f7f3c072d706d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d56cfd28a16aecdb2e1c3d3fef3508b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d56cfd28a16aecdb2e1c3d3fef3508b">_SPI_WKIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7d56cfd28a16aecdb2e1c3d3fef3508b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Wakeup interrupt enable [0] (in _SPI_ICR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d56cfd28a16aecdb2e1c3d3fef3508b">More...</a><br /></td></tr>
<tr class="separator:ga7d56cfd28a16aecdb2e1c3d3fef3508b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee02648305bc1b324462606db8f5939b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee02648305bc1b324462606db8f5939b">_SPI_ERRIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaee02648305bc1b324462606db8f5939b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Error interrupt enable [0] (in _SPI_ICR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaee02648305bc1b324462606db8f5939b">More...</a><br /></td></tr>
<tr class="separator:gaee02648305bc1b324462606db8f5939b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46be9708567520aa187ddb8129dc244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad46be9708567520aa187ddb8129dc244">_SPI_RXIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad46be9708567520aa187ddb8129dc244"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Rx buffer not empty interrupt enable [0] (in _SPI_ICR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad46be9708567520aa187ddb8129dc244">More...</a><br /></td></tr>
<tr class="separator:gad46be9708567520aa187ddb8129dc244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7749a7ff47588ab56507e4a96d1e6af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7749a7ff47588ab56507e4a96d1e6af0">_SPI_TXIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7749a7ff47588ab56507e4a96d1e6af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Tx buffer empty interrupt enable [0] (in _SPI_ICR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7749a7ff47588ab56507e4a96d1e6af0">More...</a><br /></td></tr>
<tr class="separator:ga7749a7ff47588ab56507e4a96d1e6af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990f024eb5fe894ef70ab923cb3674a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga990f024eb5fe894ef70ab923cb3674a0">_SPI_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga990f024eb5fe894ef70ab923cb3674a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive buffer not empty [0] (in _SPI_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga990f024eb5fe894ef70ab923cb3674a0">More...</a><br /></td></tr>
<tr class="separator:ga990f024eb5fe894ef70ab923cb3674a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fb8783a598211f7c3ce97cdfe26522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72fb8783a598211f7c3ce97cdfe26522">_SPI_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga72fb8783a598211f7c3ce97cdfe26522"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Transmit buffer empty [0] (in _SPI_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72fb8783a598211f7c3ce97cdfe26522">More...</a><br /></td></tr>
<tr class="separator:ga72fb8783a598211f7c3ce97cdfe26522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9beb5a02fed03b6e733adba54c4410e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac9beb5a02fed03b6e733adba54c4410e">_SPI_WKUP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac9beb5a02fed03b6e733adba54c4410e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Wakeup flag [0] (in _SPI_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac9beb5a02fed03b6e733adba54c4410e">More...</a><br /></td></tr>
<tr class="separator:gac9beb5a02fed03b6e733adba54c4410e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1a9217cc869bc97228cb101ce6d23b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b1a9217cc869bc97228cb101ce6d23b">_SPI_CRCERR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2b1a9217cc869bc97228cb101ce6d23b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI CRC error flag [0] (in _SPI_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b1a9217cc869bc97228cb101ce6d23b">More...</a><br /></td></tr>
<tr class="separator:ga2b1a9217cc869bc97228cb101ce6d23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16718c7cefad6ea5aae7872183d1d11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga16718c7cefad6ea5aae7872183d1d11c">_SPI_MODF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga16718c7cefad6ea5aae7872183d1d11c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Mode fault [0] (in _SPI_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga16718c7cefad6ea5aae7872183d1d11c">More...</a><br /></td></tr>
<tr class="separator:ga16718c7cefad6ea5aae7872183d1d11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1a438d449f1c27dfc5106a1b984a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacb1a438d449f1c27dfc5106a1b984a30">_SPI_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gacb1a438d449f1c27dfc5106a1b984a30"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Overrun flag [0] (in _SPI_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacb1a438d449f1c27dfc5106a1b984a30">More...</a><br /></td></tr>
<tr class="separator:gacb1a438d449f1c27dfc5106a1b984a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1a571af4d823f1372acde769c8e368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee1a571af4d823f1372acde769c8e368">_SPI_BSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaee1a571af4d823f1372acde769c8e368"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Busy flag [0] (in _SPI_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaee1a571af4d823f1372acde769c8e368">More...</a><br /></td></tr>
<tr class="separator:gaee1a571af4d823f1372acde769c8e368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652434952edf35361b67df1e7c003cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga652434952edf35361b67df1e7c003cf1">_I2C</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_i2_c__t.html">I2C_t</a>,      <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>)</td></tr>
<tr class="memdesc:ga652434952edf35361b67df1e7c003cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga652434952edf35361b67df1e7c003cf1">More...</a><br /></td></tr>
<tr class="separator:ga652434952edf35361b67df1e7c003cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f2931a5b93d432193b1c694ff8a30b9">_I2C_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f2931a5b93d432193b1c694ff8a30b9">More...</a><br /></td></tr>
<tr class="separator:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">_I2C_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">More...</a><br /></td></tr>
<tr class="separator:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8d48c46a717b1cee08069dbc9903ad6">_I2C_FREQR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8d48c46a717b1cee08069dbc9903ad6">More...</a><br /></td></tr>
<tr class="separator:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafaef0e49b3623907ba52fd9d8fb390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaafaef0e49b3623907ba52fd9d8fb390">_I2C_OARL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaaafaef0e49b3623907ba52fd9d8fb390"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaafaef0e49b3623907ba52fd9d8fb390">More...</a><br /></td></tr>
<tr class="separator:gaaafaef0e49b3623907ba52fd9d8fb390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8baff2a0ac44ba2cdeb0628661641475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8baff2a0ac44ba2cdeb0628661641475">_I2C_OARH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga8baff2a0ac44ba2cdeb0628661641475"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8baff2a0ac44ba2cdeb0628661641475">More...</a><br /></td></tr>
<tr class="separator:ga8baff2a0ac44ba2cdeb0628661641475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8918e9208528a94e457c29fcb46db4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae8918e9208528a94e457c29fcb46db4f">_I2C_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gae8918e9208528a94e457c29fcb46db4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae8918e9208528a94e457c29fcb46db4f">More...</a><br /></td></tr>
<tr class="separator:gae8918e9208528a94e457c29fcb46db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a2eb9d4c886151585978f66fd80f4d2">_I2C_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a2eb9d4c886151585978f66fd80f4d2">More...</a><br /></td></tr>
<tr class="separator:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c89059c4294e39a47011444ae4a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe3c89059c4294e39a47011444ae4a29">_I2C_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gafe3c89059c4294e39a47011444ae4a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafe3c89059c4294e39a47011444ae4a29">More...</a><br /></td></tr>
<tr class="separator:gafe3c89059c4294e39a47011444ae4a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab223d9454cd6f0158a216a4b9bbb9027">_I2C_SR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gab223d9454cd6f0158a216a4b9bbb9027"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab223d9454cd6f0158a216a4b9bbb9027">More...</a><br /></td></tr>
<tr class="separator:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3136622895b986271aba1e3a4d4c0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3136622895b986271aba1e3a4d4c0f0">_I2C_ITR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gad3136622895b986271aba1e3a4d4c0f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad3136622895b986271aba1e3a4d4c0f0">More...</a><br /></td></tr>
<tr class="separator:gad3136622895b986271aba1e3a4d4c0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff34045e4691af531348744328f8f19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff34045e4691af531348744328f8f19a">_I2C_CCRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaff34045e4691af531348744328f8f19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaff34045e4691af531348744328f8f19a">More...</a><br /></td></tr>
<tr class="separator:gaff34045e4691af531348744328f8f19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad1a166db6841a2da3b5326a1c85d2dae">_I2C_CCRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gad1a166db6841a2da3b5326a1c85d2dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad1a166db6841a2da3b5326a1c85d2dae">More...</a><br /></td></tr>
<tr class="separator:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618f31047ebb9762715495558836fc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga618f31047ebb9762715495558836fc5f">_I2C_TRISER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_l10_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga618f31047ebb9762715495558836fc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga618f31047ebb9762715495558836fc5f">More...</a><br /></td></tr>
<tr class="separator:ga618f31047ebb9762715495558836fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717418aca058678340babf80920fcd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga717418aca058678340babf80920fcd48">_I2C_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga717418aca058678340babf80920fcd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga717418aca058678340babf80920fcd48">More...</a><br /></td></tr>
<tr class="separator:ga717418aca058678340babf80920fcd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">_I2C_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">More...</a><br /></td></tr>
<tr class="separator:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e29ba197771d0483a654ffd555d6ef7">_I2C_FREQR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4e29ba197771d0483a654ffd555d6ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e29ba197771d0483a654ffd555d6ef7">More...</a><br /></td></tr>
<tr class="separator:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d038a1bb7e5374b7ab79ac5e147ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac1d038a1bb7e5374b7ab79ac5e147ae1">_I2C_OARL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac1d038a1bb7e5374b7ab79ac5e147ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac1d038a1bb7e5374b7ab79ac5e147ae1">More...</a><br /></td></tr>
<tr class="separator:gac1d038a1bb7e5374b7ab79ac5e147ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715ee8ccd875990155c0cb1cfcfb54ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga715ee8ccd875990155c0cb1cfcfb54ca">_I2C_OARH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga715ee8ccd875990155c0cb1cfcfb54ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga715ee8ccd875990155c0cb1cfcfb54ca">More...</a><br /></td></tr>
<tr class="separator:ga715ee8ccd875990155c0cb1cfcfb54ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">_I2C_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">More...</a><br /></td></tr>
<tr class="separator:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2867dfbe04d633919aa334bc17315b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab2867dfbe04d633919aa334bc17315b6">_I2C_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab2867dfbe04d633919aa334bc17315b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab2867dfbe04d633919aa334bc17315b6">More...</a><br /></td></tr>
<tr class="separator:gab2867dfbe04d633919aa334bc17315b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed40504a91b659f709803ec2c644c9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed40504a91b659f709803ec2c644c9ed">_I2C_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaed40504a91b659f709803ec2c644c9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaed40504a91b659f709803ec2c644c9ed">More...</a><br /></td></tr>
<tr class="separator:gaed40504a91b659f709803ec2c644c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1104c7b3464a5cc2e608fc1efe01f977">_I2C_SR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1104c7b3464a5cc2e608fc1efe01f977">More...</a><br /></td></tr>
<tr class="separator:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga145eedd92c93ccc2bdaba27220e447c3">_I2C_ITR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga145eedd92c93ccc2bdaba27220e447c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga145eedd92c93ccc2bdaba27220e447c3">More...</a><br /></td></tr>
<tr class="separator:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d600a878a58f3ce77af6502787d9db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0d600a878a58f3ce77af6502787d9db5">_I2C_CCRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d600a878a58f3ce77af6502787d9db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0d600a878a58f3ce77af6502787d9db5">More...</a><br /></td></tr>
<tr class="separator:ga0d600a878a58f3ce77af6502787d9db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3195eafb353b4fa0fb318321b94074cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3195eafb353b4fa0fb318321b94074cb">_I2C_CCRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3195eafb353b4fa0fb318321b94074cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3195eafb353b4fa0fb318321b94074cb">More...</a><br /></td></tr>
<tr class="separator:ga3195eafb353b4fa0fb318321b94074cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bc8f4690acc04eb606cad04b7915fa5">_I2C_TRISER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bc8f4690acc04eb606cad04b7915fa5">More...</a><br /></td></tr>
<tr class="separator:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a7a84abec743aa32095c0df072f20b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95a7a84abec743aa32095c0df072f20b">_I2C_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga95a7a84abec743aa32095c0df072f20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral enable [0] (in _I2C_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga95a7a84abec743aa32095c0df072f20b">More...</a><br /></td></tr>
<tr class="separator:ga95a7a84abec743aa32095c0df072f20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb9aad2dd24552d98c70f04f67029ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8cb9aad2dd24552d98c70f04f67029ff">_I2C_ENGC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga8cb9aad2dd24552d98c70f04f67029ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call enable [0] (in _I2C_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8cb9aad2dd24552d98c70f04f67029ff">More...</a><br /></td></tr>
<tr class="separator:ga8cb9aad2dd24552d98c70f04f67029ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48725c10fe5a409e73f4884c05c86c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae48725c10fe5a409e73f4884c05c86c4">_I2C_NOSTRETCH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae48725c10fe5a409e73f4884c05c86c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock stretching disable (Slave mode) [0] (in _I2C_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae48725c10fe5a409e73f4884c05c86c4">More...</a><br /></td></tr>
<tr class="separator:gae48725c10fe5a409e73f4884c05c86c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5974cda6843dd1976707f906685ae280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5974cda6843dd1976707f906685ae280">_I2C_START</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5974cda6843dd1976707f906685ae280"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start generation [0] (in _I2C_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5974cda6843dd1976707f906685ae280">More...</a><br /></td></tr>
<tr class="separator:ga5974cda6843dd1976707f906685ae280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad00fcd831057083b2bdcaa421851b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad00fcd831057083b2bdcaa421851b3f">_I2C_STOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaad00fcd831057083b2bdcaa421851b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop generation [0] (in _I2C_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaad00fcd831057083b2bdcaa421851b3f">More...</a><br /></td></tr>
<tr class="separator:gaad00fcd831057083b2bdcaa421851b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f10fd666beebf60ad4238342168f7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f10fd666beebf60ad4238342168f7d3">_I2C_ACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5f10fd666beebf60ad4238342168f7d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge enable [0] (in _I2C_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f10fd666beebf60ad4238342168f7d3">More...</a><br /></td></tr>
<tr class="separator:ga5f10fd666beebf60ad4238342168f7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0cd16b0715782ebafbad9fb6004367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a0cd16b0715782ebafbad9fb6004367">_I2C_POS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3a0cd16b0715782ebafbad9fb6004367"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge position (for data reception) [0] (in _I2C_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a0cd16b0715782ebafbad9fb6004367">More...</a><br /></td></tr>
<tr class="separator:ga3a0cd16b0715782ebafbad9fb6004367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af662d9b8b4be95c17333d505609841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0af662d9b8b4be95c17333d505609841">_I2C_SWRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga0af662d9b8b4be95c17333d505609841"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Software reset [0] (in _I2C_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0af662d9b8b4be95c17333d505609841">More...</a><br /></td></tr>
<tr class="separator:ga0af662d9b8b4be95c17333d505609841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ad0e2ce4a3f81b95785c5191e4c2bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac5ad0e2ce4a3f81b95785c5191e4c2bc">_I2C_FREQ</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac5ad0e2ce4a3f81b95785c5191e4c2bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5:0] (in _I2C_FREQR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac5ad0e2ce4a3f81b95785c5191e4c2bc">More...</a><br /></td></tr>
<tr class="separator:gac5ad0e2ce4a3f81b95785c5191e4c2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f6ae1e4190881a6cbb440f330eea14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95f6ae1e4190881a6cbb440f330eea14">_I2C_FREQ0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga95f6ae1e4190881a6cbb440f330eea14"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [0] (in _I2C_FREQR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga95f6ae1e4190881a6cbb440f330eea14">More...</a><br /></td></tr>
<tr class="separator:ga95f6ae1e4190881a6cbb440f330eea14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad671f118c7b9064f9acf0696a7f617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ad671f118c7b9064f9acf0696a7f617">_I2C_FREQ1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1ad671f118c7b9064f9acf0696a7f617"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [1] (in _I2C_FREQR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ad671f118c7b9064f9acf0696a7f617">More...</a><br /></td></tr>
<tr class="separator:ga1ad671f118c7b9064f9acf0696a7f617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736a1a842a3cb7bd919b60d48563981a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga736a1a842a3cb7bd919b60d48563981a">_I2C_FREQ2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga736a1a842a3cb7bd919b60d48563981a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [2] (in _I2C_FREQR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga736a1a842a3cb7bd919b60d48563981a">More...</a><br /></td></tr>
<tr class="separator:ga736a1a842a3cb7bd919b60d48563981a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac167bf5aa087cb5acd504f4faff98058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac167bf5aa087cb5acd504f4faff98058">_I2C_FREQ3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac167bf5aa087cb5acd504f4faff98058"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [3] (in _I2C_FREQR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac167bf5aa087cb5acd504f4faff98058">More...</a><br /></td></tr>
<tr class="separator:gac167bf5aa087cb5acd504f4faff98058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd48190bdd6f6565b61e3ebe9c635eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaebd48190bdd6f6565b61e3ebe9c635eb">_I2C_FREQ4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaebd48190bdd6f6565b61e3ebe9c635eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [4] (in _I2C_FREQR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaebd48190bdd6f6565b61e3ebe9c635eb">More...</a><br /></td></tr>
<tr class="separator:gaebd48190bdd6f6565b61e3ebe9c635eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced88d1049953f40f92df6a0f48c596c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaced88d1049953f40f92df6a0f48c596c">_I2C_FREQ5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaced88d1049953f40f92df6a0f48c596c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5] (in _I2C_FREQR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaced88d1049953f40f92df6a0f48c596c">More...</a><br /></td></tr>
<tr class="separator:gaced88d1049953f40f92df6a0f48c596c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450a708bbd287b0b7941bd9e964423d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga450a708bbd287b0b7941bd9e964423d3">_I2C_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga450a708bbd287b0b7941bd9e964423d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [0] (in 10-bit address mode) (in _I2C_OARL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga450a708bbd287b0b7941bd9e964423d3">More...</a><br /></td></tr>
<tr class="separator:ga450a708bbd287b0b7941bd9e964423d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa480199be6af4b09ef01ea4887da3554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa480199be6af4b09ef01ea4887da3554">_I2C_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa480199be6af4b09ef01ea4887da3554"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [1] (in _I2C_OARL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa480199be6af4b09ef01ea4887da3554">More...</a><br /></td></tr>
<tr class="separator:gaa480199be6af4b09ef01ea4887da3554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61f9586c46f10b0f2f070f4ecc89868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab61f9586c46f10b0f2f070f4ecc89868">_I2C_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab61f9586c46f10b0f2f070f4ecc89868"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [2] (in _I2C_OARL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab61f9586c46f10b0f2f070f4ecc89868">More...</a><br /></td></tr>
<tr class="separator:gab61f9586c46f10b0f2f070f4ecc89868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9b8ca7726f0b5ee732d0d29b1ced16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a9b8ca7726f0b5ee732d0d29b1ced16">_I2C_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0a9b8ca7726f0b5ee732d0d29b1ced16"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [3] (in _I2C_OARL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a9b8ca7726f0b5ee732d0d29b1ced16">More...</a><br /></td></tr>
<tr class="separator:ga0a9b8ca7726f0b5ee732d0d29b1ced16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80f65e4586b30595bbd3f84b9b91229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae80f65e4586b30595bbd3f84b9b91229">_I2C_ADD4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae80f65e4586b30595bbd3f84b9b91229"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [4] (in _I2C_OARL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae80f65e4586b30595bbd3f84b9b91229">More...</a><br /></td></tr>
<tr class="separator:gae80f65e4586b30595bbd3f84b9b91229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a5cfd3f605c7aaf77286f65ea92130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga98a5cfd3f605c7aaf77286f65ea92130">_I2C_ADD5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga98a5cfd3f605c7aaf77286f65ea92130"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [5] (in _I2C_OARL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga98a5cfd3f605c7aaf77286f65ea92130">More...</a><br /></td></tr>
<tr class="separator:ga98a5cfd3f605c7aaf77286f65ea92130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6b9559f8097ce76223d7ba69b03564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaac6b9559f8097ce76223d7ba69b03564">_I2C_ADD6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaac6b9559f8097ce76223d7ba69b03564"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [6] (in _I2C_OARL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaac6b9559f8097ce76223d7ba69b03564">More...</a><br /></td></tr>
<tr class="separator:gaac6b9559f8097ce76223d7ba69b03564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a550306cac9917bc4fc3c1240bacddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a550306cac9917bc4fc3c1240bacddb">_I2C_ADD7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5a550306cac9917bc4fc3c1240bacddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [7] (in _I2C_OARL)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5a550306cac9917bc4fc3c1240bacddb">More...</a><br /></td></tr>
<tr class="separator:ga5a550306cac9917bc4fc3c1240bacddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b68f7459490f079d2743806b8adcc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b68f7459490f079d2743806b8adcc1a">_I2C_ADD_8_9</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6b68f7459490f079d2743806b8adcc1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [9:8] (in 10-bit address mode) (in _I2C_OARH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b68f7459490f079d2743806b8adcc1a">More...</a><br /></td></tr>
<tr class="separator:ga6b68f7459490f079d2743806b8adcc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23165280807da23f55765c68c6dc32fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23165280807da23f55765c68c6dc32fd">_I2C_ADD8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga23165280807da23f55765c68c6dc32fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [8] (in _I2C_OARH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga23165280807da23f55765c68c6dc32fd">More...</a><br /></td></tr>
<tr class="separator:ga23165280807da23f55765c68c6dc32fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e75e5042e1d727c930664ae84ec30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga98e75e5042e1d727c930664ae84ec30e">_I2C_ADD9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga98e75e5042e1d727c930664ae84ec30e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [9] (in _I2C_OARH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga98e75e5042e1d727c930664ae84ec30e">More...</a><br /></td></tr>
<tr class="separator:ga98e75e5042e1d727c930664ae84ec30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e54c0bbaa290c21c460a327e57bc17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e54c0bbaa290c21c460a327e57bc17f">_I2C_ADDCONF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2e54c0bbaa290c21c460a327e57bc17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address mode configuration [0] (in _I2C_OARH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e54c0bbaa290c21c460a327e57bc17f">More...</a><br /></td></tr>
<tr class="separator:ga2e54c0bbaa290c21c460a327e57bc17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5382660fab56b52d48f63bf7e79a3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5382660fab56b52d48f63bf7e79a3bbd">_I2C_ADDMODE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5382660fab56b52d48f63bf7e79a3bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 7-/10-bit addressing mode (Slave mode) [0] (in _I2C_OARH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5382660fab56b52d48f63bf7e79a3bbd">More...</a><br /></td></tr>
<tr class="separator:ga5382660fab56b52d48f63bf7e79a3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933f1e6be59e9a0e3d8270b01403b15f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga933f1e6be59e9a0e3d8270b01403b15f">_I2C_SB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga933f1e6be59e9a0e3d8270b01403b15f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start bit (Master mode) [0] (in _I2C_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga933f1e6be59e9a0e3d8270b01403b15f">More...</a><br /></td></tr>
<tr class="separator:ga933f1e6be59e9a0e3d8270b01403b15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec2ed9ce57bef72fc74c146a46d9b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafec2ed9ce57bef72fc74c146a46d9b3c">_I2C_ADDR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafec2ed9ce57bef72fc74c146a46d9b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address sent (Master mode) / matched (Slave mode) [0] (in _I2C_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafec2ed9ce57bef72fc74c146a46d9b3c">More...</a><br /></td></tr>
<tr class="separator:gafec2ed9ce57bef72fc74c146a46d9b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53543c795e564534bcd9d78522481f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga53543c795e564534bcd9d78522481f35">_I2C_BTF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga53543c795e564534bcd9d78522481f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Byte transfer finished [0] (in _I2C_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga53543c795e564534bcd9d78522481f35">More...</a><br /></td></tr>
<tr class="separator:ga53543c795e564534bcd9d78522481f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db55dc7a535ebcb9014135db25c374d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2db55dc7a535ebcb9014135db25c374d">_I2C_ADD10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2db55dc7a535ebcb9014135db25c374d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 10-bit header sent (Master mode) [0] (in _I2C_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2db55dc7a535ebcb9014135db25c374d">More...</a><br /></td></tr>
<tr class="separator:ga2db55dc7a535ebcb9014135db25c374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cd8af28eb094b6db82ecdbdd7ceacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad1cd8af28eb094b6db82ecdbdd7ceacb">_I2C_STOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad1cd8af28eb094b6db82ecdbdd7ceacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop detection (Slave mode) [0] (in _I2C_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad1cd8af28eb094b6db82ecdbdd7ceacb">More...</a><br /></td></tr>
<tr class="separator:gad1cd8af28eb094b6db82ecdbdd7ceacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef584f3e1e3ecb8b3d53995e8f99e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ef584f3e1e3ecb8b3d53995e8f99e6c">_I2C_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0ef584f3e1e3ecb8b3d53995e8f99e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register not empty (receivers) [0] (in _I2C_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ef584f3e1e3ecb8b3d53995e8f99e6c">More...</a><br /></td></tr>
<tr class="separator:ga0ef584f3e1e3ecb8b3d53995e8f99e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03291e5b89e0c7bbf2da92b27026ce03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03291e5b89e0c7bbf2da92b27026ce03">_I2C_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga03291e5b89e0c7bbf2da92b27026ce03"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register empty (transmitters) [0] (in _I2C_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga03291e5b89e0c7bbf2da92b27026ce03">More...</a><br /></td></tr>
<tr class="separator:ga03291e5b89e0c7bbf2da92b27026ce03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf440dc86ef78b04eda812ee77a4db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0cf440dc86ef78b04eda812ee77a4db8">_I2C_BERR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0cf440dc86ef78b04eda812ee77a4db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus error [0] (in _I2C_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0cf440dc86ef78b04eda812ee77a4db8">More...</a><br /></td></tr>
<tr class="separator:ga0cf440dc86ef78b04eda812ee77a4db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d08dcc18604b3da2397d4d2a69ed32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac7d08dcc18604b3da2397d4d2a69ed32">_I2C_ARLO</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac7d08dcc18604b3da2397d4d2a69ed32"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Arbitration lost (Master mode) [0] (in _I2C_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac7d08dcc18604b3da2397d4d2a69ed32">More...</a><br /></td></tr>
<tr class="separator:gac7d08dcc18604b3da2397d4d2a69ed32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad92ddb67ea08324cc0e55eb41d5f332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad92ddb67ea08324cc0e55eb41d5f332">_I2C_AF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaad92ddb67ea08324cc0e55eb41d5f332"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge failure [0] (in _I2C_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaad92ddb67ea08324cc0e55eb41d5f332">More...</a><br /></td></tr>
<tr class="separator:gaad92ddb67ea08324cc0e55eb41d5f332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e36035f1f50835aed5f41268b75effa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e36035f1f50835aed5f41268b75effa">_I2C_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3e36035f1f50835aed5f41268b75effa"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Overrun/underrun [0] (in _I2C_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e36035f1f50835aed5f41268b75effa">More...</a><br /></td></tr>
<tr class="separator:ga3e36035f1f50835aed5f41268b75effa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b03bacfb7491227a40b3a03e805d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8b03bacfb7491227a40b3a03e805d5c">_I2C_WUFH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa8b03bacfb7491227a40b3a03e805d5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Wakeup from Halt [0] (in _I2C_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8b03bacfb7491227a40b3a03e805d5c">More...</a><br /></td></tr>
<tr class="separator:gaa8b03bacfb7491227a40b3a03e805d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d84bccdcacaae798b5e1ec3f41295c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga42d84bccdcacaae798b5e1ec3f41295c">_I2C_MSL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga42d84bccdcacaae798b5e1ec3f41295c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master/Slave [0] (in _I2C_SR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga42d84bccdcacaae798b5e1ec3f41295c">More...</a><br /></td></tr>
<tr class="separator:ga42d84bccdcacaae798b5e1ec3f41295c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100568139d23d25edeebcd8276c268b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga100568139d23d25edeebcd8276c268b5">_I2C_BUSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga100568139d23d25edeebcd8276c268b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus busy [0] (in _I2C_SR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga100568139d23d25edeebcd8276c268b5">More...</a><br /></td></tr>
<tr class="separator:ga100568139d23d25edeebcd8276c268b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69886fb2d17dc0999773012d6fc1d7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69886fb2d17dc0999773012d6fc1d7ba">_I2C_TRA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga69886fb2d17dc0999773012d6fc1d7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Transmitter/Receiver [0] (in _I2C_SR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga69886fb2d17dc0999773012d6fc1d7ba">More...</a><br /></td></tr>
<tr class="separator:ga69886fb2d17dc0999773012d6fc1d7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d13882fca723a94bb57fbd340a5052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46d13882fca723a94bb57fbd340a5052">_I2C_GENCALL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga46d13882fca723a94bb57fbd340a5052"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call header (Slavemode) [0] (in _I2C_SR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga46d13882fca723a94bb57fbd340a5052">More...</a><br /></td></tr>
<tr class="separator:ga46d13882fca723a94bb57fbd340a5052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa724111e3530219a0f83506cb6bf53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa724111e3530219a0f83506cb6bf53f">_I2C_ITERREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaa724111e3530219a0f83506cb6bf53f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Error interrupt enable [0] (in _I2C_ITR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa724111e3530219a0f83506cb6bf53f">More...</a><br /></td></tr>
<tr class="separator:gaaa724111e3530219a0f83506cb6bf53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6232f19cef14f036bdfc469015753e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c6232f19cef14f036bdfc469015753e">_I2C_ITEVTEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7c6232f19cef14f036bdfc469015753e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Event interrupt enable [0] (in _I2C_ITR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c6232f19cef14f036bdfc469015753e">More...</a><br /></td></tr>
<tr class="separator:ga7c6232f19cef14f036bdfc469015753e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aba63c6484519eae12c65ab88a1e34c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1aba63c6484519eae12c65ab88a1e34c">_I2C_ITBUFEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1aba63c6484519eae12c65ab88a1e34c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Buffer interrupt enable [0] (in _I2C_ITR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1aba63c6484519eae12c65ab88a1e34c">More...</a><br /></td></tr>
<tr class="separator:ga1aba63c6484519eae12c65ab88a1e34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647863aae58e7ca9f44386c7c546ce36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga647863aae58e7ca9f44386c7c546ce36">_I2C_CCR</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga647863aae58e7ca9f44386c7c546ce36"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3:0] (in _I2C_CCRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga647863aae58e7ca9f44386c7c546ce36">More...</a><br /></td></tr>
<tr class="separator:ga647863aae58e7ca9f44386c7c546ce36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe41cedfd3e4c0dba2a7f255e2589e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabbe41cedfd3e4c0dba2a7f255e2589e1">_I2C_CCR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabbe41cedfd3e4c0dba2a7f255e2589e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [0] (in _I2C_CCRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabbe41cedfd3e4c0dba2a7f255e2589e1">More...</a><br /></td></tr>
<tr class="separator:gabbe41cedfd3e4c0dba2a7f255e2589e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbe561594eaf8b55e86f14690d079d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdbe561594eaf8b55e86f14690d079d9">_I2C_CCR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacdbe561594eaf8b55e86f14690d079d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [1] (in _I2C_CCRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacdbe561594eaf8b55e86f14690d079d9">More...</a><br /></td></tr>
<tr class="separator:gacdbe561594eaf8b55e86f14690d079d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414c94f1f0220d3cd0a3868708a5002a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga414c94f1f0220d3cd0a3868708a5002a">_I2C_CCR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga414c94f1f0220d3cd0a3868708a5002a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [2] (in _I2C_CCRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga414c94f1f0220d3cd0a3868708a5002a">More...</a><br /></td></tr>
<tr class="separator:ga414c94f1f0220d3cd0a3868708a5002a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b449292ae8f0abd8495c31e6692458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga25b449292ae8f0abd8495c31e6692458">_I2C_CCR3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga25b449292ae8f0abd8495c31e6692458"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3] (in _I2C_CCRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga25b449292ae8f0abd8495c31e6692458">More...</a><br /></td></tr>
<tr class="separator:ga25b449292ae8f0abd8495c31e6692458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d3b33a09349eb7c6749e84e36c684d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac4d3b33a09349eb7c6749e84e36c684d">_I2C_DUTY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac4d3b33a09349eb7c6749e84e36c684d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Fast mode duty cycle [0] (in _I2C_CCRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac4d3b33a09349eb7c6749e84e36c684d">More...</a><br /></td></tr>
<tr class="separator:gac4d3b33a09349eb7c6749e84e36c684d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90726473129b9bcc6b1f2f48dee0aa94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90726473129b9bcc6b1f2f48dee0aa94">_I2C_FS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga90726473129b9bcc6b1f2f48dee0aa94"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master mode selection [0] (in _I2C_CCRH)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga90726473129b9bcc6b1f2f48dee0aa94">More...</a><br /></td></tr>
<tr class="separator:ga90726473129b9bcc6b1f2f48dee0aa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1445c3e4baf23dfc61b272a2941d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b1445c3e4baf23dfc61b272a2941d0a">_I2C_TRISE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3b1445c3e4baf23dfc61b272a2941d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5:0] (in _I2C_TRISER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b1445c3e4baf23dfc61b272a2941d0a">More...</a><br /></td></tr>
<tr class="separator:ga3b1445c3e4baf23dfc61b272a2941d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c212b53720d8222ef3f7a86c1770aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c212b53720d8222ef3f7a86c1770aeb">_I2C_TRISE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6c212b53720d8222ef3f7a86c1770aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [0] (in _I2C_TRISER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c212b53720d8222ef3f7a86c1770aeb">More...</a><br /></td></tr>
<tr class="separator:ga6c212b53720d8222ef3f7a86c1770aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbfa1873f8bc86f4cfffc59da359a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaafbfa1873f8bc86f4cfffc59da359a44">_I2C_TRISE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaafbfa1873f8bc86f4cfffc59da359a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [1] (in _I2C_TRISER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaafbfa1873f8bc86f4cfffc59da359a44">More...</a><br /></td></tr>
<tr class="separator:gaafbfa1873f8bc86f4cfffc59da359a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1fd56182768a892581622a1815532c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac1fd56182768a892581622a1815532c2">_I2C_TRISE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac1fd56182768a892581622a1815532c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [2] (in _I2C_TRISER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac1fd56182768a892581622a1815532c2">More...</a><br /></td></tr>
<tr class="separator:gac1fd56182768a892581622a1815532c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacead072c459febecb1e58c9c2b7cc89c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacead072c459febecb1e58c9c2b7cc89c">_I2C_TRISE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacead072c459febecb1e58c9c2b7cc89c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [3] (in _I2C_TRISER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacead072c459febecb1e58c9c2b7cc89c">More...</a><br /></td></tr>
<tr class="separator:gacead072c459febecb1e58c9c2b7cc89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a0b430f2e98bb38aebcf3a65d8a98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga04a0b430f2e98bb38aebcf3a65d8a98a">_I2C_TRISE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga04a0b430f2e98bb38aebcf3a65d8a98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [4] (in _I2C_TRISER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga04a0b430f2e98bb38aebcf3a65d8a98a">More...</a><br /></td></tr>
<tr class="separator:ga04a0b430f2e98bb38aebcf3a65d8a98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b75503d00953908984970f06476131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab9b75503d00953908984970f06476131">_I2C_TRISE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab9b75503d00953908984970f06476131"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5] (in _I2C_TRISER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab9b75503d00953908984970f06476131">More...</a><br /></td></tr>
<tr class="separator:gab9b75503d00953908984970f06476131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2bb41ddf828af1b23e5e5c9a90fa604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2bb41ddf828af1b23e5e5c9a90fa604">_UART1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_u_a_r_t1__t.html">UART1_t</a>,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>)</td></tr>
<tr class="memdesc:gae2bb41ddf828af1b23e5e5c9a90fa604"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae2bb41ddf828af1b23e5e5c9a90fa604">More...</a><br /></td></tr>
<tr class="separator:gae2bb41ddf828af1b23e5e5c9a90fa604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de68ca05aa3a69af348a58a27f20e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3de68ca05aa3a69af348a58a27f20e8a">_UART1_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga3de68ca05aa3a69af348a58a27f20e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3de68ca05aa3a69af348a58a27f20e8a">More...</a><br /></td></tr>
<tr class="separator:ga3de68ca05aa3a69af348a58a27f20e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf003b9b225198521d2ae7be569e7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bf003b9b225198521d2ae7be569e7e6">_UART1_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga6bf003b9b225198521d2ae7be569e7e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 data register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6bf003b9b225198521d2ae7be569e7e6">More...</a><br /></td></tr>
<tr class="separator:ga6bf003b9b225198521d2ae7be569e7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97de6ee94c45f2540f857222f9e47286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97de6ee94c45f2540f857222f9e47286">_UART1_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga97de6ee94c45f2540f857222f9e47286"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Baud rate register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97de6ee94c45f2540f857222f9e47286">More...</a><br /></td></tr>
<tr class="separator:ga97de6ee94c45f2540f857222f9e47286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8250919f27cebf364435f214c87ef396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8250919f27cebf364435f214c87ef396">_UART1_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8250919f27cebf364435f214c87ef396"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Baud rate register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8250919f27cebf364435f214c87ef396">More...</a><br /></td></tr>
<tr class="separator:ga8250919f27cebf364435f214c87ef396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58b9300a868706a67d354b0e228e3a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf58b9300a868706a67d354b0e228e3a4">_UART1_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaf58b9300a868706a67d354b0e228e3a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf58b9300a868706a67d354b0e228e3a4">More...</a><br /></td></tr>
<tr class="separator:gaf58b9300a868706a67d354b0e228e3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc119581b726a3b6401b3712f5b9bc77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacc119581b726a3b6401b3712f5b9bc77">_UART1_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gacc119581b726a3b6401b3712f5b9bc77"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacc119581b726a3b6401b3712f5b9bc77">More...</a><br /></td></tr>
<tr class="separator:gacc119581b726a3b6401b3712f5b9bc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb15aa692a0b351f9d7de84c2194f24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacb15aa692a0b351f9d7de84c2194f24b">_UART1_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gacb15aa692a0b351f9d7de84c2194f24b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacb15aa692a0b351f9d7de84c2194f24b">More...</a><br /></td></tr>
<tr class="separator:gacb15aa692a0b351f9d7de84c2194f24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf062c14423b5b0dcee05abac9ee8901b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf062c14423b5b0dcee05abac9ee8901b">_UART1_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gaf062c14423b5b0dcee05abac9ee8901b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf062c14423b5b0dcee05abac9ee8901b">More...</a><br /></td></tr>
<tr class="separator:gaf062c14423b5b0dcee05abac9ee8901b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b892e69fd3947b8437193fd4251b541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b892e69fd3947b8437193fd4251b541">_UART1_CR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga0b892e69fd3947b8437193fd4251b541"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 5.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b892e69fd3947b8437193fd4251b541">More...</a><br /></td></tr>
<tr class="separator:ga0b892e69fd3947b8437193fd4251b541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634d9424bf9e47b4cb5970816b5e6564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga634d9424bf9e47b4cb5970816b5e6564">_UART1_GTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga634d9424bf9e47b4cb5970816b5e6564"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 guard time register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga634d9424bf9e47b4cb5970816b5e6564">More...</a><br /></td></tr>
<tr class="separator:ga634d9424bf9e47b4cb5970816b5e6564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd05f01518585c9190f9f2640b79b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dd05f01518585c9190f9f2640b79b14">_UART1_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ec45d6a62232d48615ef6ba141f46c5">UART1_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga4dd05f01518585c9190f9f2640b79b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dd05f01518585c9190f9f2640b79b14">More...</a><br /></td></tr>
<tr class="separator:ga4dd05f01518585c9190f9f2640b79b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b40f608c28b15e1814249f66a79ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57b40f608c28b15e1814249f66a79ead">_UART1_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:ga57b40f608c28b15e1814249f66a79ead"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga57b40f608c28b15e1814249f66a79ead">More...</a><br /></td></tr>
<tr class="separator:ga57b40f608c28b15e1814249f66a79ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f629fac411d22b69fbd54e11e5e4487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f629fac411d22b69fbd54e11e5e4487">_UART1_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1f629fac411d22b69fbd54e11e5e4487"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Baud rate register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f629fac411d22b69fbd54e11e5e4487">More...</a><br /></td></tr>
<tr class="separator:ga1f629fac411d22b69fbd54e11e5e4487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01159126335773d36d44fec716649b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01159126335773d36d44fec716649b19">_UART1_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga01159126335773d36d44fec716649b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Baud rate register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga01159126335773d36d44fec716649b19">More...</a><br /></td></tr>
<tr class="separator:ga01159126335773d36d44fec716649b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1030e17f6bb0698ff9474b43403367f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1030e17f6bb0698ff9474b43403367f6">_UART1_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1030e17f6bb0698ff9474b43403367f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1030e17f6bb0698ff9474b43403367f6">More...</a><br /></td></tr>
<tr class="separator:ga1030e17f6bb0698ff9474b43403367f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5a621c5768a31497aa21ce0791752a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff5a621c5768a31497aa21ce0791752a">_UART1_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaff5a621c5768a31497aa21ce0791752a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaff5a621c5768a31497aa21ce0791752a">More...</a><br /></td></tr>
<tr class="separator:gaff5a621c5768a31497aa21ce0791752a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484e73548a331b859bfebb17352f53e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga484e73548a331b859bfebb17352f53e8">_UART1_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga484e73548a331b859bfebb17352f53e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga484e73548a331b859bfebb17352f53e8">More...</a><br /></td></tr>
<tr class="separator:ga484e73548a331b859bfebb17352f53e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39e2ebf0245647f338cb9a09d1444c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab39e2ebf0245647f338cb9a09d1444c2">_UART1_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab39e2ebf0245647f338cb9a09d1444c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 4 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab39e2ebf0245647f338cb9a09d1444c2">More...</a><br /></td></tr>
<tr class="separator:gab39e2ebf0245647f338cb9a09d1444c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1e932e21d3161d97ea6b186e93368c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf1e932e21d3161d97ea6b186e93368c">_UART1_CR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gadf1e932e21d3161d97ea6b186e93368c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Control register 5 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadf1e932e21d3161d97ea6b186e93368c">More...</a><br /></td></tr>
<tr class="separator:gadf1e932e21d3161d97ea6b186e93368c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50076d038dfc6e3e2d528dc7fc69b411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga50076d038dfc6e3e2d528dc7fc69b411">_UART1_GTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga50076d038dfc6e3e2d528dc7fc69b411"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 guard time register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga50076d038dfc6e3e2d528dc7fc69b411">More...</a><br /></td></tr>
<tr class="separator:ga50076d038dfc6e3e2d528dc7fc69b411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ed95d9f9823c42777ce7d66299c232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14ed95d9f9823c42777ce7d66299c232">_UART1_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga14ed95d9f9823c42777ce7d66299c232"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga14ed95d9f9823c42777ce7d66299c232">More...</a><br /></td></tr>
<tr class="separator:ga14ed95d9f9823c42777ce7d66299c232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03037aec2939ebc96d6be189ef0838b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf03037aec2939ebc96d6be189ef0838b">_UART1_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf03037aec2939ebc96d6be189ef0838b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Parity error [0] (in _UART1_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf03037aec2939ebc96d6be189ef0838b">More...</a><br /></td></tr>
<tr class="separator:gaf03037aec2939ebc96d6be189ef0838b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c44afaf6821343efc543caccb17d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3c44afaf6821343efc543caccb17d35">_UART1_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf3c44afaf6821343efc543caccb17d35"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Framing error [0] (in _UART1_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3c44afaf6821343efc543caccb17d35">More...</a><br /></td></tr>
<tr class="separator:gaf3c44afaf6821343efc543caccb17d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0690a35c279879f5827ae60e6429c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0690a35c279879f5827ae60e6429c0f">_UART1_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad0690a35c279879f5827ae60e6429c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Noise flag [0] (in _UART1_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad0690a35c279879f5827ae60e6429c0f">More...</a><br /></td></tr>
<tr class="separator:gad0690a35c279879f5827ae60e6429c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4061353a1fa926ac9598ebe67da4ef49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4061353a1fa926ac9598ebe67da4ef49">_UART1_OR_LHE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4061353a1fa926ac9598ebe67da4ef49"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN Header Error (LIN slave mode) / Overrun error [0] (in _UART1_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4061353a1fa926ac9598ebe67da4ef49">More...</a><br /></td></tr>
<tr class="separator:ga4061353a1fa926ac9598ebe67da4ef49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e9dce4ba08577e0959cc1a33ccf50da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e9dce4ba08577e0959cc1a33ccf50da">_UART1_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2e9dce4ba08577e0959cc1a33ccf50da"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 IDLE line detected [0] (in _UART1_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e9dce4ba08577e0959cc1a33ccf50da">More...</a><br /></td></tr>
<tr class="separator:ga2e9dce4ba08577e0959cc1a33ccf50da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac328c785a71df90ebb7ccf3dd15da8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac328c785a71df90ebb7ccf3dd15da8a6">_UART1_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac328c785a71df90ebb7ccf3dd15da8a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Read data register not empty [0] (in _UART1_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac328c785a71df90ebb7ccf3dd15da8a6">More...</a><br /></td></tr>
<tr class="separator:gac328c785a71df90ebb7ccf3dd15da8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b0eb7247588518922890a2501c8fe4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1b0eb7247588518922890a2501c8fe4a">_UART1_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1b0eb7247588518922890a2501c8fe4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Transmission complete [0] (in _UART1_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1b0eb7247588518922890a2501c8fe4a">More...</a><br /></td></tr>
<tr class="separator:ga1b0eb7247588518922890a2501c8fe4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62ba4489cfc6b10c85b46bee86486b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac62ba4489cfc6b10c85b46bee86486b3">_UART1_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac62ba4489cfc6b10c85b46bee86486b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Transmit data register empty [0] (in _UART1_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac62ba4489cfc6b10c85b46bee86486b3">More...</a><br /></td></tr>
<tr class="separator:gac62ba4489cfc6b10c85b46bee86486b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d610a6c3a5fc1fc82fc37fd4bff44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9d610a6c3a5fc1fc82fc37fd4bff44e">_UART1_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf9d610a6c3a5fc1fc82fc37fd4bff44e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Parity interrupt enable [0] (in _UART1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9d610a6c3a5fc1fc82fc37fd4bff44e">More...</a><br /></td></tr>
<tr class="separator:gaf9d610a6c3a5fc1fc82fc37fd4bff44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9620f4127c8d028e96d020d6e4186ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9620f4127c8d028e96d020d6e4186ff">_UART1_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa9620f4127c8d028e96d020d6e4186ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Parity selection [0] (in _UART1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9620f4127c8d028e96d020d6e4186ff">More...</a><br /></td></tr>
<tr class="separator:gaa9620f4127c8d028e96d020d6e4186ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f57c35ecb7ddd5c33aaf9c1aa7b7145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f57c35ecb7ddd5c33aaf9c1aa7b7145">_UART1_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1f57c35ecb7ddd5c33aaf9c1aa7b7145"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Parity control enable [0] (in _UART1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f57c35ecb7ddd5c33aaf9c1aa7b7145">More...</a><br /></td></tr>
<tr class="separator:ga1f57c35ecb7ddd5c33aaf9c1aa7b7145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90296ca146c39770095704e627dd47dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90296ca146c39770095704e627dd47dc">_UART1_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga90296ca146c39770095704e627dd47dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Wakeup method [0] (in _UART1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga90296ca146c39770095704e627dd47dc">More...</a><br /></td></tr>
<tr class="separator:ga90296ca146c39770095704e627dd47dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa247038ba7d4767aff5312077b42eb69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa247038ba7d4767aff5312077b42eb69">_UART1_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa247038ba7d4767aff5312077b42eb69"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 word length [0] (in _UART1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa247038ba7d4767aff5312077b42eb69">More...</a><br /></td></tr>
<tr class="separator:gaa247038ba7d4767aff5312077b42eb69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b36fed2dfbb135fcaa0bd7232a4c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0b36fed2dfbb135fcaa0bd7232a4c96">_UART1_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf0b36fed2dfbb135fcaa0bd7232a4c96"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Disable (for low power consumption) [0] (in _UART1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0b36fed2dfbb135fcaa0bd7232a4c96">More...</a><br /></td></tr>
<tr class="separator:gaf0b36fed2dfbb135fcaa0bd7232a4c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47bd6126489de2ef8ecbf6872a1d6732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga47bd6126489de2ef8ecbf6872a1d6732">_UART1_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga47bd6126489de2ef8ecbf6872a1d6732"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Transmit Data bit 8 (in 9-bit mode) [0] (in _UART1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga47bd6126489de2ef8ecbf6872a1d6732">More...</a><br /></td></tr>
<tr class="separator:ga47bd6126489de2ef8ecbf6872a1d6732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68af0c5a3f7ecdb3c7c41bb8fe9e79bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga68af0c5a3f7ecdb3c7c41bb8fe9e79bc">_UART1_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga68af0c5a3f7ecdb3c7c41bb8fe9e79bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Receive Data bit 8 (in 9-bit mode) [0] (in _UART1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga68af0c5a3f7ecdb3c7c41bb8fe9e79bc">More...</a><br /></td></tr>
<tr class="separator:ga68af0c5a3f7ecdb3c7c41bb8fe9e79bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a149ed42a078f66637939c7d8ccb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81a149ed42a078f66637939c7d8ccb98">_UART1_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga81a149ed42a078f66637939c7d8ccb98"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Send break [0] (in _UART1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga81a149ed42a078f66637939c7d8ccb98">More...</a><br /></td></tr>
<tr class="separator:ga81a149ed42a078f66637939c7d8ccb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6fc3d53a1df9d432be76f3d1d19809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafb6fc3d53a1df9d432be76f3d1d19809">_UART1_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafb6fc3d53a1df9d432be76f3d1d19809"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Receiver wakeup [0] (in _UART1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafb6fc3d53a1df9d432be76f3d1d19809">More...</a><br /></td></tr>
<tr class="separator:gafb6fc3d53a1df9d432be76f3d1d19809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f9c529b1343497a4cea6db8145a36a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8f9c529b1343497a4cea6db8145a36a">_UART1_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac8f9c529b1343497a4cea6db8145a36a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Receiver enable [0] (in _UART1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8f9c529b1343497a4cea6db8145a36a">More...</a><br /></td></tr>
<tr class="separator:gac8f9c529b1343497a4cea6db8145a36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8d75bfcc076194c76c752462d75e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e8d75bfcc076194c76c752462d75e41">_UART1_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9e8d75bfcc076194c76c752462d75e41"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Transmitter enable [0] (in _UART1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e8d75bfcc076194c76c752462d75e41">More...</a><br /></td></tr>
<tr class="separator:ga9e8d75bfcc076194c76c752462d75e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0133bad5e17825112044de252defe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a0133bad5e17825112044de252defe3">_UART1_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3a0133bad5e17825112044de252defe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 IDLE Line interrupt enable [0] (in _UART1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a0133bad5e17825112044de252defe3">More...</a><br /></td></tr>
<tr class="separator:ga3a0133bad5e17825112044de252defe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ee35e1d658d7110c2f25263198c9d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33ee35e1d658d7110c2f25263198c9d6">_UART1_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga33ee35e1d658d7110c2f25263198c9d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Receiver interrupt enable [0] (in _UART1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga33ee35e1d658d7110c2f25263198c9d6">More...</a><br /></td></tr>
<tr class="separator:ga33ee35e1d658d7110c2f25263198c9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995fdc04015b5334400754c544dbdc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga995fdc04015b5334400754c544dbdc51">_UART1_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga995fdc04015b5334400754c544dbdc51"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Transmission complete interrupt enable [0] (in _UART1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga995fdc04015b5334400754c544dbdc51">More...</a><br /></td></tr>
<tr class="separator:ga995fdc04015b5334400754c544dbdc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1896fdfcd7f58253278275337359684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad1896fdfcd7f58253278275337359684">_UART1_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad1896fdfcd7f58253278275337359684"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Transmitter interrupt enable [0] (in _UART1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad1896fdfcd7f58253278275337359684">More...</a><br /></td></tr>
<tr class="separator:gad1896fdfcd7f58253278275337359684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae022867b3256cca63a72f8049c3f5672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae022867b3256cca63a72f8049c3f5672">_UART1_LBCL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae022867b3256cca63a72f8049c3f5672"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Last bit clock pulse [0] (in _UART1_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae022867b3256cca63a72f8049c3f5672">More...</a><br /></td></tr>
<tr class="separator:gae022867b3256cca63a72f8049c3f5672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1846e8e2993321fa773c7f6e5ee6a872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1846e8e2993321fa773c7f6e5ee6a872">_UART1_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1846e8e2993321fa773c7f6e5ee6a872"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Clock phase [0] (in _UART1_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1846e8e2993321fa773c7f6e5ee6a872">More...</a><br /></td></tr>
<tr class="separator:ga1846e8e2993321fa773c7f6e5ee6a872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8755f5086ab0851767da83ca79540053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8755f5086ab0851767da83ca79540053">_UART1_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8755f5086ab0851767da83ca79540053"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Clock polarity [0] (in _UART1_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8755f5086ab0851767da83ca79540053">More...</a><br /></td></tr>
<tr class="separator:ga8755f5086ab0851767da83ca79540053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae66cd5412213508c2ca441819a983bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae66cd5412213508c2ca441819a983bea">_UART1_CKEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae66cd5412213508c2ca441819a983bea"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Clock enable [0] (in _UART1_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae66cd5412213508c2ca441819a983bea">More...</a><br /></td></tr>
<tr class="separator:gae66cd5412213508c2ca441819a983bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f3243a2b62c72991da775c737e010d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga34f3243a2b62c72991da775c737e010d">_UART1_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga34f3243a2b62c72991da775c737e010d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 STOP bits [1:0] (in _UART1_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga34f3243a2b62c72991da775c737e010d">More...</a><br /></td></tr>
<tr class="separator:ga34f3243a2b62c72991da775c737e010d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3c2403dd734fb68c4d97d0627269d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed3c2403dd734fb68c4d97d0627269d9">_UART1_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaed3c2403dd734fb68c4d97d0627269d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 STOP bits [0] (in _UART1_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaed3c2403dd734fb68c4d97d0627269d9">More...</a><br /></td></tr>
<tr class="separator:gaed3c2403dd734fb68c4d97d0627269d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6a7e4854b6b17aa48f95958b4ccda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b6a7e4854b6b17aa48f95958b4ccda9">_UART1_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0b6a7e4854b6b17aa48f95958b4ccda9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 STOP bits [1] (in _UART1_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b6a7e4854b6b17aa48f95958b4ccda9">More...</a><br /></td></tr>
<tr class="separator:ga0b6a7e4854b6b17aa48f95958b4ccda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac916a6206d13418a88b3e99dce7c4bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac916a6206d13418a88b3e99dce7c4bbb">_UART1_LINEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac916a6206d13418a88b3e99dce7c4bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN mode enable [0] (in _UART1_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac916a6206d13418a88b3e99dce7c4bbb">More...</a><br /></td></tr>
<tr class="separator:gac916a6206d13418a88b3e99dce7c4bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a693869ef14b195423a1ba06fc7d9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a693869ef14b195423a1ba06fc7d9ad">_UART1_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1a693869ef14b195423a1ba06fc7d9ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Address of the UART node [3:0] (in _UART1_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a693869ef14b195423a1ba06fc7d9ad">More...</a><br /></td></tr>
<tr class="separator:ga1a693869ef14b195423a1ba06fc7d9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3a5ddbf551d9d166a2605fa0fad7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafa3a5ddbf551d9d166a2605fa0fad7fe">_UART1_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafa3a5ddbf551d9d166a2605fa0fad7fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Address of the UART node [0] (in _UART1_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafa3a5ddbf551d9d166a2605fa0fad7fe">More...</a><br /></td></tr>
<tr class="separator:gafa3a5ddbf551d9d166a2605fa0fad7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935432fe4d843f0451a011a551030610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga935432fe4d843f0451a011a551030610">_UART1_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga935432fe4d843f0451a011a551030610"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Address of the UART node [1] (in _UART1_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga935432fe4d843f0451a011a551030610">More...</a><br /></td></tr>
<tr class="separator:ga935432fe4d843f0451a011a551030610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57253e542008b2187918763e3af472c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57253e542008b2187918763e3af472c3">_UART1_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga57253e542008b2187918763e3af472c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Address of the UART node [2] (in _UART1_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga57253e542008b2187918763e3af472c3">More...</a><br /></td></tr>
<tr class="separator:ga57253e542008b2187918763e3af472c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5661315bf20eb28ff3057a990faf231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad5661315bf20eb28ff3057a990faf231">_UART1_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad5661315bf20eb28ff3057a990faf231"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Address of the UART node [3] (in _UART1_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad5661315bf20eb28ff3057a990faf231">More...</a><br /></td></tr>
<tr class="separator:gad5661315bf20eb28ff3057a990faf231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bfbbfafce88e6752a7046b250364e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0bfbbfafce88e6752a7046b250364e34">_UART1_LBDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0bfbbfafce88e6752a7046b250364e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN Break Detection Flag [0] (in _UART1_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0bfbbfafce88e6752a7046b250364e34">More...</a><br /></td></tr>
<tr class="separator:ga0bfbbfafce88e6752a7046b250364e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ae39035162f2570e96acedb924db17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ae39035162f2570e96acedb924db17">_UART1_LBDL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga32ae39035162f2570e96acedb924db17"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN Break Detection Length [0] (in _UART1_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ae39035162f2570e96acedb924db17">More...</a><br /></td></tr>
<tr class="separator:ga32ae39035162f2570e96acedb924db17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3524d6c218ac1a889963a369bfd5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d3524d6c218ac1a889963a369bfd5da">_UART1_LBDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4d3524d6c218ac1a889963a369bfd5da"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN Break Detection Interrupt Enable [0] (in _UART1_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d3524d6c218ac1a889963a369bfd5da">More...</a><br /></td></tr>
<tr class="separator:ga4d3524d6c218ac1a889963a369bfd5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca294e7131cf5bdace12c5fbfc5fe8b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca294e7131cf5bdace12c5fbfc5fe8b7">_UART1_IREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaca294e7131cf5bdace12c5fbfc5fe8b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 IrDA mode Enable [0] (in _UART1_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaca294e7131cf5bdace12c5fbfc5fe8b7">More...</a><br /></td></tr>
<tr class="separator:gaca294e7131cf5bdace12c5fbfc5fe8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c142df1092adcfaaef62acabd04a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09c142df1092adcfaaef62acabd04a09">_UART1_IRLP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga09c142df1092adcfaaef62acabd04a09"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 IrDA Low Power [0] (in _UART1_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga09c142df1092adcfaaef62acabd04a09">More...</a><br /></td></tr>
<tr class="separator:ga09c142df1092adcfaaef62acabd04a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b098aabe32af05ff00187c4c5bf1e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga32b098aabe32af05ff00187c4c5bf1e6">_UART1_HDSEL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga32b098aabe32af05ff00187c4c5bf1e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Half-Duplex Selection [0] (in _UART1_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga32b098aabe32af05ff00187c4c5bf1e6">More...</a><br /></td></tr>
<tr class="separator:ga32b098aabe32af05ff00187c4c5bf1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71c18667109ef3baa32d089b6898edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac71c18667109ef3baa32d089b6898edf">_UART1_NACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac71c18667109ef3baa32d089b6898edf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Smartcard NACK enable [0] (in _UART1_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac71c18667109ef3baa32d089b6898edf">More...</a><br /></td></tr>
<tr class="separator:gac71c18667109ef3baa32d089b6898edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140b98d0e03135d12007b440644f5a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga140b98d0e03135d12007b440644f5a3f">_UART1_SCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga140b98d0e03135d12007b440644f5a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Smartcard mode enable [0] (in _UART1_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga140b98d0e03135d12007b440644f5a3f">More...</a><br /></td></tr>
<tr class="separator:ga140b98d0e03135d12007b440644f5a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4bbb43aef1993f1655d9654e58970bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4bbb43aef1993f1655d9654e58970bb">_UART2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_u_a_r_t2__t.html">UART2_t</a>,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>)</td></tr>
<tr class="memdesc:gab4bbb43aef1993f1655d9654e58970bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab4bbb43aef1993f1655d9654e58970bb">More...</a><br /></td></tr>
<tr class="separator:gab4bbb43aef1993f1655d9654e58970bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a178803259b4de379b8518a819b2db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a178803259b4de379b8518a819b2db5">_UART2_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga0a178803259b4de379b8518a819b2db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a178803259b4de379b8518a819b2db5">More...</a><br /></td></tr>
<tr class="separator:ga0a178803259b4de379b8518a819b2db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62255a80e4b5b7d802f1093f893299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf62255a80e4b5b7d802f1093f893299b">_UART2_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaf62255a80e4b5b7d802f1093f893299b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 data register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf62255a80e4b5b7d802f1093f893299b">More...</a><br /></td></tr>
<tr class="separator:gaf62255a80e4b5b7d802f1093f893299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572bad5981162700d8a5f6c8f626e0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga572bad5981162700d8a5f6c8f626e0be">_UART2_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga572bad5981162700d8a5f6c8f626e0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Baud rate register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga572bad5981162700d8a5f6c8f626e0be">More...</a><br /></td></tr>
<tr class="separator:ga572bad5981162700d8a5f6c8f626e0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcfd136a39f42a68219d1aa9e52f67ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafcfd136a39f42a68219d1aa9e52f67ba">_UART2_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gafcfd136a39f42a68219d1aa9e52f67ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Baud rate register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafcfd136a39f42a68219d1aa9e52f67ba">More...</a><br /></td></tr>
<tr class="separator:gafcfd136a39f42a68219d1aa9e52f67ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc2465d3b9ce85a5ab2959f8473365b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdc2465d3b9ce85a5ab2959f8473365b">_UART2_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gacdc2465d3b9ce85a5ab2959f8473365b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacdc2465d3b9ce85a5ab2959f8473365b">More...</a><br /></td></tr>
<tr class="separator:gacdc2465d3b9ce85a5ab2959f8473365b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d40060eb9794a6eefcd8daf65c9dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2d40060eb9794a6eefcd8daf65c9dbc">_UART2_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gae2d40060eb9794a6eefcd8daf65c9dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae2d40060eb9794a6eefcd8daf65c9dbc">More...</a><br /></td></tr>
<tr class="separator:gae2d40060eb9794a6eefcd8daf65c9dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70aea6ec2c69a7915c810fb40bfdf7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga70aea6ec2c69a7915c810fb40bfdf7b2">_UART2_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga70aea6ec2c69a7915c810fb40bfdf7b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga70aea6ec2c69a7915c810fb40bfdf7b2">More...</a><br /></td></tr>
<tr class="separator:ga70aea6ec2c69a7915c810fb40bfdf7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886bc430aeb3939c6801c9c2e9e13bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga886bc430aeb3939c6801c9c2e9e13bf6">_UART2_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga886bc430aeb3939c6801c9c2e9e13bf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga886bc430aeb3939c6801c9c2e9e13bf6">More...</a><br /></td></tr>
<tr class="separator:ga886bc430aeb3939c6801c9c2e9e13bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbf66389504252211707893414e0935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bbf66389504252211707893414e0935">_UART2_CR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga3bbf66389504252211707893414e0935"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 5.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bbf66389504252211707893414e0935">More...</a><br /></td></tr>
<tr class="separator:ga3bbf66389504252211707893414e0935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd0a084387d80c8753e9633780a93cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dd0a084387d80c8753e9633780a93cf">_UART2_CR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga9dd0a084387d80c8753e9633780a93cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 6.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dd0a084387d80c8753e9633780a93cf">More...</a><br /></td></tr>
<tr class="separator:ga9dd0a084387d80c8753e9633780a93cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b34b59c1c6890c6fa1545fd72586c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga68b34b59c1c6890c6fa1545fd72586c0">_UART2_GTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga68b34b59c1c6890c6fa1545fd72586c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 guard time register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga68b34b59c1c6890c6fa1545fd72586c0">More...</a><br /></td></tr>
<tr class="separator:ga68b34b59c1c6890c6fa1545fd72586c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b8479439492ed7f78a053e5b6b2805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab7b8479439492ed7f78a053e5b6b2805">_UART2_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6815e7857bc576545677e99fbb14608e">UART2_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gab7b8479439492ed7f78a053e5b6b2805"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab7b8479439492ed7f78a053e5b6b2805">More...</a><br /></td></tr>
<tr class="separator:gab7b8479439492ed7f78a053e5b6b2805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c6080060650375ac485e47dbdccb41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf6c6080060650375ac485e47dbdccb41">_UART2_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:gaf6c6080060650375ac485e47dbdccb41"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf6c6080060650375ac485e47dbdccb41">More...</a><br /></td></tr>
<tr class="separator:gaf6c6080060650375ac485e47dbdccb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935ab14d372c3af57e003be47437eec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga935ab14d372c3af57e003be47437eec7">_UART2_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga935ab14d372c3af57e003be47437eec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Baud rate register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga935ab14d372c3af57e003be47437eec7">More...</a><br /></td></tr>
<tr class="separator:ga935ab14d372c3af57e003be47437eec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7d0477d8688e7864f7185b7ccfd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga22a7d0477d8688e7864f7185b7ccfd27">_UART2_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga22a7d0477d8688e7864f7185b7ccfd27"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Baud rate register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga22a7d0477d8688e7864f7185b7ccfd27">More...</a><br /></td></tr>
<tr class="separator:ga22a7d0477d8688e7864f7185b7ccfd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed86a640199930daa1cfc3ab658186a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ed86a640199930daa1cfc3ab658186a">_UART2_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5ed86a640199930daa1cfc3ab658186a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ed86a640199930daa1cfc3ab658186a">More...</a><br /></td></tr>
<tr class="separator:ga5ed86a640199930daa1cfc3ab658186a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e65df34a37665c1a8abf2120b35d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0e65df34a37665c1a8abf2120b35d74">_UART2_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad0e65df34a37665c1a8abf2120b35d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad0e65df34a37665c1a8abf2120b35d74">More...</a><br /></td></tr>
<tr class="separator:gad0e65df34a37665c1a8abf2120b35d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168b38195d2f25e25d658c5a939a03df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga168b38195d2f25e25d658c5a939a03df">_UART2_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga168b38195d2f25e25d658c5a939a03df"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga168b38195d2f25e25d658c5a939a03df">More...</a><br /></td></tr>
<tr class="separator:ga168b38195d2f25e25d658c5a939a03df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d905c1005d8ded08da1a007304081d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9d905c1005d8ded08da1a007304081d">_UART2_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa9d905c1005d8ded08da1a007304081d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 4 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9d905c1005d8ded08da1a007304081d">More...</a><br /></td></tr>
<tr class="separator:gaa9d905c1005d8ded08da1a007304081d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddaa947d64305fdac1ca99cd2cada2f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaddaa947d64305fdac1ca99cd2cada2f1">_UART2_CR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaddaa947d64305fdac1ca99cd2cada2f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 5 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaddaa947d64305fdac1ca99cd2cada2f1">More...</a><br /></td></tr>
<tr class="separator:gaddaa947d64305fdac1ca99cd2cada2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c95c1b52ba3a565031c407ccaa76eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c95c1b52ba3a565031c407ccaa76eaf">_UART2_CR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9c95c1b52ba3a565031c407ccaa76eaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Control register 6 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c95c1b52ba3a565031c407ccaa76eaf">More...</a><br /></td></tr>
<tr class="separator:ga9c95c1b52ba3a565031c407ccaa76eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264fa182e52a318c151da1e450d7af9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga264fa182e52a318c151da1e450d7af9d">_UART2_GTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga264fa182e52a318c151da1e450d7af9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 guard time register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga264fa182e52a318c151da1e450d7af9d">More...</a><br /></td></tr>
<tr class="separator:ga264fa182e52a318c151da1e450d7af9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2832c449d75b8f0809f0b5a9bcd6c629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2832c449d75b8f0809f0b5a9bcd6c629">_UART2_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2832c449d75b8f0809f0b5a9bcd6c629"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2832c449d75b8f0809f0b5a9bcd6c629">More...</a><br /></td></tr>
<tr class="separator:ga2832c449d75b8f0809f0b5a9bcd6c629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073b26683311e7a5a7b2d2b0b7033223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga073b26683311e7a5a7b2d2b0b7033223">_UART2_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga073b26683311e7a5a7b2d2b0b7033223"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Parity error [0] (in _UART2_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga073b26683311e7a5a7b2d2b0b7033223">More...</a><br /></td></tr>
<tr class="separator:ga073b26683311e7a5a7b2d2b0b7033223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194919149e59c25bc123e8c87b2502c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga194919149e59c25bc123e8c87b2502c7">_UART2_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga194919149e59c25bc123e8c87b2502c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Framing error [0] (in _UART2_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga194919149e59c25bc123e8c87b2502c7">More...</a><br /></td></tr>
<tr class="separator:ga194919149e59c25bc123e8c87b2502c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ecce2cb4357e5175454653d53a2491b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ecce2cb4357e5175454653d53a2491b">_UART2_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6ecce2cb4357e5175454653d53a2491b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Noise flag [0] (in _UART2_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ecce2cb4357e5175454653d53a2491b">More...</a><br /></td></tr>
<tr class="separator:ga6ecce2cb4357e5175454653d53a2491b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59718995752281574015ddb20f955f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59718995752281574015ddb20f955f44">_UART2_OR_LHE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga59718995752281574015ddb20f955f44"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Header Error (LIN slave mode) / Overrun error [0] (in _UART2_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59718995752281574015ddb20f955f44">More...</a><br /></td></tr>
<tr class="separator:ga59718995752281574015ddb20f955f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c557538d09539439c60690f8c63b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga37c557538d09539439c60690f8c63b29">_UART2_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga37c557538d09539439c60690f8c63b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 IDLE line detected [0] (in _UART2_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga37c557538d09539439c60690f8c63b29">More...</a><br /></td></tr>
<tr class="separator:ga37c557538d09539439c60690f8c63b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0777ef8cf59a18b71561be2514a3f9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0777ef8cf59a18b71561be2514a3f9c0">_UART2_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0777ef8cf59a18b71561be2514a3f9c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Read data register not empty [0] (in _UART2_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0777ef8cf59a18b71561be2514a3f9c0">More...</a><br /></td></tr>
<tr class="separator:ga0777ef8cf59a18b71561be2514a3f9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f0ebbe8e930fe92eb0ad1461290959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56f0ebbe8e930fe92eb0ad1461290959">_UART2_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga56f0ebbe8e930fe92eb0ad1461290959"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Transmission complete [0] (in _UART2_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga56f0ebbe8e930fe92eb0ad1461290959">More...</a><br /></td></tr>
<tr class="separator:ga56f0ebbe8e930fe92eb0ad1461290959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35f3bee3213aac4d5ac7e0fc3cabd6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa35f3bee3213aac4d5ac7e0fc3cabd6e">_UART2_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa35f3bee3213aac4d5ac7e0fc3cabd6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Transmit data register empty [0] (in _UART2_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa35f3bee3213aac4d5ac7e0fc3cabd6e">More...</a><br /></td></tr>
<tr class="separator:gaa35f3bee3213aac4d5ac7e0fc3cabd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea297d7ae250749c505affb39be7223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ea297d7ae250749c505affb39be7223">_UART2_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0ea297d7ae250749c505affb39be7223"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Parity interrupt enable [0] (in _UART2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0ea297d7ae250749c505affb39be7223">More...</a><br /></td></tr>
<tr class="separator:ga0ea297d7ae250749c505affb39be7223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15c8aa66fbb24ae2c2fb3cd728e902b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa15c8aa66fbb24ae2c2fb3cd728e902b">_UART2_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa15c8aa66fbb24ae2c2fb3cd728e902b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Parity selection [0] (in _UART2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa15c8aa66fbb24ae2c2fb3cd728e902b">More...</a><br /></td></tr>
<tr class="separator:gaa15c8aa66fbb24ae2c2fb3cd728e902b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5180fd13c8e1c4c8b1bf297fdd9ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e5180fd13c8e1c4c8b1bf297fdd9ed1">_UART2_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4e5180fd13c8e1c4c8b1bf297fdd9ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Parity control enable [0] (in _UART2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e5180fd13c8e1c4c8b1bf297fdd9ed1">More...</a><br /></td></tr>
<tr class="separator:ga4e5180fd13c8e1c4c8b1bf297fdd9ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e7fb59d836795ed58ea9e80884b6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8e7fb59d836795ed58ea9e80884b6d6">_UART2_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf8e7fb59d836795ed58ea9e80884b6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Wakeup method [0] (in _UART2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8e7fb59d836795ed58ea9e80884b6d6">More...</a><br /></td></tr>
<tr class="separator:gaf8e7fb59d836795ed58ea9e80884b6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43fb8c064f9284673175792f093067e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43fb8c064f9284673175792f093067e1">_UART2_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga43fb8c064f9284673175792f093067e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 word length [0] (in _UART2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga43fb8c064f9284673175792f093067e1">More...</a><br /></td></tr>
<tr class="separator:ga43fb8c064f9284673175792f093067e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b5934ef0617e7fea06a0fd37993b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88b5934ef0617e7fea06a0fd37993b45">_UART2_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga88b5934ef0617e7fea06a0fd37993b45"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Disable (for low power consumption) [0] (in _UART2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga88b5934ef0617e7fea06a0fd37993b45">More...</a><br /></td></tr>
<tr class="separator:ga88b5934ef0617e7fea06a0fd37993b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48b2e9fd9c4f77ff0ed736275efe6b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab48b2e9fd9c4f77ff0ed736275efe6b3">_UART2_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab48b2e9fd9c4f77ff0ed736275efe6b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Transmit Data bit 8 (in 9-bit mode) [0] (in _UART2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab48b2e9fd9c4f77ff0ed736275efe6b3">More...</a><br /></td></tr>
<tr class="separator:gab48b2e9fd9c4f77ff0ed736275efe6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ba71f630d2730c1bfb5b80281d6122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3ba71f630d2730c1bfb5b80281d6122">_UART2_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad3ba71f630d2730c1bfb5b80281d6122"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Receive Data bit 8 (in 9-bit mode) [0] (in _UART2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad3ba71f630d2730c1bfb5b80281d6122">More...</a><br /></td></tr>
<tr class="separator:gad3ba71f630d2730c1bfb5b80281d6122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde6323a7dc514dc9296429bcccec0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadde6323a7dc514dc9296429bcccec0b1">_UART2_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadde6323a7dc514dc9296429bcccec0b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Send break [0] (in _UART2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadde6323a7dc514dc9296429bcccec0b1">More...</a><br /></td></tr>
<tr class="separator:gadde6323a7dc514dc9296429bcccec0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9beb5f7a9d8c384cf5bf3d5d3f6aac89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9beb5f7a9d8c384cf5bf3d5d3f6aac89">_UART2_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga9beb5f7a9d8c384cf5bf3d5d3f6aac89"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Receiver wakeup [0] (in _UART2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9beb5f7a9d8c384cf5bf3d5d3f6aac89">More...</a><br /></td></tr>
<tr class="separator:ga9beb5f7a9d8c384cf5bf3d5d3f6aac89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ce28d8268e93bef0da4b6c9179d663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43ce28d8268e93bef0da4b6c9179d663">_UART2_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga43ce28d8268e93bef0da4b6c9179d663"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Receiver enable [0] (in _UART2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga43ce28d8268e93bef0da4b6c9179d663">More...</a><br /></td></tr>
<tr class="separator:ga43ce28d8268e93bef0da4b6c9179d663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2d2e4b2da030a8eed858b67e854da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b2d2e4b2da030a8eed858b67e854da5">_UART2_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4b2d2e4b2da030a8eed858b67e854da5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Transmitter enable [0] (in _UART2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b2d2e4b2da030a8eed858b67e854da5">More...</a><br /></td></tr>
<tr class="separator:ga4b2d2e4b2da030a8eed858b67e854da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43f56cf0e02bc23f6a146512f56f53d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad43f56cf0e02bc23f6a146512f56f53d">_UART2_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad43f56cf0e02bc23f6a146512f56f53d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 IDLE Line interrupt enable [0] (in _UART2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad43f56cf0e02bc23f6a146512f56f53d">More...</a><br /></td></tr>
<tr class="separator:gad43f56cf0e02bc23f6a146512f56f53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95226ded8d864437f9c9c5250ba55948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95226ded8d864437f9c9c5250ba55948">_UART2_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga95226ded8d864437f9c9c5250ba55948"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Receiver interrupt enable [0] (in _UART2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga95226ded8d864437f9c9c5250ba55948">More...</a><br /></td></tr>
<tr class="separator:ga95226ded8d864437f9c9c5250ba55948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0badeba9aa1dd2e7cf7c8e159c710ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae0badeba9aa1dd2e7cf7c8e159c710ef">_UART2_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae0badeba9aa1dd2e7cf7c8e159c710ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Transmission complete interrupt enable [0] (in _UART2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae0badeba9aa1dd2e7cf7c8e159c710ef">More...</a><br /></td></tr>
<tr class="separator:gae0badeba9aa1dd2e7cf7c8e159c710ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9f17f6749753e6ae6f687548df0995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b9f17f6749753e6ae6f687548df0995">_UART2_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9b9f17f6749753e6ae6f687548df0995"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Transmitter interrupt enable [0] (in _UART2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b9f17f6749753e6ae6f687548df0995">More...</a><br /></td></tr>
<tr class="separator:ga9b9f17f6749753e6ae6f687548df0995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf414cb1eb5657553064b2e55aa5ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2cf414cb1eb5657553064b2e55aa5ab0">_UART2_LBCL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2cf414cb1eb5657553064b2e55aa5ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Last bit clock pulse [0] (in _UART2_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2cf414cb1eb5657553064b2e55aa5ab0">More...</a><br /></td></tr>
<tr class="separator:ga2cf414cb1eb5657553064b2e55aa5ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8005e39227cfd6b56e3fa29fc7d984e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8005e39227cfd6b56e3fa29fc7d984e3">_UART2_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8005e39227cfd6b56e3fa29fc7d984e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Clock phase [0] (in _UART2_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8005e39227cfd6b56e3fa29fc7d984e3">More...</a><br /></td></tr>
<tr class="separator:ga8005e39227cfd6b56e3fa29fc7d984e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7123cca6ed3bb32a9be9ca0daf3dcd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7123cca6ed3bb32a9be9ca0daf3dcd92">_UART2_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7123cca6ed3bb32a9be9ca0daf3dcd92"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Clock polarity [0] (in _UART2_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7123cca6ed3bb32a9be9ca0daf3dcd92">More...</a><br /></td></tr>
<tr class="separator:ga7123cca6ed3bb32a9be9ca0daf3dcd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf90185e4a49945b9c916cb1a09fb57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabdf90185e4a49945b9c916cb1a09fb57">_UART2_CKEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabdf90185e4a49945b9c916cb1a09fb57"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Clock enable [0] (in _UART2_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabdf90185e4a49945b9c916cb1a09fb57">More...</a><br /></td></tr>
<tr class="separator:gabdf90185e4a49945b9c916cb1a09fb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fe271638254af58385bbe37d5eca28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90fe271638254af58385bbe37d5eca28">_UART2_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga90fe271638254af58385bbe37d5eca28"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 STOP bits [1:0] (in _UART2_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga90fe271638254af58385bbe37d5eca28">More...</a><br /></td></tr>
<tr class="separator:ga90fe271638254af58385bbe37d5eca28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5499e824656022f2aa91e6b0c14110ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5499e824656022f2aa91e6b0c14110ed">_UART2_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5499e824656022f2aa91e6b0c14110ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 STOP bits [0] (in _UART2_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5499e824656022f2aa91e6b0c14110ed">More...</a><br /></td></tr>
<tr class="separator:ga5499e824656022f2aa91e6b0c14110ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007cf00e5fabf79c1be5ecb57625e3b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga007cf00e5fabf79c1be5ecb57625e3b7">_UART2_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga007cf00e5fabf79c1be5ecb57625e3b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 STOP bits [1] (in _UART2_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga007cf00e5fabf79c1be5ecb57625e3b7">More...</a><br /></td></tr>
<tr class="separator:ga007cf00e5fabf79c1be5ecb57625e3b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20aa03b7fc5358fbb34cf00dfb7656a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20aa03b7fc5358fbb34cf00dfb7656a6">_UART2_LINEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga20aa03b7fc5358fbb34cf00dfb7656a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN mode enable [0] (in _UART2_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga20aa03b7fc5358fbb34cf00dfb7656a6">More...</a><br /></td></tr>
<tr class="separator:ga20aa03b7fc5358fbb34cf00dfb7656a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeafb5cd30115078c97312be90e5677a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeafb5cd30115078c97312be90e5677a9">_UART2_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaeafb5cd30115078c97312be90e5677a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Address of the UART node [3:0] (in _UART2_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeafb5cd30115078c97312be90e5677a9">More...</a><br /></td></tr>
<tr class="separator:gaeafb5cd30115078c97312be90e5677a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ac9b9f6c4780144c68dbdcc89df969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad5ac9b9f6c4780144c68dbdcc89df969">_UART2_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad5ac9b9f6c4780144c68dbdcc89df969"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Address of the UART node [0] (in _UART2_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad5ac9b9f6c4780144c68dbdcc89df969">More...</a><br /></td></tr>
<tr class="separator:gad5ac9b9f6c4780144c68dbdcc89df969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6075ff57c9735a9cd7496c461c104575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6075ff57c9735a9cd7496c461c104575">_UART2_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6075ff57c9735a9cd7496c461c104575"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Address of the UART node [1] (in _UART2_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6075ff57c9735a9cd7496c461c104575">More...</a><br /></td></tr>
<tr class="separator:ga6075ff57c9735a9cd7496c461c104575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa135ec3121d94292029f57022193f439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa135ec3121d94292029f57022193f439">_UART2_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa135ec3121d94292029f57022193f439"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Address of the UART node [2] (in _UART2_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa135ec3121d94292029f57022193f439">More...</a><br /></td></tr>
<tr class="separator:gaa135ec3121d94292029f57022193f439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a74073a083d7c8fa74082d50c10ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga92a74073a083d7c8fa74082d50c10ea3">_UART2_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga92a74073a083d7c8fa74082d50c10ea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Address of the UART node [3] (in _UART2_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga92a74073a083d7c8fa74082d50c10ea3">More...</a><br /></td></tr>
<tr class="separator:ga92a74073a083d7c8fa74082d50c10ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f94531e29d7306d8c0ce77ff8866d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f94531e29d7306d8c0ce77ff8866d2e">_UART2_LBDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2f94531e29d7306d8c0ce77ff8866d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Break Detection Flag [0] (in _UART2_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f94531e29d7306d8c0ce77ff8866d2e">More...</a><br /></td></tr>
<tr class="separator:ga2f94531e29d7306d8c0ce77ff8866d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90c7af883d482026a9807794f60c449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac90c7af883d482026a9807794f60c449">_UART2_LBDL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac90c7af883d482026a9807794f60c449"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Break Detection Length [0] (in _UART2_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac90c7af883d482026a9807794f60c449">More...</a><br /></td></tr>
<tr class="separator:gac90c7af883d482026a9807794f60c449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a84ae59918b14f104b0e532fa699228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a84ae59918b14f104b0e532fa699228">_UART2_LBDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4a84ae59918b14f104b0e532fa699228"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Break Detection Interrupt Enable [0] (in _UART2_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a84ae59918b14f104b0e532fa699228">More...</a><br /></td></tr>
<tr class="separator:ga4a84ae59918b14f104b0e532fa699228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5027134267717b5541781f022b084385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5027134267717b5541781f022b084385">_UART2_IREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5027134267717b5541781f022b084385"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 IrDA mode Enable [0] (in _UART2_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5027134267717b5541781f022b084385">More...</a><br /></td></tr>
<tr class="separator:ga5027134267717b5541781f022b084385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdbf277750c45eea760b035da63801a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabdbf277750c45eea760b035da63801a5">_UART2_IRLP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabdbf277750c45eea760b035da63801a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 IrDA Low Power [0] (in _UART2_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabdbf277750c45eea760b035da63801a5">More...</a><br /></td></tr>
<tr class="separator:gabdbf277750c45eea760b035da63801a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2228391a9f1dbdf38923b6f9aacc77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2228391a9f1dbdf38923b6f9aacc77e">_UART2_NACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa2228391a9f1dbdf38923b6f9aacc77e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Smartcard NACK enable [0] (in _UART2_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2228391a9f1dbdf38923b6f9aacc77e">More...</a><br /></td></tr>
<tr class="separator:gaa2228391a9f1dbdf38923b6f9aacc77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf1dcd8e301c2cc124197ce61b52fe6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacf1dcd8e301c2cc124197ce61b52fe6f">_UART2_SCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacf1dcd8e301c2cc124197ce61b52fe6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Smartcard mode enable [0] (in _UART2_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacf1dcd8e301c2cc124197ce61b52fe6f">More...</a><br /></td></tr>
<tr class="separator:gacf1dcd8e301c2cc124197ce61b52fe6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7cf36965ce5143e7174c6ca7d82c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gade7cf36965ce5143e7174c6ca7d82c5a">_UART2_LSF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gade7cf36965ce5143e7174c6ca7d82c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Sync Field [0] (in _UART2_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gade7cf36965ce5143e7174c6ca7d82c5a">More...</a><br /></td></tr>
<tr class="separator:gade7cf36965ce5143e7174c6ca7d82c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495b252fd189e00392baa047a1082861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga495b252fd189e00392baa047a1082861">_UART2_LHDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga495b252fd189e00392baa047a1082861"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Header Detection Flag [0] (in _UART2_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga495b252fd189e00392baa047a1082861">More...</a><br /></td></tr>
<tr class="separator:ga495b252fd189e00392baa047a1082861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9991e1403aaf4983f445b7b46b265442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9991e1403aaf4983f445b7b46b265442">_UART2_LHDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9991e1403aaf4983f445b7b46b265442"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Header Detection Interrupt Enable [0] (in _UART2_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9991e1403aaf4983f445b7b46b265442">More...</a><br /></td></tr>
<tr class="separator:ga9991e1403aaf4983f445b7b46b265442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6745fa790de5454d3b4ff4d04a3485f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac6745fa790de5454d3b4ff4d04a3485f">_UART2_LASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac6745fa790de5454d3b4ff4d04a3485f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN automatic resynchronisation enable [0] (in _UART2_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac6745fa790de5454d3b4ff4d04a3485f">More...</a><br /></td></tr>
<tr class="separator:gac6745fa790de5454d3b4ff4d04a3485f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf1929ea02ecc2f862262f64795b081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabdf1929ea02ecc2f862262f64795b081">_UART2_LSLV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabdf1929ea02ecc2f862262f64795b081"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Slave Enable [0] (in _UART2_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabdf1929ea02ecc2f862262f64795b081">More...</a><br /></td></tr>
<tr class="separator:gabdf1929ea02ecc2f862262f64795b081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d51724fdc076f49480694aeae6b154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga53d51724fdc076f49480694aeae6b154">_UART2_LDUM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga53d51724fdc076f49480694aeae6b154"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 LIN Divider Update Method [0] (in _UART2_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga53d51724fdc076f49480694aeae6b154">More...</a><br /></td></tr>
<tr class="separator:ga53d51724fdc076f49480694aeae6b154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9077ffa7d195fc3c1a3433c6ee7c6f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9077ffa7d195fc3c1a3433c6ee7c6f6">_UART3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_u_a_r_t3__t.html">UART3_t</a>,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>)</td></tr>
<tr class="memdesc:gaf9077ffa7d195fc3c1a3433c6ee7c6f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9077ffa7d195fc3c1a3433c6ee7c6f6">More...</a><br /></td></tr>
<tr class="separator:gaf9077ffa7d195fc3c1a3433c6ee7c6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dd63a1cd60dd1ef1387a08d4d6b4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga70dd63a1cd60dd1ef1387a08d4d6b4a6">_UART3_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga70dd63a1cd60dd1ef1387a08d4d6b4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga70dd63a1cd60dd1ef1387a08d4d6b4a6">More...</a><br /></td></tr>
<tr class="separator:ga70dd63a1cd60dd1ef1387a08d4d6b4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82240926c0c4d4b1e8b9cc5da9283923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga82240926c0c4d4b1e8b9cc5da9283923">_UART3_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga82240926c0c4d4b1e8b9cc5da9283923"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 data register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga82240926c0c4d4b1e8b9cc5da9283923">More...</a><br /></td></tr>
<tr class="separator:ga82240926c0c4d4b1e8b9cc5da9283923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8d4778bd7ec3e8920514e9b0607926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d8d4778bd7ec3e8920514e9b0607926">_UART3_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga4d8d4778bd7ec3e8920514e9b0607926"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d8d4778bd7ec3e8920514e9b0607926">More...</a><br /></td></tr>
<tr class="separator:ga4d8d4778bd7ec3e8920514e9b0607926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a59c16fee571bcd4da6de69c6de145b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a59c16fee571bcd4da6de69c6de145b">_UART3_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7a59c16fee571bcd4da6de69c6de145b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a59c16fee571bcd4da6de69c6de145b">More...</a><br /></td></tr>
<tr class="separator:ga7a59c16fee571bcd4da6de69c6de145b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c71c1504fdb5143cb4397d9daea5f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c71c1504fdb5143cb4397d9daea5f23">_UART3_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga4c71c1504fdb5143cb4397d9daea5f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4c71c1504fdb5143cb4397d9daea5f23">More...</a><br /></td></tr>
<tr class="separator:ga4c71c1504fdb5143cb4397d9daea5f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43611d6c3b384e718f508f264e743aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43611d6c3b384e718f508f264e743aaa">_UART3_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga43611d6c3b384e718f508f264e743aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga43611d6c3b384e718f508f264e743aaa">More...</a><br /></td></tr>
<tr class="separator:ga43611d6c3b384e718f508f264e743aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7857349ec5e0d1bed66242db59d12422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7857349ec5e0d1bed66242db59d12422">_UART3_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga7857349ec5e0d1bed66242db59d12422"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7857349ec5e0d1bed66242db59d12422">More...</a><br /></td></tr>
<tr class="separator:ga7857349ec5e0d1bed66242db59d12422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4712f7d1311bb1fc146c627685d1369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4712f7d1311bb1fc146c627685d1369">_UART3_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gae4712f7d1311bb1fc146c627685d1369"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae4712f7d1311bb1fc146c627685d1369">More...</a><br /></td></tr>
<tr class="separator:gae4712f7d1311bb1fc146c627685d1369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a37bebad04596acf391b3ed872b102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab9a37bebad04596acf391b3ed872b102">_UART3_CR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07ff99cdc244951966df121cb5322b6b">UART3_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gab9a37bebad04596acf391b3ed872b102"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 6.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab9a37bebad04596acf391b3ed872b102">More...</a><br /></td></tr>
<tr class="separator:gab9a37bebad04596acf391b3ed872b102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd9eccebdb7bbe0897bb244b5ce8ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bd9eccebdb7bbe0897bb244b5ce8ced">_UART3_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:ga9bd9eccebdb7bbe0897bb244b5ce8ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bd9eccebdb7bbe0897bb244b5ce8ced">More...</a><br /></td></tr>
<tr class="separator:ga9bd9eccebdb7bbe0897bb244b5ce8ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8c7f4c8ef2061732b7d5cd29c6d517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c8c7f4c8ef2061732b7d5cd29c6d517">_UART3_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5c8c7f4c8ef2061732b7d5cd29c6d517"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c8c7f4c8ef2061732b7d5cd29c6d517">More...</a><br /></td></tr>
<tr class="separator:ga5c8c7f4c8ef2061732b7d5cd29c6d517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadf5630f44fa97523f82f7b5cdff7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeadf5630f44fa97523f82f7b5cdff7a6">_UART3_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaeadf5630f44fa97523f82f7b5cdff7a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Baud rate register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeadf5630f44fa97523f82f7b5cdff7a6">More...</a><br /></td></tr>
<tr class="separator:gaeadf5630f44fa97523f82f7b5cdff7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12783168823b2242b02ef4ccb0ebfcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga12783168823b2242b02ef4ccb0ebfcae">_UART3_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga12783168823b2242b02ef4ccb0ebfcae"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga12783168823b2242b02ef4ccb0ebfcae">More...</a><br /></td></tr>
<tr class="separator:ga12783168823b2242b02ef4ccb0ebfcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fcabb85961f74a99a84aa6092fd074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81fcabb85961f74a99a84aa6092fd074">_UART3_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga81fcabb85961f74a99a84aa6092fd074"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga81fcabb85961f74a99a84aa6092fd074">More...</a><br /></td></tr>
<tr class="separator:ga81fcabb85961f74a99a84aa6092fd074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefd4ac9eeb026f90c95afcad89f1f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaefd4ac9eeb026f90c95afcad89f1f7e">_UART3_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaefd4ac9eeb026f90c95afcad89f1f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaefd4ac9eeb026f90c95afcad89f1f7e">More...</a><br /></td></tr>
<tr class="separator:gaaefd4ac9eeb026f90c95afcad89f1f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0ae1b4548fc866bd021b12893550e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd0ae1b4548fc866bd021b12893550e5">_UART3_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacd0ae1b4548fc866bd021b12893550e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 4 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacd0ae1b4548fc866bd021b12893550e5">More...</a><br /></td></tr>
<tr class="separator:gacd0ae1b4548fc866bd021b12893550e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e123335b18cd1eb7d9a2c831e110e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e123335b18cd1eb7d9a2c831e110e99">_UART3_CR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0e123335b18cd1eb7d9a2c831e110e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Control register 6 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e123335b18cd1eb7d9a2c831e110e99">More...</a><br /></td></tr>
<tr class="separator:ga0e123335b18cd1eb7d9a2c831e110e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867519040e60e7d0dbb40f7192adbc87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga867519040e60e7d0dbb40f7192adbc87">_UART3_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga867519040e60e7d0dbb40f7192adbc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Parity error [0] (in _UART3_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga867519040e60e7d0dbb40f7192adbc87">More...</a><br /></td></tr>
<tr class="separator:ga867519040e60e7d0dbb40f7192adbc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2493563fcc6e92e520e9e5c63a0cfe89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2493563fcc6e92e520e9e5c63a0cfe89">_UART3_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2493563fcc6e92e520e9e5c63a0cfe89"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Framing error [0] (in _UART3_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2493563fcc6e92e520e9e5c63a0cfe89">More...</a><br /></td></tr>
<tr class="separator:ga2493563fcc6e92e520e9e5c63a0cfe89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9ed5080ef6b6f7091887258658043a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a9ed5080ef6b6f7091887258658043a">_UART3_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1a9ed5080ef6b6f7091887258658043a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Noise flag [0] (in _UART3_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1a9ed5080ef6b6f7091887258658043a">More...</a><br /></td></tr>
<tr class="separator:ga1a9ed5080ef6b6f7091887258658043a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51521eaf446eb19fd65fd531a833070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa51521eaf446eb19fd65fd531a833070">_UART3_OR_LHE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa51521eaf446eb19fd65fd531a833070"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Header Error (LIN slave mode) / Overrun error [0] (in _UART3_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa51521eaf446eb19fd65fd531a833070">More...</a><br /></td></tr>
<tr class="separator:gaa51521eaf446eb19fd65fd531a833070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga324ca12870ee7972912734808d64aa5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga324ca12870ee7972912734808d64aa5b">_UART3_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga324ca12870ee7972912734808d64aa5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 IDLE line detected [0] (in _UART3_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga324ca12870ee7972912734808d64aa5b">More...</a><br /></td></tr>
<tr class="separator:ga324ca12870ee7972912734808d64aa5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8332141ce3b03c1ff90482981df1abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8332141ce3b03c1ff90482981df1abb">_UART3_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf8332141ce3b03c1ff90482981df1abb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Read data register not empty [0] (in _UART3_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8332141ce3b03c1ff90482981df1abb">More...</a><br /></td></tr>
<tr class="separator:gaf8332141ce3b03c1ff90482981df1abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga428822940a5682a9adbc58883f7a33aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga428822940a5682a9adbc58883f7a33aa">_UART3_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga428822940a5682a9adbc58883f7a33aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Transmission complete [0] (in _UART3_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga428822940a5682a9adbc58883f7a33aa">More...</a><br /></td></tr>
<tr class="separator:ga428822940a5682a9adbc58883f7a33aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12da9819824736155ffc18bd75f75cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga12da9819824736155ffc18bd75f75cee">_UART3_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga12da9819824736155ffc18bd75f75cee"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Transmit data register empty [0] (in _UART3_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga12da9819824736155ffc18bd75f75cee">More...</a><br /></td></tr>
<tr class="separator:ga12da9819824736155ffc18bd75f75cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace25a657f1d25b611544f91bc1e9194f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gace25a657f1d25b611544f91bc1e9194f">_UART3_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gace25a657f1d25b611544f91bc1e9194f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Parity interrupt enable [0] (in _UART3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gace25a657f1d25b611544f91bc1e9194f">More...</a><br /></td></tr>
<tr class="separator:gace25a657f1d25b611544f91bc1e9194f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1a7a03a6f512bce916f3a09af5704a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b1a7a03a6f512bce916f3a09af5704a">_UART3_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2b1a7a03a6f512bce916f3a09af5704a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Parity selection [0] (in _UART3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b1a7a03a6f512bce916f3a09af5704a">More...</a><br /></td></tr>
<tr class="separator:ga2b1a7a03a6f512bce916f3a09af5704a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d20d4a4a9677680ab6bed76203ef29f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d20d4a4a9677680ab6bed76203ef29f">_UART3_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8d20d4a4a9677680ab6bed76203ef29f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Parity control enable [0] (in _UART3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d20d4a4a9677680ab6bed76203ef29f">More...</a><br /></td></tr>
<tr class="separator:ga8d20d4a4a9677680ab6bed76203ef29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bfb7b967ed99512e8cae61b9d769b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga52bfb7b967ed99512e8cae61b9d769b8">_UART3_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga52bfb7b967ed99512e8cae61b9d769b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Wakeup method [0] (in _UART3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga52bfb7b967ed99512e8cae61b9d769b8">More...</a><br /></td></tr>
<tr class="separator:ga52bfb7b967ed99512e8cae61b9d769b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae94583f3ba25b742212ae4b3464477a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae94583f3ba25b742212ae4b3464477a">_UART3_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaae94583f3ba25b742212ae4b3464477a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 word length [0] (in _UART3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae94583f3ba25b742212ae4b3464477a">More...</a><br /></td></tr>
<tr class="separator:gaae94583f3ba25b742212ae4b3464477a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15c4dcb43f1ed4ff25b0fd8c852eb26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae15c4dcb43f1ed4ff25b0fd8c852eb26">_UART3_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae15c4dcb43f1ed4ff25b0fd8c852eb26"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Disable (for low power consumption) [0] (in _UART3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae15c4dcb43f1ed4ff25b0fd8c852eb26">More...</a><br /></td></tr>
<tr class="separator:gae15c4dcb43f1ed4ff25b0fd8c852eb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b343f12840a475c275f33b7c0b6c9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b343f12840a475c275f33b7c0b6c9dd">_UART3_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6b343f12840a475c275f33b7c0b6c9dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Transmit Data bit 8 (in 9-bit mode) [0] (in _UART3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b343f12840a475c275f33b7c0b6c9dd">More...</a><br /></td></tr>
<tr class="separator:ga6b343f12840a475c275f33b7c0b6c9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab19a5898eb3ab642804b9ee1735f0131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab19a5898eb3ab642804b9ee1735f0131">_UART3_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gab19a5898eb3ab642804b9ee1735f0131"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Receive Data bit 8 (in 9-bit mode) [0] (in _UART3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab19a5898eb3ab642804b9ee1735f0131">More...</a><br /></td></tr>
<tr class="separator:gab19a5898eb3ab642804b9ee1735f0131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96dc2efb802cd62df20a3e0e8a2bc011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96dc2efb802cd62df20a3e0e8a2bc011">_UART3_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga96dc2efb802cd62df20a3e0e8a2bc011"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Send break [0] (in _UART3_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga96dc2efb802cd62df20a3e0e8a2bc011">More...</a><br /></td></tr>
<tr class="separator:ga96dc2efb802cd62df20a3e0e8a2bc011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa693302c10f4f079bcc33605065ff28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa693302c10f4f079bcc33605065ff28c">_UART3_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa693302c10f4f079bcc33605065ff28c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Receiver wakeup [0] (in _UART3_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa693302c10f4f079bcc33605065ff28c">More...</a><br /></td></tr>
<tr class="separator:gaa693302c10f4f079bcc33605065ff28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2452f4e7be24795d1893d74058b7e01d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2452f4e7be24795d1893d74058b7e01d">_UART3_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2452f4e7be24795d1893d74058b7e01d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Receiver enable [0] (in _UART3_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2452f4e7be24795d1893d74058b7e01d">More...</a><br /></td></tr>
<tr class="separator:ga2452f4e7be24795d1893d74058b7e01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1eee688e5866cf40fbcc3aaf81d8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f1eee688e5866cf40fbcc3aaf81d8ae">_UART3_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9f1eee688e5866cf40fbcc3aaf81d8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Transmitter enable [0] (in _UART3_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f1eee688e5866cf40fbcc3aaf81d8ae">More...</a><br /></td></tr>
<tr class="separator:ga9f1eee688e5866cf40fbcc3aaf81d8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba49c33e8927b6535e7d1868446725e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeba49c33e8927b6535e7d1868446725e">_UART3_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaeba49c33e8927b6535e7d1868446725e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 IDLE Line interrupt enable [0] (in _UART3_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeba49c33e8927b6535e7d1868446725e">More...</a><br /></td></tr>
<tr class="separator:gaeba49c33e8927b6535e7d1868446725e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b6df0b02b262e144ef67b536c94dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga26b6df0b02b262e144ef67b536c94dd9">_UART3_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga26b6df0b02b262e144ef67b536c94dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Receiver interrupt enable [0] (in _UART3_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga26b6df0b02b262e144ef67b536c94dd9">More...</a><br /></td></tr>
<tr class="separator:ga26b6df0b02b262e144ef67b536c94dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bccee9f0801ff1ecfb0afb3d09ae7ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0bccee9f0801ff1ecfb0afb3d09ae7ae">_UART3_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0bccee9f0801ff1ecfb0afb3d09ae7ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Transmission complete interrupt enable [0] (in _UART3_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0bccee9f0801ff1ecfb0afb3d09ae7ae">More...</a><br /></td></tr>
<tr class="separator:ga0bccee9f0801ff1ecfb0afb3d09ae7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf778b3bfbc9faa486ef10f1ccc554b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf778b3bfbc9faa486ef10f1ccc554b9e">_UART3_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf778b3bfbc9faa486ef10f1ccc554b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Transmitter interrupt enable [0] (in _UART3_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf778b3bfbc9faa486ef10f1ccc554b9e">More...</a><br /></td></tr>
<tr class="separator:gaf778b3bfbc9faa486ef10f1ccc554b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e77f2d8e5049903793c5cc68189f657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e77f2d8e5049903793c5cc68189f657">_UART3_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8e77f2d8e5049903793c5cc68189f657"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 STOP bits [1:0] (in _UART3_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e77f2d8e5049903793c5cc68189f657">More...</a><br /></td></tr>
<tr class="separator:ga8e77f2d8e5049903793c5cc68189f657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad8e881b25642e3af27a90c1d4f8d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ad8e881b25642e3af27a90c1d4f8d2a">_UART3_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5ad8e881b25642e3af27a90c1d4f8d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 STOP bits [0] (in _UART3_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ad8e881b25642e3af27a90c1d4f8d2a">More...</a><br /></td></tr>
<tr class="separator:ga5ad8e881b25642e3af27a90c1d4f8d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5bf20bc90f8a1ed5c6cb7f5b24319f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5bf20bc90f8a1ed5c6cb7f5b24319f7">_UART3_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf5bf20bc90f8a1ed5c6cb7f5b24319f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 STOP bits [1] (in _UART3_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5bf20bc90f8a1ed5c6cb7f5b24319f7">More...</a><br /></td></tr>
<tr class="separator:gaf5bf20bc90f8a1ed5c6cb7f5b24319f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae658cb9ed6d3eb110334bfffee4ac8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae658cb9ed6d3eb110334bfffee4ac8f8">_UART3_LINEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae658cb9ed6d3eb110334bfffee4ac8f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN mode enable [0] (in _UART3_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae658cb9ed6d3eb110334bfffee4ac8f8">More...</a><br /></td></tr>
<tr class="separator:gae658cb9ed6d3eb110334bfffee4ac8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d2d99b8edc6cf2684a5f7f0b3af1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga58d2d99b8edc6cf2684a5f7f0b3af1f2">_UART3_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga58d2d99b8edc6cf2684a5f7f0b3af1f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Address of the UART node [3:0] (in _UART3_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga58d2d99b8edc6cf2684a5f7f0b3af1f2">More...</a><br /></td></tr>
<tr class="separator:ga58d2d99b8edc6cf2684a5f7f0b3af1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362e86ba12eb4c074db662f062f0db87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga362e86ba12eb4c074db662f062f0db87">_UART3_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga362e86ba12eb4c074db662f062f0db87"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Address of the UART node [0] (in _UART3_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga362e86ba12eb4c074db662f062f0db87">More...</a><br /></td></tr>
<tr class="separator:ga362e86ba12eb4c074db662f062f0db87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1a6d249a3a81de722a1487651b4f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a1a6d249a3a81de722a1487651b4f09">_UART3_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7a1a6d249a3a81de722a1487651b4f09"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Address of the UART node [1] (in _UART3_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a1a6d249a3a81de722a1487651b4f09">More...</a><br /></td></tr>
<tr class="separator:ga7a1a6d249a3a81de722a1487651b4f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bd273e16e7ccf839b0bcb0011e2b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18bd273e16e7ccf839b0bcb0011e2b47">_UART3_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga18bd273e16e7ccf839b0bcb0011e2b47"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Address of the UART node [2] (in _UART3_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga18bd273e16e7ccf839b0bcb0011e2b47">More...</a><br /></td></tr>
<tr class="separator:ga18bd273e16e7ccf839b0bcb0011e2b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccabbe78975a512557c4df04f8c9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bccabbe78975a512557c4df04f8c9cb">_UART3_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3bccabbe78975a512557c4df04f8c9cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 Address of the UART node [3] (in _UART3_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bccabbe78975a512557c4df04f8c9cb">More...</a><br /></td></tr>
<tr class="separator:ga3bccabbe78975a512557c4df04f8c9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe45e3c592c39ab2a3d25707c6ad4cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabe45e3c592c39ab2a3d25707c6ad4cde">_UART3_LBDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabe45e3c592c39ab2a3d25707c6ad4cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Break Detection Flag [0] (in _UART3_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabe45e3c592c39ab2a3d25707c6ad4cde">More...</a><br /></td></tr>
<tr class="separator:gabe45e3c592c39ab2a3d25707c6ad4cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89cac78119fe9b08bf576bd7e81ccd06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga89cac78119fe9b08bf576bd7e81ccd06">_UART3_LBDL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga89cac78119fe9b08bf576bd7e81ccd06"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Break Detection Length [0] (in _UART3_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga89cac78119fe9b08bf576bd7e81ccd06">More...</a><br /></td></tr>
<tr class="separator:ga89cac78119fe9b08bf576bd7e81ccd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74dcb8b7b62837c4a858a02aaf380c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga74dcb8b7b62837c4a858a02aaf380c41">_UART3_LBDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga74dcb8b7b62837c4a858a02aaf380c41"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Break Detection Interrupt Enable [0] (in _UART3_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga74dcb8b7b62837c4a858a02aaf380c41">More...</a><br /></td></tr>
<tr class="separator:ga74dcb8b7b62837c4a858a02aaf380c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fba018dfdf2a211f8158723c6b6207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4fba018dfdf2a211f8158723c6b6207">_UART3_LSF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab4fba018dfdf2a211f8158723c6b6207"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Sync Field [0] (in _UART3_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab4fba018dfdf2a211f8158723c6b6207">More...</a><br /></td></tr>
<tr class="separator:gab4fba018dfdf2a211f8158723c6b6207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a0d5baafa226702131c738e0d4fde9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4a0d5baafa226702131c738e0d4fde9">_UART3_LHDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4a0d5baafa226702131c738e0d4fde9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Header Detection Flag [0] (in _UART3_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae4a0d5baafa226702131c738e0d4fde9">More...</a><br /></td></tr>
<tr class="separator:gae4a0d5baafa226702131c738e0d4fde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb2948cf842a5612f72af95b4861799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6fb2948cf842a5612f72af95b4861799">_UART3_LHDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6fb2948cf842a5612f72af95b4861799"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Header Detection Interrupt Enable [0] (in _UART3_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6fb2948cf842a5612f72af95b4861799">More...</a><br /></td></tr>
<tr class="separator:ga6fb2948cf842a5612f72af95b4861799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d69a1a8748139e5db14c7675bf38e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga40d69a1a8748139e5db14c7675bf38e4">_UART3_LASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga40d69a1a8748139e5db14c7675bf38e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN automatic resynchronisation enable [0] (in _UART3_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga40d69a1a8748139e5db14c7675bf38e4">More...</a><br /></td></tr>
<tr class="separator:ga40d69a1a8748139e5db14c7675bf38e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff266d196a9c6abd219d7f0037820c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ff266d196a9c6abd219d7f0037820c6">_UART3_LSLV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8ff266d196a9c6abd219d7f0037820c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Slave Enable [0] (in _UART3_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ff266d196a9c6abd219d7f0037820c6">More...</a><br /></td></tr>
<tr class="separator:ga8ff266d196a9c6abd219d7f0037820c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7aa542abfc70809d9e6353822db86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f7aa542abfc70809d9e6353822db86a">_UART3_LDUM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3f7aa542abfc70809d9e6353822db86a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 LIN Divider Update Method [0] (in _UART3_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f7aa542abfc70809d9e6353822db86a">More...</a><br /></td></tr>
<tr class="separator:ga3f7aa542abfc70809d9e6353822db86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0db70c5bcd5675b2c9779656d440b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0db70c5bcd5675b2c9779656d440b6b">_UART4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_u_a_r_t4__t.html">UART4_t</a>,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>)</td></tr>
<tr class="memdesc:gaf0db70c5bcd5675b2c9779656d440b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0db70c5bcd5675b2c9779656d440b6b">More...</a><br /></td></tr>
<tr class="separator:gaf0db70c5bcd5675b2c9779656d440b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0d7471fe10308382649ea5ad0d0af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e0d7471fe10308382649ea5ad0d0af2">_UART4_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9e0d7471fe10308382649ea5ad0d0af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e0d7471fe10308382649ea5ad0d0af2">More...</a><br /></td></tr>
<tr class="separator:ga9e0d7471fe10308382649ea5ad0d0af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0458ae429d55ff7a159c0f220748dae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0458ae429d55ff7a159c0f220748dae7">_UART4_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga0458ae429d55ff7a159c0f220748dae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 data register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0458ae429d55ff7a159c0f220748dae7">More...</a><br /></td></tr>
<tr class="separator:ga0458ae429d55ff7a159c0f220748dae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee718cb5dc4bf8ffdd7ac4aeca7d1729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaee718cb5dc4bf8ffdd7ac4aeca7d1729">_UART4_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaee718cb5dc4bf8ffdd7ac4aeca7d1729"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Baud rate register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaee718cb5dc4bf8ffdd7ac4aeca7d1729">More...</a><br /></td></tr>
<tr class="separator:gaee718cb5dc4bf8ffdd7ac4aeca7d1729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab92a7222f44ef9cf4c8ec0bb245d5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab92a7222f44ef9cf4c8ec0bb245d5b8">_UART4_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaab92a7222f44ef9cf4c8ec0bb245d5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Baud rate register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaab92a7222f44ef9cf4c8ec0bb245d5b8">More...</a><br /></td></tr>
<tr class="separator:gaab92a7222f44ef9cf4c8ec0bb245d5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdcf81e68b08a4dd049d814155837e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cdcf81e68b08a4dd049d814155837e9">_UART4_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga9cdcf81e68b08a4dd049d814155837e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cdcf81e68b08a4dd049d814155837e9">More...</a><br /></td></tr>
<tr class="separator:ga9cdcf81e68b08a4dd049d814155837e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869bba89a51f4da2a4b899defab418f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga869bba89a51f4da2a4b899defab418f4">_UART4_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga869bba89a51f4da2a4b899defab418f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga869bba89a51f4da2a4b899defab418f4">More...</a><br /></td></tr>
<tr class="separator:ga869bba89a51f4da2a4b899defab418f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4ac25831eba321be14f75432bd79f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae4ac25831eba321be14f75432bd79f9">_UART4_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gaae4ac25831eba321be14f75432bd79f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae4ac25831eba321be14f75432bd79f9">More...</a><br /></td></tr>
<tr class="separator:gaae4ac25831eba321be14f75432bd79f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07538a7d48e32977f65c9157a783f722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07538a7d48e32977f65c9157a783f722">_UART4_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga07538a7d48e32977f65c9157a783f722"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07538a7d48e32977f65c9157a783f722">More...</a><br /></td></tr>
<tr class="separator:ga07538a7d48e32977f65c9157a783f722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121967ccdf5d41e86bcd04bdaa6d1e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga121967ccdf5d41e86bcd04bdaa6d1e50">_UART4_CR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga121967ccdf5d41e86bcd04bdaa6d1e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 5.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga121967ccdf5d41e86bcd04bdaa6d1e50">More...</a><br /></td></tr>
<tr class="separator:ga121967ccdf5d41e86bcd04bdaa6d1e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4220b50c9ac1285842a86b24747575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec4220b50c9ac1285842a86b24747575">_UART4_CR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gaec4220b50c9ac1285842a86b24747575"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 6.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaec4220b50c9ac1285842a86b24747575">More...</a><br /></td></tr>
<tr class="separator:gaec4220b50c9ac1285842a86b24747575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac03cbb3346fa9e7596fe2e12b0a690a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac03cbb3346fa9e7596fe2e12b0a690a7">_UART4_GTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gac03cbb3346fa9e7596fe2e12b0a690a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 guard time register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac03cbb3346fa9e7596fe2e12b0a690a7">More...</a><br /></td></tr>
<tr class="separator:gac03cbb3346fa9e7596fe2e12b0a690a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fef3914f8e5f5b008f6fd714163dcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9fef3914f8e5f5b008f6fd714163dcb6">_UART4_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe970a61cef13d20fb23abb4df70f591">UART4_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:ga9fef3914f8e5f5b008f6fd714163dcb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9fef3914f8e5f5b008f6fd714163dcb6">More...</a><br /></td></tr>
<tr class="separator:ga9fef3914f8e5f5b008f6fd714163dcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56db896fba51743a3d622ec94d4cd23b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56db896fba51743a3d622ec94d4cd23b">_UART4_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:ga56db896fba51743a3d622ec94d4cd23b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga56db896fba51743a3d622ec94d4cd23b">More...</a><br /></td></tr>
<tr class="separator:ga56db896fba51743a3d622ec94d4cd23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4c44ee5d53b5e5d6e936298a08fa11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadc4c44ee5d53b5e5d6e936298a08fa11">_UART4_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gadc4c44ee5d53b5e5d6e936298a08fa11"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Baud rate register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadc4c44ee5d53b5e5d6e936298a08fa11">More...</a><br /></td></tr>
<tr class="separator:gadc4c44ee5d53b5e5d6e936298a08fa11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c0e0afc18204f9736a40e28acc347d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae6c0e0afc18204f9736a40e28acc347d">_UART4_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae6c0e0afc18204f9736a40e28acc347d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Baud rate register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae6c0e0afc18204f9736a40e28acc347d">More...</a><br /></td></tr>
<tr class="separator:gae6c0e0afc18204f9736a40e28acc347d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe207571a5d2689405ae1beddb3e8b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe207571a5d2689405ae1beddb3e8b01">_UART4_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafe207571a5d2689405ae1beddb3e8b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafe207571a5d2689405ae1beddb3e8b01">More...</a><br /></td></tr>
<tr class="separator:gafe207571a5d2689405ae1beddb3e8b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df4a9720de9d224bb2fc79eb6767743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3df4a9720de9d224bb2fc79eb6767743">_UART4_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3df4a9720de9d224bb2fc79eb6767743"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3df4a9720de9d224bb2fc79eb6767743">More...</a><br /></td></tr>
<tr class="separator:ga3df4a9720de9d224bb2fc79eb6767743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6b2212cd616d9e91f87d805d0d8c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaff6b2212cd616d9e91f87d805d0d8c3e">_UART4_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaff6b2212cd616d9e91f87d805d0d8c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaff6b2212cd616d9e91f87d805d0d8c3e">More...</a><br /></td></tr>
<tr class="separator:gaff6b2212cd616d9e91f87d805d0d8c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3b8778b5315f90a57d40f8dee8a814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a3b8778b5315f90a57d40f8dee8a814">_UART4_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0a3b8778b5315f90a57d40f8dee8a814"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 4 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a3b8778b5315f90a57d40f8dee8a814">More...</a><br /></td></tr>
<tr class="separator:ga0a3b8778b5315f90a57d40f8dee8a814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebba87959a293ec1637fd13edbcf9f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaebba87959a293ec1637fd13edbcf9f15">_UART4_CR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaebba87959a293ec1637fd13edbcf9f15"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 5 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaebba87959a293ec1637fd13edbcf9f15">More...</a><br /></td></tr>
<tr class="separator:gaebba87959a293ec1637fd13edbcf9f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50ed23ab5671d654ee4bbd70a122b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf50ed23ab5671d654ee4bbd70a122b7c">_UART4_CR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf50ed23ab5671d654ee4bbd70a122b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Control register 6 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf50ed23ab5671d654ee4bbd70a122b7c">More...</a><br /></td></tr>
<tr class="separator:gaf50ed23ab5671d654ee4bbd70a122b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86ebdf6d6b44064042f6881c0465708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae86ebdf6d6b44064042f6881c0465708">_UART4_GTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae86ebdf6d6b44064042f6881c0465708"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 guard time register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae86ebdf6d6b44064042f6881c0465708">More...</a><br /></td></tr>
<tr class="separator:gae86ebdf6d6b44064042f6881c0465708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961f135531abb42dbc5d8c884235133c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga961f135531abb42dbc5d8c884235133c">_UART4_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga961f135531abb42dbc5d8c884235133c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga961f135531abb42dbc5d8c884235133c">More...</a><br /></td></tr>
<tr class="separator:ga961f135531abb42dbc5d8c884235133c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c3757e23488cc13b59572d64b80583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61c3757e23488cc13b59572d64b80583">_UART4_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga61c3757e23488cc13b59572d64b80583"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Parity error [0] (in _UART4_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga61c3757e23488cc13b59572d64b80583">More...</a><br /></td></tr>
<tr class="separator:ga61c3757e23488cc13b59572d64b80583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3342f3aed51267c568665dd22e43c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gade3342f3aed51267c568665dd22e43c2">_UART4_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gade3342f3aed51267c568665dd22e43c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Framing error [0] (in _UART4_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gade3342f3aed51267c568665dd22e43c2">More...</a><br /></td></tr>
<tr class="separator:gade3342f3aed51267c568665dd22e43c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9353d4420d56215d1d177ea58e993665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9353d4420d56215d1d177ea58e993665">_UART4_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9353d4420d56215d1d177ea58e993665"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Noise flag [0] (in _UART4_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9353d4420d56215d1d177ea58e993665">More...</a><br /></td></tr>
<tr class="separator:ga9353d4420d56215d1d177ea58e993665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ab264ff7561e20fe20cb09afaaa4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga00ab264ff7561e20fe20cb09afaaa4c8">_UART4_OR_LHE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga00ab264ff7561e20fe20cb09afaaa4c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Header Error (LIN slave mode) / Overrun error [0] (in _UART4_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga00ab264ff7561e20fe20cb09afaaa4c8">More...</a><br /></td></tr>
<tr class="separator:ga00ab264ff7561e20fe20cb09afaaa4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84c909935c5f0f0e3e524570d116d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa84c909935c5f0f0e3e524570d116d77">_UART4_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa84c909935c5f0f0e3e524570d116d77"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 IDLE line detected [0] (in _UART4_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa84c909935c5f0f0e3e524570d116d77">More...</a><br /></td></tr>
<tr class="separator:gaa84c909935c5f0f0e3e524570d116d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf494547255e22fd334a40b98abb4d4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf494547255e22fd334a40b98abb4d4c9">_UART4_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf494547255e22fd334a40b98abb4d4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Read data register not empty [0] (in _UART4_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf494547255e22fd334a40b98abb4d4c9">More...</a><br /></td></tr>
<tr class="separator:gaf494547255e22fd334a40b98abb4d4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0484e78fc63e73ed0183d3d58a1624c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0484e78fc63e73ed0183d3d58a1624c">_UART4_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf0484e78fc63e73ed0183d3d58a1624c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Transmission complete [0] (in _UART4_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0484e78fc63e73ed0183d3d58a1624c">More...</a><br /></td></tr>
<tr class="separator:gaf0484e78fc63e73ed0183d3d58a1624c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db90322967907c7103bf9cfa9255a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5db90322967907c7103bf9cfa9255a1e">_UART4_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5db90322967907c7103bf9cfa9255a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Transmit data register empty [0] (in _UART4_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5db90322967907c7103bf9cfa9255a1e">More...</a><br /></td></tr>
<tr class="separator:ga5db90322967907c7103bf9cfa9255a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759bb75358da439a6c5c70253ad41c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga759bb75358da439a6c5c70253ad41c6e">_UART4_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga759bb75358da439a6c5c70253ad41c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Parity interrupt enable [0] (in _UART4_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga759bb75358da439a6c5c70253ad41c6e">More...</a><br /></td></tr>
<tr class="separator:ga759bb75358da439a6c5c70253ad41c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e5e477d488137a0a34eeb6849d1fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07e5e477d488137a0a34eeb6849d1fb7">_UART4_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga07e5e477d488137a0a34eeb6849d1fb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Parity selection [0] (in _UART4_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07e5e477d488137a0a34eeb6849d1fb7">More...</a><br /></td></tr>
<tr class="separator:ga07e5e477d488137a0a34eeb6849d1fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22b559332fa2c34ec9595b828899c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac22b559332fa2c34ec9595b828899c24">_UART4_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac22b559332fa2c34ec9595b828899c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Parity control enable [0] (in _UART4_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac22b559332fa2c34ec9595b828899c24">More...</a><br /></td></tr>
<tr class="separator:gac22b559332fa2c34ec9595b828899c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5bf23afa78859b46aeaeb20409adb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac5bf23afa78859b46aeaeb20409adb6a">_UART4_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac5bf23afa78859b46aeaeb20409adb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Wakeup method [0] (in _UART4_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac5bf23afa78859b46aeaeb20409adb6a">More...</a><br /></td></tr>
<tr class="separator:gac5bf23afa78859b46aeaeb20409adb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97081083098129307e1dbab425ab594e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97081083098129307e1dbab425ab594e">_UART4_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga97081083098129307e1dbab425ab594e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 word length [0] (in _UART4_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97081083098129307e1dbab425ab594e">More...</a><br /></td></tr>
<tr class="separator:ga97081083098129307e1dbab425ab594e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90bebc2cd44abf9810733551cd524db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90bebc2cd44abf9810733551cd524db3">_UART4_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga90bebc2cd44abf9810733551cd524db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Disable (for low power consumption) [0] (in _UART4_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga90bebc2cd44abf9810733551cd524db3">More...</a><br /></td></tr>
<tr class="separator:ga90bebc2cd44abf9810733551cd524db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898a0887d7f6e5fe4155428f50697088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga898a0887d7f6e5fe4155428f50697088">_UART4_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga898a0887d7f6e5fe4155428f50697088"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Transmit Data bit 8 (in 9-bit mode) [0] (in _UART4_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga898a0887d7f6e5fe4155428f50697088">More...</a><br /></td></tr>
<tr class="separator:ga898a0887d7f6e5fe4155428f50697088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f9f88a04f0fd99e0dd17fc7dcd2834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga51f9f88a04f0fd99e0dd17fc7dcd2834">_UART4_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga51f9f88a04f0fd99e0dd17fc7dcd2834"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Receive Data bit 8 (in 9-bit mode) [0] (in _UART4_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga51f9f88a04f0fd99e0dd17fc7dcd2834">More...</a><br /></td></tr>
<tr class="separator:ga51f9f88a04f0fd99e0dd17fc7dcd2834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb9f7fe7d00d87333b846a60fc4b8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaabb9f7fe7d00d87333b846a60fc4b8e2">_UART4_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaabb9f7fe7d00d87333b846a60fc4b8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Send break [0] (in _UART4_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaabb9f7fe7d00d87333b846a60fc4b8e2">More...</a><br /></td></tr>
<tr class="separator:gaabb9f7fe7d00d87333b846a60fc4b8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c3f0d84dd14ed84512fd4d10664c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga89c3f0d84dd14ed84512fd4d10664c8c">_UART4_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga89c3f0d84dd14ed84512fd4d10664c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Receiver wakeup [0] (in _UART4_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga89c3f0d84dd14ed84512fd4d10664c8c">More...</a><br /></td></tr>
<tr class="separator:ga89c3f0d84dd14ed84512fd4d10664c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a9e09dbe7c7689f283ae0a7307eb67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59a9e09dbe7c7689f283ae0a7307eb67">_UART4_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga59a9e09dbe7c7689f283ae0a7307eb67"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Receiver enable [0] (in _UART4_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59a9e09dbe7c7689f283ae0a7307eb67">More...</a><br /></td></tr>
<tr class="separator:ga59a9e09dbe7c7689f283ae0a7307eb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1aaf9d544ba712555c867a85c494252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1aaf9d544ba712555c867a85c494252">_UART4_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae1aaf9d544ba712555c867a85c494252"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Transmitter enable [0] (in _UART4_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae1aaf9d544ba712555c867a85c494252">More...</a><br /></td></tr>
<tr class="separator:gae1aaf9d544ba712555c867a85c494252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddff7d546fcec8755c0ea205e025b781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaddff7d546fcec8755c0ea205e025b781">_UART4_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaddff7d546fcec8755c0ea205e025b781"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 IDLE Line interrupt enable [0] (in _UART4_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaddff7d546fcec8755c0ea205e025b781">More...</a><br /></td></tr>
<tr class="separator:gaddff7d546fcec8755c0ea205e025b781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab9343aed39e1904121ba1e8b9bf7041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab9343aed39e1904121ba1e8b9bf7041">_UART4_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaab9343aed39e1904121ba1e8b9bf7041"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Receiver interrupt enable [0] (in _UART4_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaab9343aed39e1904121ba1e8b9bf7041">More...</a><br /></td></tr>
<tr class="separator:gaab9343aed39e1904121ba1e8b9bf7041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980d410eae210c8dce737267dd759e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa980d410eae210c8dce737267dd759e7">_UART4_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa980d410eae210c8dce737267dd759e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Transmission complete interrupt enable [0] (in _UART4_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa980d410eae210c8dce737267dd759e7">More...</a><br /></td></tr>
<tr class="separator:gaa980d410eae210c8dce737267dd759e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8fbcefbd0866ae564e3cfd51692daa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabc8fbcefbd0866ae564e3cfd51692daa">_UART4_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabc8fbcefbd0866ae564e3cfd51692daa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Transmitter interrupt enable [0] (in _UART4_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabc8fbcefbd0866ae564e3cfd51692daa">More...</a><br /></td></tr>
<tr class="separator:gabc8fbcefbd0866ae564e3cfd51692daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa141ce18019a873bce727a67234ac8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa141ce18019a873bce727a67234ac8a">_UART4_LBCL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaa141ce18019a873bce727a67234ac8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Last bit clock pulse [0] (in _UART4_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa141ce18019a873bce727a67234ac8a">More...</a><br /></td></tr>
<tr class="separator:gaaa141ce18019a873bce727a67234ac8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796b211fc85776ca97c99d43e17be4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga796b211fc85776ca97c99d43e17be4c9">_UART4_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga796b211fc85776ca97c99d43e17be4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Clock phase [0] (in _UART4_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga796b211fc85776ca97c99d43e17be4c9">More...</a><br /></td></tr>
<tr class="separator:ga796b211fc85776ca97c99d43e17be4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd3522562c8912df02bcfb5e497196a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6cd3522562c8912df02bcfb5e497196a">_UART4_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6cd3522562c8912df02bcfb5e497196a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Clock polarity [0] (in _UART4_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6cd3522562c8912df02bcfb5e497196a">More...</a><br /></td></tr>
<tr class="separator:ga6cd3522562c8912df02bcfb5e497196a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a78cebd81db36c4a52f966e4a65b0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a78cebd81db36c4a52f966e4a65b0ff">_UART4_CKEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0a78cebd81db36c4a52f966e4a65b0ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Clock enable [0] (in _UART4_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a78cebd81db36c4a52f966e4a65b0ff">More...</a><br /></td></tr>
<tr class="separator:ga0a78cebd81db36c4a52f966e4a65b0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e98869605e23a24e81f9336d9dd92b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e98869605e23a24e81f9336d9dd92b4">_UART4_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8e98869605e23a24e81f9336d9dd92b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 STOP bits [1:0] (in _UART4_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e98869605e23a24e81f9336d9dd92b4">More...</a><br /></td></tr>
<tr class="separator:ga8e98869605e23a24e81f9336d9dd92b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ca29dff15376fa88ec5a5421758c99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga86ca29dff15376fa88ec5a5421758c99">_UART4_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga86ca29dff15376fa88ec5a5421758c99"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 STOP bits [0] (in _UART4_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga86ca29dff15376fa88ec5a5421758c99">More...</a><br /></td></tr>
<tr class="separator:ga86ca29dff15376fa88ec5a5421758c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad541879099f5c3e720087a8161c0749f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad541879099f5c3e720087a8161c0749f">_UART4_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad541879099f5c3e720087a8161c0749f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 STOP bits [1] (in _UART4_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad541879099f5c3e720087a8161c0749f">More...</a><br /></td></tr>
<tr class="separator:gad541879099f5c3e720087a8161c0749f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9acfedd2f80139f629f8e8cece3afcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9acfedd2f80139f629f8e8cece3afcb">_UART4_LINEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf9acfedd2f80139f629f8e8cece3afcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN mode enable [0] (in _UART4_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9acfedd2f80139f629f8e8cece3afcb">More...</a><br /></td></tr>
<tr class="separator:gaf9acfedd2f80139f629f8e8cece3afcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747693bf8c05ae97ebf5c8b3006a3b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga747693bf8c05ae97ebf5c8b3006a3b82">_UART4_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga747693bf8c05ae97ebf5c8b3006a3b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Address of the UART node [3:0] (in _UART4_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga747693bf8c05ae97ebf5c8b3006a3b82">More...</a><br /></td></tr>
<tr class="separator:ga747693bf8c05ae97ebf5c8b3006a3b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e884dbf3862144e6d40bc7b654f7baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e884dbf3862144e6d40bc7b654f7baa">_UART4_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6e884dbf3862144e6d40bc7b654f7baa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Address of the UART node [0] (in _UART4_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e884dbf3862144e6d40bc7b654f7baa">More...</a><br /></td></tr>
<tr class="separator:ga6e884dbf3862144e6d40bc7b654f7baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedaa3fb7f06bbdf2ff17709ff2134b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadedaa3fb7f06bbdf2ff17709ff2134b1">_UART4_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadedaa3fb7f06bbdf2ff17709ff2134b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Address of the UART node [1] (in _UART4_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadedaa3fb7f06bbdf2ff17709ff2134b1">More...</a><br /></td></tr>
<tr class="separator:gadedaa3fb7f06bbdf2ff17709ff2134b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5fc54c2149c62d5bd1941fd9e166c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5fc54c2149c62d5bd1941fd9e166c94">_UART4_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae5fc54c2149c62d5bd1941fd9e166c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Address of the UART node [2] (in _UART4_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae5fc54c2149c62d5bd1941fd9e166c94">More...</a><br /></td></tr>
<tr class="separator:gae5fc54c2149c62d5bd1941fd9e166c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e9481c6ab7437d4107b45f464e3f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga98e9481c6ab7437d4107b45f464e3f73">_UART4_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga98e9481c6ab7437d4107b45f464e3f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Address of the UART node [3] (in _UART4_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga98e9481c6ab7437d4107b45f464e3f73">More...</a><br /></td></tr>
<tr class="separator:ga98e9481c6ab7437d4107b45f464e3f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595df918d5c8068dbc11022a530d2721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga595df918d5c8068dbc11022a530d2721">_UART4_LBDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga595df918d5c8068dbc11022a530d2721"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Break Detection Flag [0] (in _UART4_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga595df918d5c8068dbc11022a530d2721">More...</a><br /></td></tr>
<tr class="separator:ga595df918d5c8068dbc11022a530d2721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29522f33a0d9d1e8df486e86b82ac329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga29522f33a0d9d1e8df486e86b82ac329">_UART4_LBDL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga29522f33a0d9d1e8df486e86b82ac329"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Break Detection Length [0] (in _UART4_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga29522f33a0d9d1e8df486e86b82ac329">More...</a><br /></td></tr>
<tr class="separator:ga29522f33a0d9d1e8df486e86b82ac329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f65b6ff56c5449c4cd4c7a0b0f417b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0f65b6ff56c5449c4cd4c7a0b0f417b">_UART4_LBDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab0f65b6ff56c5449c4cd4c7a0b0f417b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Break Detection Interrupt Enable [0] (in _UART4_CR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab0f65b6ff56c5449c4cd4c7a0b0f417b">More...</a><br /></td></tr>
<tr class="separator:gab0f65b6ff56c5449c4cd4c7a0b0f417b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614acc127b24956bb6e3d7ba60673605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga614acc127b24956bb6e3d7ba60673605">_UART4_IREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga614acc127b24956bb6e3d7ba60673605"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 IrDA mode Enable [0] (in _UART4_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga614acc127b24956bb6e3d7ba60673605">More...</a><br /></td></tr>
<tr class="separator:ga614acc127b24956bb6e3d7ba60673605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab964089c07f7a50bcf65b360f789f82a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab964089c07f7a50bcf65b360f789f82a">_UART4_IRLP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab964089c07f7a50bcf65b360f789f82a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 IrDA Low Power [0] (in _UART4_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab964089c07f7a50bcf65b360f789f82a">More...</a><br /></td></tr>
<tr class="separator:gab964089c07f7a50bcf65b360f789f82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922c477bcf6768bc5da9d3e8dd215ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga922c477bcf6768bc5da9d3e8dd215ba0">_UART4_HDSEL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga922c477bcf6768bc5da9d3e8dd215ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Half-Duplex Selection [0] (in _UART4_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga922c477bcf6768bc5da9d3e8dd215ba0">More...</a><br /></td></tr>
<tr class="separator:ga922c477bcf6768bc5da9d3e8dd215ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85ad08e402f783d1bf66420aeed2b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae85ad08e402f783d1bf66420aeed2b50">_UART4_NACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae85ad08e402f783d1bf66420aeed2b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Smartcard NACK enable [0] (in _UART4_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae85ad08e402f783d1bf66420aeed2b50">More...</a><br /></td></tr>
<tr class="separator:gae85ad08e402f783d1bf66420aeed2b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721f5b8bcb7962387e8cad713b0a3bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga721f5b8bcb7962387e8cad713b0a3bbb">_UART4_SCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga721f5b8bcb7962387e8cad713b0a3bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 Smartcard mode enable [0] (in _UART4_CR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga721f5b8bcb7962387e8cad713b0a3bbb">More...</a><br /></td></tr>
<tr class="separator:ga721f5b8bcb7962387e8cad713b0a3bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b558d5ac585779b7eb027122d8153cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b558d5ac585779b7eb027122d8153cd">_UART4_LSF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3b558d5ac585779b7eb027122d8153cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Sync Field [0] (in _UART4_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b558d5ac585779b7eb027122d8153cd">More...</a><br /></td></tr>
<tr class="separator:ga3b558d5ac585779b7eb027122d8153cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87aa2559ba9c0f659aca49b373814659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga87aa2559ba9c0f659aca49b373814659">_UART4_LHDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga87aa2559ba9c0f659aca49b373814659"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Header Detection Flag [0] (in _UART4_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga87aa2559ba9c0f659aca49b373814659">More...</a><br /></td></tr>
<tr class="separator:ga87aa2559ba9c0f659aca49b373814659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabcd06facb8cb59fb2f245371defe06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaabcd06facb8cb59fb2f245371defe06">_UART4_LHDIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaaabcd06facb8cb59fb2f245371defe06"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Header Detection Interrupt Enable [0] (in _UART4_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaabcd06facb8cb59fb2f245371defe06">More...</a><br /></td></tr>
<tr class="separator:gaaabcd06facb8cb59fb2f245371defe06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c464c2fda3ab8303654b68a65acc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18c464c2fda3ab8303654b68a65acc5f">_UART4_LASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga18c464c2fda3ab8303654b68a65acc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN automatic resynchronisation enable [0] (in _UART4_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga18c464c2fda3ab8303654b68a65acc5f">More...</a><br /></td></tr>
<tr class="separator:ga18c464c2fda3ab8303654b68a65acc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a745102aec8e44f537866bc26eac2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4a745102aec8e44f537866bc26eac2e">_UART4_LSLV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf4a745102aec8e44f537866bc26eac2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Slave Enable [0] (in _UART4_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4a745102aec8e44f537866bc26eac2e">More...</a><br /></td></tr>
<tr class="separator:gaf4a745102aec8e44f537866bc26eac2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ac54411deab4bd1534adcc40809f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33ac54411deab4bd1534adcc40809f70">_UART4_LDUM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga33ac54411deab4bd1534adcc40809f70"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 LIN Divider Update Method [0] (in _UART4_CR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga33ac54411deab4bd1534adcc40809f70">More...</a><br /></td></tr>
<tr class="separator:ga33ac54411deab4bd1534adcc40809f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0cd8ae5ebbc48ee199d873d7289e107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa0cd8ae5ebbc48ee199d873d7289e107">_TIM1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m1__t.html">TIM1_t</a>,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa0cd8ae5ebbc48ee199d873d7289e107"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa0cd8ae5ebbc48ee199d873d7289e107">More...</a><br /></td></tr>
<tr class="separator:gaa0cd8ae5ebbc48ee199d873d7289e107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac554bd6487e108108ffc0bfc67b7046e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac554bd6487e108108ffc0bfc67b7046e">_TIM1_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gac554bd6487e108108ffc0bfc67b7046e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac554bd6487e108108ffc0bfc67b7046e">More...</a><br /></td></tr>
<tr class="separator:gac554bd6487e108108ffc0bfc67b7046e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d6c74e2308763b4ac86bdfe99a5f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61d6c74e2308763b4ac86bdfe99a5f82">_TIM1_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga61d6c74e2308763b4ac86bdfe99a5f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga61d6c74e2308763b4ac86bdfe99a5f82">More...</a><br /></td></tr>
<tr class="separator:ga61d6c74e2308763b4ac86bdfe99a5f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383b171edbcb530e8c8ed32634829750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga383b171edbcb530e8c8ed32634829750">_TIM1_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga383b171edbcb530e8c8ed32634829750"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Slave mode control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga383b171edbcb530e8c8ed32634829750">More...</a><br /></td></tr>
<tr class="separator:ga383b171edbcb530e8c8ed32634829750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cedb08f21eb3a4dbc7983530f70565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9cedb08f21eb3a4dbc7983530f70565">_TIM1_ETR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaa9cedb08f21eb3a4dbc7983530f70565"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9cedb08f21eb3a4dbc7983530f70565">More...</a><br /></td></tr>
<tr class="separator:gaa9cedb08f21eb3a4dbc7983530f70565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91130f7e9e353dcbf6d5028556289475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga91130f7e9e353dcbf6d5028556289475">_TIM1_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga91130f7e9e353dcbf6d5028556289475"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga91130f7e9e353dcbf6d5028556289475">More...</a><br /></td></tr>
<tr class="separator:ga91130f7e9e353dcbf6d5028556289475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707f0caf9c98da918ee94b5f2a02ece3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga707f0caf9c98da918ee94b5f2a02ece3">_TIM1_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga707f0caf9c98da918ee94b5f2a02ece3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 status register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga707f0caf9c98da918ee94b5f2a02ece3">More...</a><br /></td></tr>
<tr class="separator:ga707f0caf9c98da918ee94b5f2a02ece3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d825ff506258364890808d2a859f190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d825ff506258364890808d2a859f190">_TIM1_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga7d825ff506258364890808d2a859f190"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 status register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d825ff506258364890808d2a859f190">More...</a><br /></td></tr>
<tr class="separator:ga7d825ff506258364890808d2a859f190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d76751f8179897c343de3ad27a53ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d76751f8179897c343de3ad27a53ef4">_TIM1_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga6d76751f8179897c343de3ad27a53ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Event generation register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d76751f8179897c343de3ad27a53ef4">More...</a><br /></td></tr>
<tr class="separator:ga6d76751f8179897c343de3ad27a53ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31a20bdc69d0ff96dcae3d9f48d2ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad31a20bdc69d0ff96dcae3d9f48d2ae1">_TIM1_CCMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gad31a20bdc69d0ff96dcae3d9f48d2ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad31a20bdc69d0ff96dcae3d9f48d2ae1">More...</a><br /></td></tr>
<tr class="separator:gad31a20bdc69d0ff96dcae3d9f48d2ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a92f45079e3ccae10481f81a55d11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga24a92f45079e3ccae10481f81a55d11c">_TIM1_CCMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga24a92f45079e3ccae10481f81a55d11c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga24a92f45079e3ccae10481f81a55d11c">More...</a><br /></td></tr>
<tr class="separator:ga24a92f45079e3ccae10481f81a55d11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441d3482a00b13daea972245ae9e4279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga441d3482a00b13daea972245ae9e4279">_TIM1_CCMR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga441d3482a00b13daea972245ae9e4279"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga441d3482a00b13daea972245ae9e4279">More...</a><br /></td></tr>
<tr class="separator:ga441d3482a00b13daea972245ae9e4279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb20b6fd829e2743c4db4cd2efcaae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcb20b6fd829e2743c4db4cd2efcaae5">_TIM1_CCMR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gabcb20b6fd829e2743c4db4cd2efcaae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabcb20b6fd829e2743c4db4cd2efcaae5">More...</a><br /></td></tr>
<tr class="separator:gabcb20b6fd829e2743c4db4cd2efcaae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b16dce5059e8f90f25dad2c43d0efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga16b16dce5059e8f90f25dad2c43d0efe">_TIM1_CCER1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga16b16dce5059e8f90f25dad2c43d0efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare enable register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga16b16dce5059e8f90f25dad2c43d0efe">More...</a><br /></td></tr>
<tr class="separator:ga16b16dce5059e8f90f25dad2c43d0efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f671d6c99d0b4b9fe93443f69919c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga65f671d6c99d0b4b9fe93443f69919c5">_TIM1_CCER2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga65f671d6c99d0b4b9fe93443f69919c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare enable register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga65f671d6c99d0b4b9fe93443f69919c5">More...</a><br /></td></tr>
<tr class="separator:ga65f671d6c99d0b4b9fe93443f69919c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a5503eb3cf149ac08f7b5522510218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85a5503eb3cf149ac08f7b5522510218">_TIM1_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga85a5503eb3cf149ac08f7b5522510218"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 counter register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85a5503eb3cf149ac08f7b5522510218">More...</a><br /></td></tr>
<tr class="separator:ga85a5503eb3cf149ac08f7b5522510218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ded8f973988b7fc0b29d0ae9db8a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga27ded8f973988b7fc0b29d0ae9db8a19">_TIM1_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga27ded8f973988b7fc0b29d0ae9db8a19"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 counter register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga27ded8f973988b7fc0b29d0ae9db8a19">More...</a><br /></td></tr>
<tr class="separator:ga27ded8f973988b7fc0b29d0ae9db8a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac549960a180b26cf252376b3ff1cc772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac549960a180b26cf252376b3ff1cc772">_TIM1_PSCRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:gac549960a180b26cf252376b3ff1cc772"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 clock prescaler register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac549960a180b26cf252376b3ff1cc772">More...</a><br /></td></tr>
<tr class="separator:gac549960a180b26cf252376b3ff1cc772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c5536ea23fdd5fe24df517e803d16c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c5536ea23fdd5fe24df517e803d16c1">_TIM1_PSCRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:ga6c5536ea23fdd5fe24df517e803d16c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 clock prescaler register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c5536ea23fdd5fe24df517e803d16c1">More...</a><br /></td></tr>
<tr class="separator:ga6c5536ea23fdd5fe24df517e803d16c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa6b5e37bec62e6b5d195e3b595fb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1fa6b5e37bec62e6b5d195e3b595fb15">_TIM1_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga1fa6b5e37bec62e6b5d195e3b595fb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 auto-reload register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1fa6b5e37bec62e6b5d195e3b595fb15">More...</a><br /></td></tr>
<tr class="separator:ga1fa6b5e37bec62e6b5d195e3b595fb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786b73318408573af0a06dcb09b063d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga786b73318408573af0a06dcb09b063d0">_TIM1_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga786b73318408573af0a06dcb09b063d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 auto-reload register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga786b73318408573af0a06dcb09b063d0">More...</a><br /></td></tr>
<tr class="separator:ga786b73318408573af0a06dcb09b063d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5487ad3e706fd850aab2b422403dbf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5487ad3e706fd850aab2b422403dbf69">_TIM1_RCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:ga5487ad3e706fd850aab2b422403dbf69"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Repetition counter.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5487ad3e706fd850aab2b422403dbf69">More...</a><br /></td></tr>
<tr class="separator:ga5487ad3e706fd850aab2b422403dbf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc727eec392dc98e6238a78e029e6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cc727eec392dc98e6238a78e029e6e0">_TIM1_CCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:ga9cc727eec392dc98e6238a78e029e6e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 1 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cc727eec392dc98e6238a78e029e6e0">More...</a><br /></td></tr>
<tr class="separator:ga9cc727eec392dc98e6238a78e029e6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8078d41bbdcfb0bd9179233ac55a51b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8078d41bbdcfb0bd9179233ac55a51b2">_TIM1_CCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x16)</td></tr>
<tr class="memdesc:ga8078d41bbdcfb0bd9179233ac55a51b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 1 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8078d41bbdcfb0bd9179233ac55a51b2">More...</a><br /></td></tr>
<tr class="separator:ga8078d41bbdcfb0bd9179233ac55a51b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ee2ff62545e4bf7c40084dce8111e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ee2ff62545e4bf7c40084dce8111e9">_TIM1_CCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x17)</td></tr>
<tr class="memdesc:ga32ee2ff62545e4bf7c40084dce8111e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 2 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga32ee2ff62545e4bf7c40084dce8111e9">More...</a><br /></td></tr>
<tr class="separator:ga32ee2ff62545e4bf7c40084dce8111e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be8aa0e7bee6274f8668c69af46156a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6be8aa0e7bee6274f8668c69af46156a">_TIM1_CCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x18)</td></tr>
<tr class="memdesc:ga6be8aa0e7bee6274f8668c69af46156a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 2 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6be8aa0e7bee6274f8668c69af46156a">More...</a><br /></td></tr>
<tr class="separator:ga6be8aa0e7bee6274f8668c69af46156a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa119f0e9170fd9d84ed37aaee9e7dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacfa119f0e9170fd9d84ed37aaee9e7dc">_TIM1_CCR3H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x19)</td></tr>
<tr class="memdesc:gacfa119f0e9170fd9d84ed37aaee9e7dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 3 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacfa119f0e9170fd9d84ed37aaee9e7dc">More...</a><br /></td></tr>
<tr class="separator:gacfa119f0e9170fd9d84ed37aaee9e7dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50628b2451242e837e8918930b2d2bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga50628b2451242e837e8918930b2d2bb4">_TIM1_CCR3L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x1A)</td></tr>
<tr class="memdesc:ga50628b2451242e837e8918930b2d2bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 3 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga50628b2451242e837e8918930b2d2bb4">More...</a><br /></td></tr>
<tr class="separator:ga50628b2451242e837e8918930b2d2bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa749c431c64264b472240f31d0c6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafaa749c431c64264b472240f31d0c6cc">_TIM1_CCR4H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x1B)</td></tr>
<tr class="memdesc:gafaa749c431c64264b472240f31d0c6cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 4 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafaa749c431c64264b472240f31d0c6cc">More...</a><br /></td></tr>
<tr class="separator:gafaa749c431c64264b472240f31d0c6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b74a0cdefe09dd8c694b0772c3aaac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga63b74a0cdefe09dd8c694b0772c3aaac">_TIM1_CCR4L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x1C)</td></tr>
<tr class="memdesc:ga63b74a0cdefe09dd8c694b0772c3aaac"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 4 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga63b74a0cdefe09dd8c694b0772c3aaac">More...</a><br /></td></tr>
<tr class="separator:ga63b74a0cdefe09dd8c694b0772c3aaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2480b910be238af60970237a69e720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf2480b910be238af60970237a69e720">_TIM1_BKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x1D)</td></tr>
<tr class="memdesc:gaaf2480b910be238af60970237a69e720"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf2480b910be238af60970237a69e720">More...</a><br /></td></tr>
<tr class="separator:gaaf2480b910be238af60970237a69e720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2562cef410cc9d25066164eb3cc400d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2562cef410cc9d25066164eb3cc400d4">_TIM1_DTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x1E)</td></tr>
<tr class="memdesc:ga2562cef410cc9d25066164eb3cc400d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Dead-time register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2562cef410cc9d25066164eb3cc400d4">More...</a><br /></td></tr>
<tr class="separator:ga2562cef410cc9d25066164eb3cc400d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2b70ab3eecdb803029af4c17f125d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacb2b70ab3eecdb803029af4c17f125d0">_TIM1_OISR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9150d1a66179d44a3daa8b72c5671c12">TIM1_AddressBase</a>+0x1F)</td></tr>
<tr class="memdesc:gacb2b70ab3eecdb803029af4c17f125d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacb2b70ab3eecdb803029af4c17f125d0">More...</a><br /></td></tr>
<tr class="separator:gacb2b70ab3eecdb803029af4c17f125d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b448f815f76eb85764c8971dfdd9172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b448f815f76eb85764c8971dfdd9172">_TIM1_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7b448f815f76eb85764c8971dfdd9172"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b448f815f76eb85764c8971dfdd9172">More...</a><br /></td></tr>
<tr class="separator:ga7b448f815f76eb85764c8971dfdd9172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace04d9dcfe22249180c408ad671de1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaace04d9dcfe22249180c408ad671de1a">_TIM1_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaace04d9dcfe22249180c408ad671de1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaace04d9dcfe22249180c408ad671de1a">More...</a><br /></td></tr>
<tr class="separator:gaace04d9dcfe22249180c408ad671de1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5664744f5f124a18ae31255d1e354ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac5664744f5f124a18ae31255d1e354ad">_TIM1_SMCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac5664744f5f124a18ae31255d1e354ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Slave mode control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac5664744f5f124a18ae31255d1e354ad">More...</a><br /></td></tr>
<tr class="separator:gac5664744f5f124a18ae31255d1e354ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4a6e68756831f8f13368ea2c3fc80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef4a6e68756831f8f13368ea2c3fc80a">_TIM1_ETR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaef4a6e68756831f8f13368ea2c3fc80a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaef4a6e68756831f8f13368ea2c3fc80a">More...</a><br /></td></tr>
<tr class="separator:gaef4a6e68756831f8f13368ea2c3fc80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e83671a290024bb5cb4742ab6362640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e83671a290024bb5cb4742ab6362640">_TIM1_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8e83671a290024bb5cb4742ab6362640"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e83671a290024bb5cb4742ab6362640">More...</a><br /></td></tr>
<tr class="separator:ga8e83671a290024bb5cb4742ab6362640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1c0f55514d9297670d6dd839facb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa1c0f55514d9297670d6dd839facb79">_TIM1_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaa1c0f55514d9297670d6dd839facb79"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 status register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa1c0f55514d9297670d6dd839facb79">More...</a><br /></td></tr>
<tr class="separator:gaaa1c0f55514d9297670d6dd839facb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25b4dac455dfb82686f310f41a3b93b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa25b4dac455dfb82686f310f41a3b93b">_TIM1_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa25b4dac455dfb82686f310f41a3b93b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 status register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa25b4dac455dfb82686f310f41a3b93b">More...</a><br /></td></tr>
<tr class="separator:gaa25b4dac455dfb82686f310f41a3b93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa517727c37193df4d0db8a3a2f930da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafa517727c37193df4d0db8a3a2f930da">_TIM1_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafa517727c37193df4d0db8a3a2f930da"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Event generation register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafa517727c37193df4d0db8a3a2f930da">More...</a><br /></td></tr>
<tr class="separator:gafa517727c37193df4d0db8a3a2f930da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5019ce2bd8b6e5ecfa1c6b75e4b49e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5019ce2bd8b6e5ecfa1c6b75e4b49e21">_TIM1_CCMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5019ce2bd8b6e5ecfa1c6b75e4b49e21"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5019ce2bd8b6e5ecfa1c6b75e4b49e21">More...</a><br /></td></tr>
<tr class="separator:ga5019ce2bd8b6e5ecfa1c6b75e4b49e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade54ffae5a130fdb81c6b32016f49e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gade54ffae5a130fdb81c6b32016f49e21">_TIM1_CCMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gade54ffae5a130fdb81c6b32016f49e21"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gade54ffae5a130fdb81c6b32016f49e21">More...</a><br /></td></tr>
<tr class="separator:gade54ffae5a130fdb81c6b32016f49e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa966949cfc7e761a6b6f4797a02aada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafa966949cfc7e761a6b6f4797a02aada">_TIM1_CCMR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafa966949cfc7e761a6b6f4797a02aada"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafa966949cfc7e761a6b6f4797a02aada">More...</a><br /></td></tr>
<tr class="separator:gafa966949cfc7e761a6b6f4797a02aada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769d231ed4530f95de39f999b5c32eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga769d231ed4530f95de39f999b5c32eb0">_TIM1_CCMR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga769d231ed4530f95de39f999b5c32eb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare mode register 4 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga769d231ed4530f95de39f999b5c32eb0">More...</a><br /></td></tr>
<tr class="separator:ga769d231ed4530f95de39f999b5c32eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d997326333676934c3b5120427b8645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d997326333676934c3b5120427b8645">_TIM1_CCER1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9d997326333676934c3b5120427b8645"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare enable register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d997326333676934c3b5120427b8645">More...</a><br /></td></tr>
<tr class="separator:ga9d997326333676934c3b5120427b8645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f80bdb3afb5442667bf8ce403941c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga79f80bdb3afb5442667bf8ce403941c2">_TIM1_CCER2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga79f80bdb3afb5442667bf8ce403941c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare enable register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga79f80bdb3afb5442667bf8ce403941c2">More...</a><br /></td></tr>
<tr class="separator:ga79f80bdb3afb5442667bf8ce403941c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1efc8e4d75070417c0d392cc291b6d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1efc8e4d75070417c0d392cc291b6d2e">_TIM1_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1efc8e4d75070417c0d392cc291b6d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 counter register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1efc8e4d75070417c0d392cc291b6d2e">More...</a><br /></td></tr>
<tr class="separator:ga1efc8e4d75070417c0d392cc291b6d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bac4c25658e7aff5183fdef4cfa7864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bac4c25658e7aff5183fdef4cfa7864">_TIM1_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2bac4c25658e7aff5183fdef4cfa7864"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 counter register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bac4c25658e7aff5183fdef4cfa7864">More...</a><br /></td></tr>
<tr class="separator:ga2bac4c25658e7aff5183fdef4cfa7864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb89fbd6e39ef8964795b6318d8bbc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaceb89fbd6e39ef8964795b6318d8bbc6">_TIM1_PSCRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaceb89fbd6e39ef8964795b6318d8bbc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 clock prescaler register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaceb89fbd6e39ef8964795b6318d8bbc6">More...</a><br /></td></tr>
<tr class="separator:gaceb89fbd6e39ef8964795b6318d8bbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37999e9bdbf23da1da906d65b937861e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga37999e9bdbf23da1da906d65b937861e">_TIM1_PSCRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga37999e9bdbf23da1da906d65b937861e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 clock prescaler register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga37999e9bdbf23da1da906d65b937861e">More...</a><br /></td></tr>
<tr class="separator:ga37999e9bdbf23da1da906d65b937861e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f09d4f3e92dab3ab0fbae7665f50ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7f09d4f3e92dab3ab0fbae7665f50ac">_TIM1_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaa7f09d4f3e92dab3ab0fbae7665f50ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 auto-reload register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7f09d4f3e92dab3ab0fbae7665f50ac">More...</a><br /></td></tr>
<tr class="separator:gaa7f09d4f3e92dab3ab0fbae7665f50ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e20029d44d7a109343c43fb4ff2747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga99e20029d44d7a109343c43fb4ff2747">_TIM1_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga99e20029d44d7a109343c43fb4ff2747"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 auto-reload register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga99e20029d44d7a109343c43fb4ff2747">More...</a><br /></td></tr>
<tr class="separator:ga99e20029d44d7a109343c43fb4ff2747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45348465ce60f0f005ed866b9852e358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga45348465ce60f0f005ed866b9852e358">_TIM1_RCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga45348465ce60f0f005ed866b9852e358"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Repetition counter reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga45348465ce60f0f005ed866b9852e358">More...</a><br /></td></tr>
<tr class="separator:ga45348465ce60f0f005ed866b9852e358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c9e610e651a977f556abc6c7badece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23c9e610e651a977f556abc6c7badece">_TIM1_CCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga23c9e610e651a977f556abc6c7badece"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 1 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga23c9e610e651a977f556abc6c7badece">More...</a><br /></td></tr>
<tr class="separator:ga23c9e610e651a977f556abc6c7badece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2ad3e9baa634068e32ea70cc92c4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2ad3e9baa634068e32ea70cc92c4d0">_TIM1_CCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5c2ad3e9baa634068e32ea70cc92c4d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 1 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2ad3e9baa634068e32ea70cc92c4d0">More...</a><br /></td></tr>
<tr class="separator:ga5c2ad3e9baa634068e32ea70cc92c4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4baa2023fc7df84c4c0a6be68ea5fab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4baa2023fc7df84c4c0a6be68ea5fab5">_TIM1_CCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4baa2023fc7df84c4c0a6be68ea5fab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 2 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4baa2023fc7df84c4c0a6be68ea5fab5">More...</a><br /></td></tr>
<tr class="separator:ga4baa2023fc7df84c4c0a6be68ea5fab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90eaa8c56ae0c0de646bb3ca6e8bbd33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90eaa8c56ae0c0de646bb3ca6e8bbd33">_TIM1_CCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga90eaa8c56ae0c0de646bb3ca6e8bbd33"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 2 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga90eaa8c56ae0c0de646bb3ca6e8bbd33">More...</a><br /></td></tr>
<tr class="separator:ga90eaa8c56ae0c0de646bb3ca6e8bbd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3323b040a8023e9485fbfa061ffb22af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3323b040a8023e9485fbfa061ffb22af">_TIM1_CCR3H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3323b040a8023e9485fbfa061ffb22af"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 3 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3323b040a8023e9485fbfa061ffb22af">More...</a><br /></td></tr>
<tr class="separator:ga3323b040a8023e9485fbfa061ffb22af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e7fd469c06c6d285630624068c87c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05e7fd469c06c6d285630624068c87c6">_TIM1_CCR3L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga05e7fd469c06c6d285630624068c87c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 3 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga05e7fd469c06c6d285630624068c87c6">More...</a><br /></td></tr>
<tr class="separator:ga05e7fd469c06c6d285630624068c87c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fdcfe0258f1c148f7751ae11542ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga38fdcfe0258f1c148f7751ae11542ea5">_TIM1_CCR4H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga38fdcfe0258f1c148f7751ae11542ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 4 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga38fdcfe0258f1c148f7751ae11542ea5">More...</a><br /></td></tr>
<tr class="separator:ga38fdcfe0258f1c148f7751ae11542ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669d3ba744a9e8ef5164d8928f079b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga669d3ba744a9e8ef5164d8928f079b40">_TIM1_CCR4L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga669d3ba744a9e8ef5164d8928f079b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 16-bit capture/compare value 4 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga669d3ba744a9e8ef5164d8928f079b40">More...</a><br /></td></tr>
<tr class="separator:ga669d3ba744a9e8ef5164d8928f079b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e12caa894e303832629764bc22bb7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e12caa894e303832629764bc22bb7de">_TIM1_BKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6e12caa894e303832629764bc22bb7de"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e12caa894e303832629764bc22bb7de">More...</a><br /></td></tr>
<tr class="separator:ga6e12caa894e303832629764bc22bb7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad388c7b7b813be41dc3f5f3b4583a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ad388c7b7b813be41dc3f5f3b4583a0">_TIM1_DTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7ad388c7b7b813be41dc3f5f3b4583a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Dead-time register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ad388c7b7b813be41dc3f5f3b4583a0">More...</a><br /></td></tr>
<tr class="separator:ga7ad388c7b7b813be41dc3f5f3b4583a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48d93de3b1ef98f0306aab8b3ee941c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae48d93de3b1ef98f0306aab8b3ee941c">_TIM1_OISR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae48d93de3b1ef98f0306aab8b3ee941c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae48d93de3b1ef98f0306aab8b3ee941c">More...</a><br /></td></tr>
<tr class="separator:gae48d93de3b1ef98f0306aab8b3ee941c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10ccd16f6f989b5bb68b09f8ebaa5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac10ccd16f6f989b5bb68b09f8ebaa5fb">_TIM1_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac10ccd16f6f989b5bb68b09f8ebaa5fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Counter enable [0] (in _TIM1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac10ccd16f6f989b5bb68b09f8ebaa5fb">More...</a><br /></td></tr>
<tr class="separator:gac10ccd16f6f989b5bb68b09f8ebaa5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18e9ffac39819ac2cd713fb3c2c2c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad18e9ffac39819ac2cd713fb3c2c2c35">_TIM1_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad18e9ffac39819ac2cd713fb3c2c2c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Update disable [0] (in _TIM1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad18e9ffac39819ac2cd713fb3c2c2c35">More...</a><br /></td></tr>
<tr class="separator:gad18e9ffac39819ac2cd713fb3c2c2c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff35f10c22ea5881f6ccc4b89b4b91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ff35f10c22ea5881f6ccc4b89b4b91d">_TIM1_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3ff35f10c22ea5881f6ccc4b89b4b91d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Update request source [0] (in _TIM1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ff35f10c22ea5881f6ccc4b89b4b91d">More...</a><br /></td></tr>
<tr class="separator:ga3ff35f10c22ea5881f6ccc4b89b4b91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8348719785971179bcfe5bfcc379e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b8348719785971179bcfe5bfcc379e4">_TIM1_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3b8348719785971179bcfe5bfcc379e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 One-pulse mode [0] (in _TIM1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b8348719785971179bcfe5bfcc379e4">More...</a><br /></td></tr>
<tr class="separator:ga3b8348719785971179bcfe5bfcc379e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19f3f270a137f182923e4bc72c652e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad19f3f270a137f182923e4bc72c652e6">_TIM1_DIR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad19f3f270a137f182923e4bc72c652e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Direction [0] (in _TIM1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad19f3f270a137f182923e4bc72c652e6">More...</a><br /></td></tr>
<tr class="separator:gad19f3f270a137f182923e4bc72c652e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf68c6b66605dbcc5155fb01accd75d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacf68c6b66605dbcc5155fb01accd75d7">_TIM1_CMS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacf68c6b66605dbcc5155fb01accd75d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Center-aligned mode selection [1:0] (in _TIM1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacf68c6b66605dbcc5155fb01accd75d7">More...</a><br /></td></tr>
<tr class="separator:gacf68c6b66605dbcc5155fb01accd75d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1afaefd87d557079d19868cea3602a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f1afaefd87d557079d19868cea3602a">_TIM1_CMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9f1afaefd87d557079d19868cea3602a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Center-aligned mode selection [0] (in _TIM1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f1afaefd87d557079d19868cea3602a">More...</a><br /></td></tr>
<tr class="separator:ga9f1afaefd87d557079d19868cea3602a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4033b6de2b2f77e37cfddd0ddb203ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4033b6de2b2f77e37cfddd0ddb203ee0">_TIM1_CMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4033b6de2b2f77e37cfddd0ddb203ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Center-aligned mode selection [1] (in _TIM1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4033b6de2b2f77e37cfddd0ddb203ee0">More...</a><br /></td></tr>
<tr class="separator:ga4033b6de2b2f77e37cfddd0ddb203ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0871c5a4afaa5399bca4472f314da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafb0871c5a4afaa5399bca4472f314da1">_TIM1_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gafb0871c5a4afaa5399bca4472f314da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Auto-reload preload enable [0] (in _TIM1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafb0871c5a4afaa5399bca4472f314da1">More...</a><br /></td></tr>
<tr class="separator:gafb0871c5a4afaa5399bca4472f314da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab430b0609f79c2dddad4694d48f06d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab430b0609f79c2dddad4694d48f06d68">_TIM1_CCPC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab430b0609f79c2dddad4694d48f06d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare preloaded control [0] (in _TIM1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab430b0609f79c2dddad4694d48f06d68">More...</a><br /></td></tr>
<tr class="separator:gab430b0609f79c2dddad4694d48f06d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8bc50554bcc310c1e5c72ceafee0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0c8bc50554bcc310c1e5c72ceafee0f4">_TIM1_COMS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga0c8bc50554bcc310c1e5c72ceafee0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare control update selection [0] (in _TIM1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0c8bc50554bcc310c1e5c72ceafee0f4">More...</a><br /></td></tr>
<tr class="separator:ga0c8bc50554bcc310c1e5c72ceafee0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1510fdc1c55f1e7ad02d50d0b040ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab1510fdc1c55f1e7ad02d50d0b040ca6">_TIM1_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab1510fdc1c55f1e7ad02d50d0b040ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Master mode selection [2:0] (in _TIM1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab1510fdc1c55f1e7ad02d50d0b040ca6">More...</a><br /></td></tr>
<tr class="separator:gab1510fdc1c55f1e7ad02d50d0b040ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730630c7b7da119ad6435e6fe0a463be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga730630c7b7da119ad6435e6fe0a463be">_TIM1_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga730630c7b7da119ad6435e6fe0a463be"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Master mode selection [0] (in _TIM1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga730630c7b7da119ad6435e6fe0a463be">More...</a><br /></td></tr>
<tr class="separator:ga730630c7b7da119ad6435e6fe0a463be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f089842cd94b9d1269482ca1d0edc25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f089842cd94b9d1269482ca1d0edc25">_TIM1_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8f089842cd94b9d1269482ca1d0edc25"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Master mode selection [1] (in _TIM1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8f089842cd94b9d1269482ca1d0edc25">More...</a><br /></td></tr>
<tr class="separator:ga8f089842cd94b9d1269482ca1d0edc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6143890527685a52f16183f2444269e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6143890527685a52f16183f2444269e1">_TIM1_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6143890527685a52f16183f2444269e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Master mode selection [2] (in _TIM1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6143890527685a52f16183f2444269e1">More...</a><br /></td></tr>
<tr class="separator:ga6143890527685a52f16183f2444269e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108782f0727426c93f79da13ce3c6070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga108782f0727426c93f79da13ce3c6070">_TIM1_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga108782f0727426c93f79da13ce3c6070"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Clock/trigger/slave mode selection [2:0] (in _TIM1_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga108782f0727426c93f79da13ce3c6070">More...</a><br /></td></tr>
<tr class="separator:ga108782f0727426c93f79da13ce3c6070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24293c7fa8acc1afc2cf3930a93e1298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga24293c7fa8acc1afc2cf3930a93e1298">_TIM1_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga24293c7fa8acc1afc2cf3930a93e1298"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Clock/trigger/slave mode selection [0] (in _TIM1_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga24293c7fa8acc1afc2cf3930a93e1298">More...</a><br /></td></tr>
<tr class="separator:ga24293c7fa8acc1afc2cf3930a93e1298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6737bdc527a45743b4b20d0b007ddf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6737bdc527a45743b4b20d0b007ddf3b">_TIM1_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6737bdc527a45743b4b20d0b007ddf3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Clock/trigger/slave mode selection [1] (in _TIM1_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6737bdc527a45743b4b20d0b007ddf3b">More...</a><br /></td></tr>
<tr class="separator:ga6737bdc527a45743b4b20d0b007ddf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b0cd0dc5747d4734f63bffb3ed3004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0b0cd0dc5747d4734f63bffb3ed3004">_TIM1_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf0b0cd0dc5747d4734f63bffb3ed3004"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Clock/trigger/slave mode selection [2] (in _TIM1_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0b0cd0dc5747d4734f63bffb3ed3004">More...</a><br /></td></tr>
<tr class="separator:gaf0b0cd0dc5747d4734f63bffb3ed3004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5a2c9cc79059ee3a369af3244677c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a5a2c9cc79059ee3a369af3244677c9">_TIM1_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9a5a2c9cc79059ee3a369af3244677c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger selection [2:0] (in _TIM1_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a5a2c9cc79059ee3a369af3244677c9">More...</a><br /></td></tr>
<tr class="separator:ga9a5a2c9cc79059ee3a369af3244677c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4612f0200726d29506090d2c66ea4f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4612f0200726d29506090d2c66ea4f20">_TIM1_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4612f0200726d29506090d2c66ea4f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger selection [0] (in _TIM1_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4612f0200726d29506090d2c66ea4f20">More...</a><br /></td></tr>
<tr class="separator:ga4612f0200726d29506090d2c66ea4f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05e9a620977fdedb3d4fb3c2ee9a757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab05e9a620977fdedb3d4fb3c2ee9a757">_TIM1_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab05e9a620977fdedb3d4fb3c2ee9a757"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger selection [1] (in _TIM1_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab05e9a620977fdedb3d4fb3c2ee9a757">More...</a><br /></td></tr>
<tr class="separator:gab05e9a620977fdedb3d4fb3c2ee9a757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa3a153a23c1368fa38c3d270d68982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaffa3a153a23c1368fa38c3d270d68982">_TIM1_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaffa3a153a23c1368fa38c3d270d68982"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger selection [2] (in _TIM1_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaffa3a153a23c1368fa38c3d270d68982">More...</a><br /></td></tr>
<tr class="separator:gaffa3a153a23c1368fa38c3d270d68982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15dc78277cc4bfd0716a014b96964757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15dc78277cc4bfd0716a014b96964757">_TIM1_MSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga15dc78277cc4bfd0716a014b96964757"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Master/slave mode [0] (in _TIM1_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga15dc78277cc4bfd0716a014b96964757">More...</a><br /></td></tr>
<tr class="separator:ga15dc78277cc4bfd0716a014b96964757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd08c39b9ca5273db4b8239b9bdf9629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadd08c39b9ca5273db4b8239b9bdf9629">_TIM1_ETF</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadd08c39b9ca5273db4b8239b9bdf9629"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger filter [3:0] (in _TIM1_ETR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadd08c39b9ca5273db4b8239b9bdf9629">More...</a><br /></td></tr>
<tr class="separator:gadd08c39b9ca5273db4b8239b9bdf9629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac00bc1f07f054a3e76993ed42e2589a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaac00bc1f07f054a3e76993ed42e2589a">_TIM1_ETF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaac00bc1f07f054a3e76993ed42e2589a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger filter [0] (in _TIM1_ETR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaac00bc1f07f054a3e76993ed42e2589a">More...</a><br /></td></tr>
<tr class="separator:gaac00bc1f07f054a3e76993ed42e2589a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc91c8dc7d581745d1087cf28ca7d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0cc91c8dc7d581745d1087cf28ca7d5e">_TIM1_ETF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0cc91c8dc7d581745d1087cf28ca7d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger filter [1] (in _TIM1_ETR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0cc91c8dc7d581745d1087cf28ca7d5e">More...</a><br /></td></tr>
<tr class="separator:ga0cc91c8dc7d581745d1087cf28ca7d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5caae34fac21cbe26cbb874722afd723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5caae34fac21cbe26cbb874722afd723">_TIM1_ETF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5caae34fac21cbe26cbb874722afd723"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger filter [2] (in _TIM1_ETR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5caae34fac21cbe26cbb874722afd723">More...</a><br /></td></tr>
<tr class="separator:ga5caae34fac21cbe26cbb874722afd723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e8a3552cbc68a0c922ce59ac33c9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga94e8a3552cbc68a0c922ce59ac33c9ed">_TIM1_ETF3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga94e8a3552cbc68a0c922ce59ac33c9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger filter [3] (in _TIM1_ETR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga94e8a3552cbc68a0c922ce59ac33c9ed">More...</a><br /></td></tr>
<tr class="separator:ga94e8a3552cbc68a0c922ce59ac33c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df58331b25a8073ffa88c5865472373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9df58331b25a8073ffa88c5865472373">_TIM1_ETPS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9df58331b25a8073ffa88c5865472373"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger prescaler [1:0] (in _TIM1_ETR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9df58331b25a8073ffa88c5865472373">More...</a><br /></td></tr>
<tr class="separator:ga9df58331b25a8073ffa88c5865472373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75013525db3b218786b8f7b61d478403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga75013525db3b218786b8f7b61d478403">_TIM1_ETPS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga75013525db3b218786b8f7b61d478403"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger prescaler [0] (in _TIM1_ETR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga75013525db3b218786b8f7b61d478403">More...</a><br /></td></tr>
<tr class="separator:ga75013525db3b218786b8f7b61d478403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438a2c7770a793431d1c4878057e44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8438a2c7770a793431d1c4878057e44">_TIM1_ETPS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac8438a2c7770a793431d1c4878057e44"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger prescaler [1] (in _TIM1_ETR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8438a2c7770a793431d1c4878057e44">More...</a><br /></td></tr>
<tr class="separator:gac8438a2c7770a793431d1c4878057e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf233f838de8fd68d77b245b741c3568e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf233f838de8fd68d77b245b741c3568e">_TIM1_ECE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf233f838de8fd68d77b245b741c3568e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External clock enable [0] (in _TIM1_ETR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf233f838de8fd68d77b245b741c3568e">More...</a><br /></td></tr>
<tr class="separator:gaf233f838de8fd68d77b245b741c3568e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd6ede168dbe086ca420d097067b1c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8bd6ede168dbe086ca420d097067b1c8">_TIM1_ETP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga8bd6ede168dbe086ca420d097067b1c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 External trigger polarity [0] (in _TIM1_ETR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8bd6ede168dbe086ca420d097067b1c8">More...</a><br /></td></tr>
<tr class="separator:ga8bd6ede168dbe086ca420d097067b1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cebf62f2bb21d929f725a9895f45585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cebf62f2bb21d929f725a9895f45585">_TIM1_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5cebf62f2bb21d929f725a9895f45585"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Update interrupt enable [0] (in _TIM1_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cebf62f2bb21d929f725a9895f45585">More...</a><br /></td></tr>
<tr class="separator:ga5cebf62f2bb21d929f725a9895f45585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0daac8a135a3de244fcb0be744ad695c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0daac8a135a3de244fcb0be744ad695c">_TIM1_CC1IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0daac8a135a3de244fcb0be744ad695c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 interrupt enable [0] (in _TIM1_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0daac8a135a3de244fcb0be744ad695c">More...</a><br /></td></tr>
<tr class="separator:ga0daac8a135a3de244fcb0be744ad695c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0ca17186fdf156df4e04997191841d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab0ca17186fdf156df4e04997191841d">_TIM1_CC2IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaab0ca17186fdf156df4e04997191841d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 interrupt enable [0] (in _TIM1_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaab0ca17186fdf156df4e04997191841d">More...</a><br /></td></tr>
<tr class="separator:gaab0ca17186fdf156df4e04997191841d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a55777f1dc693cd2027fdda1af352f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5a55777f1dc693cd2027fdda1af352f">_TIM1_CC3IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa5a55777f1dc693cd2027fdda1af352f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 interrupt enable [0] (in _TIM1_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5a55777f1dc693cd2027fdda1af352f">More...</a><br /></td></tr>
<tr class="separator:gaa5a55777f1dc693cd2027fdda1af352f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562552673b5b7fa6b2373f8c3dc250c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga562552673b5b7fa6b2373f8c3dc250c9">_TIM1_CC4IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga562552673b5b7fa6b2373f8c3dc250c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 4 interrupt enable [0] (in _TIM1_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga562552673b5b7fa6b2373f8c3dc250c9">More...</a><br /></td></tr>
<tr class="separator:ga562552673b5b7fa6b2373f8c3dc250c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70a3b86c1c90743c7d17218a0862108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab70a3b86c1c90743c7d17218a0862108">_TIM1_COMIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab70a3b86c1c90743c7d17218a0862108"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Commutation interrupt enable [0] (in _TIM1_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab70a3b86c1c90743c7d17218a0862108">More...</a><br /></td></tr>
<tr class="separator:gab70a3b86c1c90743c7d17218a0862108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dcc2f90fdc8d88cef1483772f97ad33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dcc2f90fdc8d88cef1483772f97ad33">_TIM1_TIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4dcc2f90fdc8d88cef1483772f97ad33"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger interrupt enable [0] (in _TIM1_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dcc2f90fdc8d88cef1483772f97ad33">More...</a><br /></td></tr>
<tr class="separator:ga4dcc2f90fdc8d88cef1483772f97ad33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f440fd0b2d9dfc89038f1bab24e929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0f440fd0b2d9dfc89038f1bab24e929">_TIM1_BIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gab0f440fd0b2d9dfc89038f1bab24e929"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break interrupt enable [0] (in _TIM1_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab0f440fd0b2d9dfc89038f1bab24e929">More...</a><br /></td></tr>
<tr class="separator:gab0f440fd0b2d9dfc89038f1bab24e929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87000a51fd7093aa7a7e45e260cc3373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga87000a51fd7093aa7a7e45e260cc3373">_TIM1_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga87000a51fd7093aa7a7e45e260cc3373"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Update interrupt flag [0] (in _TIM1_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga87000a51fd7093aa7a7e45e260cc3373">More...</a><br /></td></tr>
<tr class="separator:ga87000a51fd7093aa7a7e45e260cc3373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cd33b16cbeb398cc1a31a6df4a04dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga54cd33b16cbeb398cc1a31a6df4a04dd">_TIM1_CC1IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga54cd33b16cbeb398cc1a31a6df4a04dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 interrupt flag [0] (in _TIM1_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga54cd33b16cbeb398cc1a31a6df4a04dd">More...</a><br /></td></tr>
<tr class="separator:ga54cd33b16cbeb398cc1a31a6df4a04dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed724ab1e9d3198f02e0d811a82fa6d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed724ab1e9d3198f02e0d811a82fa6d8">_TIM1_CC2IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaed724ab1e9d3198f02e0d811a82fa6d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 interrupt flag [0] (in _TIM1_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaed724ab1e9d3198f02e0d811a82fa6d8">More...</a><br /></td></tr>
<tr class="separator:gaed724ab1e9d3198f02e0d811a82fa6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb6c844a7f810653b8b19ea7cb9f7572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb6c844a7f810653b8b19ea7cb9f7572">_TIM1_CC3IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaeb6c844a7f810653b8b19ea7cb9f7572"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 interrupt flag [0] (in _TIM1_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb6c844a7f810653b8b19ea7cb9f7572">More...</a><br /></td></tr>
<tr class="separator:gaeb6c844a7f810653b8b19ea7cb9f7572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34791e1ec10c2bb6f840041154eb6f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga34791e1ec10c2bb6f840041154eb6f95">_TIM1_CC4IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga34791e1ec10c2bb6f840041154eb6f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 4 interrupt flag [0] (in _TIM1_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga34791e1ec10c2bb6f840041154eb6f95">More...</a><br /></td></tr>
<tr class="separator:ga34791e1ec10c2bb6f840041154eb6f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3063a7ffe4e5f6612e8f24e192c17c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3063a7ffe4e5f6612e8f24e192c17c69">_TIM1_COMIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3063a7ffe4e5f6612e8f24e192c17c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Commutation interrupt flag [0] (in _TIM1_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3063a7ffe4e5f6612e8f24e192c17c69">More...</a><br /></td></tr>
<tr class="separator:ga3063a7ffe4e5f6612e8f24e192c17c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1df41f2eff8dc224f4a1c7c73ec8b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b1df41f2eff8dc224f4a1c7c73ec8b0">_TIM1_TIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6b1df41f2eff8dc224f4a1c7c73ec8b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger interrupt flag [0] (in _TIM1_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b1df41f2eff8dc224f4a1c7c73ec8b0">More...</a><br /></td></tr>
<tr class="separator:ga6b1df41f2eff8dc224f4a1c7c73ec8b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d299113a4bf97b84688a31fab27009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae6d299113a4bf97b84688a31fab27009">_TIM1_BIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae6d299113a4bf97b84688a31fab27009"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break interrupt flag [0] (in _TIM1_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae6d299113a4bf97b84688a31fab27009">More...</a><br /></td></tr>
<tr class="separator:gae6d299113a4bf97b84688a31fab27009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9acb2debbb3cc4f5b11ed18c554be24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae9acb2debbb3cc4f5b11ed18c554be24">_TIM1_CC1OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae9acb2debbb3cc4f5b11ed18c554be24"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 overcapture flag [0] (in _TIM1_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae9acb2debbb3cc4f5b11ed18c554be24">More...</a><br /></td></tr>
<tr class="separator:gae9acb2debbb3cc4f5b11ed18c554be24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943f1dbdb43fe00c9f5f240f72644ba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga943f1dbdb43fe00c9f5f240f72644ba4">_TIM1_CC2OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga943f1dbdb43fe00c9f5f240f72644ba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 overcapture flag [0] (in _TIM1_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga943f1dbdb43fe00c9f5f240f72644ba4">More...</a><br /></td></tr>
<tr class="separator:ga943f1dbdb43fe00c9f5f240f72644ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd72fa43afe651e6cc6ec866951c7df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadbd72fa43afe651e6cc6ec866951c7df">_TIM1_CC3OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gadbd72fa43afe651e6cc6ec866951c7df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 overcapture flag [0] (in _TIM1_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadbd72fa43afe651e6cc6ec866951c7df">More...</a><br /></td></tr>
<tr class="separator:gadbd72fa43afe651e6cc6ec866951c7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945308568a0178b0fbf14f87fef9fba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga945308568a0178b0fbf14f87fef9fba9">_TIM1_CC4OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga945308568a0178b0fbf14f87fef9fba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 4 overcapture flag [0] (in _TIM1_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga945308568a0178b0fbf14f87fef9fba9">More...</a><br /></td></tr>
<tr class="separator:ga945308568a0178b0fbf14f87fef9fba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90a9246327cc26e5db6c0f6ec9d7940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa90a9246327cc26e5db6c0f6ec9d7940">_TIM1_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa90a9246327cc26e5db6c0f6ec9d7940"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Update generation [0] (in _TIM1_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa90a9246327cc26e5db6c0f6ec9d7940">More...</a><br /></td></tr>
<tr class="separator:gaa90a9246327cc26e5db6c0f6ec9d7940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f1591f18edd19ae67a5781db5ec100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46f1591f18edd19ae67a5781db5ec100">_TIM1_CC1G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga46f1591f18edd19ae67a5781db5ec100"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 generation [0] (in _TIM1_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga46f1591f18edd19ae67a5781db5ec100">More...</a><br /></td></tr>
<tr class="separator:ga46f1591f18edd19ae67a5781db5ec100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab084035e01635e96cc630eef445dc796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab084035e01635e96cc630eef445dc796">_TIM1_CC2G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab084035e01635e96cc630eef445dc796"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 generation [0] (in _TIM1_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab084035e01635e96cc630eef445dc796">More...</a><br /></td></tr>
<tr class="separator:gab084035e01635e96cc630eef445dc796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25935977cc6dfdfca7523d0f767b1269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga25935977cc6dfdfca7523d0f767b1269">_TIM1_CC3G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga25935977cc6dfdfca7523d0f767b1269"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 generation [0] (in _TIM1_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga25935977cc6dfdfca7523d0f767b1269">More...</a><br /></td></tr>
<tr class="separator:ga25935977cc6dfdfca7523d0f767b1269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d386e57ef5bf35207bd9b82092cd07f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d386e57ef5bf35207bd9b82092cd07f">_TIM1_CC4G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3d386e57ef5bf35207bd9b82092cd07f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 4 generation [0] (in _TIM1_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d386e57ef5bf35207bd9b82092cd07f">More...</a><br /></td></tr>
<tr class="separator:ga3d386e57ef5bf35207bd9b82092cd07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab725ceae80093c4c7a335d00d32877aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab725ceae80093c4c7a335d00d32877aa">_TIM1_COMG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab725ceae80093c4c7a335d00d32877aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare control update generation [0] (in _TIM1_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab725ceae80093c4c7a335d00d32877aa">More...</a><br /></td></tr>
<tr class="separator:gab725ceae80093c4c7a335d00d32877aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cba78a713b55bc9a9033604af884679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8cba78a713b55bc9a9033604af884679">_TIM1_TG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga8cba78a713b55bc9a9033604af884679"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Trigger generation [0] (in _TIM1_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8cba78a713b55bc9a9033604af884679">More...</a><br /></td></tr>
<tr class="separator:ga8cba78a713b55bc9a9033604af884679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b4dbebaa788f000ff03978908d3e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9b4dbebaa788f000ff03978908d3e9f">_TIM1_BG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf9b4dbebaa788f000ff03978908d3e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break generation [0] (in _TIM1_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf9b4dbebaa788f000ff03978908d3e9f">More...</a><br /></td></tr>
<tr class="separator:gaf9b4dbebaa788f000ff03978908d3e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d4d65c362bc1410e1aeaf76ab3da4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga08d4d65c362bc1410e1aeaf76ab3da4f">_TIM1_CC1S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga08d4d65c362bc1410e1aeaf76ab3da4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 1 selection [1:0] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga08d4d65c362bc1410e1aeaf76ab3da4f">More...</a><br /></td></tr>
<tr class="separator:ga08d4d65c362bc1410e1aeaf76ab3da4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f5c5dcc0d2dab9be40fc2cadbeda93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15f5c5dcc0d2dab9be40fc2cadbeda93">_TIM1_CC1S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga15f5c5dcc0d2dab9be40fc2cadbeda93"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 1 selection [0] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga15f5c5dcc0d2dab9be40fc2cadbeda93">More...</a><br /></td></tr>
<tr class="separator:ga15f5c5dcc0d2dab9be40fc2cadbeda93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d86f99bd75e2000aa1cb2587b422b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d86f99bd75e2000aa1cb2587b422b40">_TIM1_CC1S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2d86f99bd75e2000aa1cb2587b422b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 1 selection [1] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d86f99bd75e2000aa1cb2587b422b40">More...</a><br /></td></tr>
<tr class="separator:ga2d86f99bd75e2000aa1cb2587b422b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8899795dde7253ee4ed0c915ed62e462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8899795dde7253ee4ed0c915ed62e462">_TIM1_OC1FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8899795dde7253ee4ed0c915ed62e462"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 fast enable [0] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8899795dde7253ee4ed0c915ed62e462">More...</a><br /></td></tr>
<tr class="separator:ga8899795dde7253ee4ed0c915ed62e462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9169c82ebba155eb78e154dd1a50765e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9169c82ebba155eb78e154dd1a50765e">_TIM1_OC1PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9169c82ebba155eb78e154dd1a50765e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 preload enable [0] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9169c82ebba155eb78e154dd1a50765e">More...</a><br /></td></tr>
<tr class="separator:ga9169c82ebba155eb78e154dd1a50765e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae4a38d85c51fcec71a3ea90c3603a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4ae4a38d85c51fcec71a3ea90c3603a2">_TIM1_OC1M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4ae4a38d85c51fcec71a3ea90c3603a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 mode [2:0] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4ae4a38d85c51fcec71a3ea90c3603a2">More...</a><br /></td></tr>
<tr class="separator:ga4ae4a38d85c51fcec71a3ea90c3603a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89d38fd4080bc34b5d6fdf8d2f34fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa89d38fd4080bc34b5d6fdf8d2f34fde">_TIM1_OC1M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa89d38fd4080bc34b5d6fdf8d2f34fde"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 mode [0] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa89d38fd4080bc34b5d6fdf8d2f34fde">More...</a><br /></td></tr>
<tr class="separator:gaa89d38fd4080bc34b5d6fdf8d2f34fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172389810986629f72b1d473975358ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga172389810986629f72b1d473975358ab">_TIM1_OC1M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga172389810986629f72b1d473975358ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 mode [1] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga172389810986629f72b1d473975358ab">More...</a><br /></td></tr>
<tr class="separator:ga172389810986629f72b1d473975358ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf50dfb449be5e735cb423c3a7de784b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf50dfb449be5e735cb423c3a7de784b">_TIM1_OC1M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaaf50dfb449be5e735cb423c3a7de784b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 mode [2] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf50dfb449be5e735cb423c3a7de784b">More...</a><br /></td></tr>
<tr class="separator:gaaf50dfb449be5e735cb423c3a7de784b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22053e21538ea95ea19725bc53cfc9a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga22053e21538ea95ea19725bc53cfc9a9">_TIM1_OC1CE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga22053e21538ea95ea19725bc53cfc9a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 clear enable [0] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga22053e21538ea95ea19725bc53cfc9a9">More...</a><br /></td></tr>
<tr class="separator:ga22053e21538ea95ea19725bc53cfc9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abbbea6104f3ac7ef7fafd2337c1578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7abbbea6104f3ac7ef7fafd2337c1578">_TIM1_IC1PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7abbbea6104f3ac7ef7fafd2337c1578"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 prescaler [1:0] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7abbbea6104f3ac7ef7fafd2337c1578">More...</a><br /></td></tr>
<tr class="separator:ga7abbbea6104f3ac7ef7fafd2337c1578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cfaa13d184cf3280d7c7835ba16e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga78cfaa13d184cf3280d7c7835ba16e31">_TIM1_IC1PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga78cfaa13d184cf3280d7c7835ba16e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 prescaler [0] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga78cfaa13d184cf3280d7c7835ba16e31">More...</a><br /></td></tr>
<tr class="separator:ga78cfaa13d184cf3280d7c7835ba16e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e0cfaa7c18e2fe22a928d2560731c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga68e0cfaa7c18e2fe22a928d2560731c7">_TIM1_IC1PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga68e0cfaa7c18e2fe22a928d2560731c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 prescaler [1] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga68e0cfaa7c18e2fe22a928d2560731c7">More...</a><br /></td></tr>
<tr class="separator:ga68e0cfaa7c18e2fe22a928d2560731c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc6b6a4d3a171342740b688f46ae941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bc6b6a4d3a171342740b688f46ae941">_TIM1_IC1F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3bc6b6a4d3a171342740b688f46ae941"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 1 mode [3:0] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bc6b6a4d3a171342740b688f46ae941">More...</a><br /></td></tr>
<tr class="separator:ga3bc6b6a4d3a171342740b688f46ae941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e420512528d4f130bf0ccd6c7e810d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95e420512528d4f130bf0ccd6c7e810d">_TIM1_IC1F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga95e420512528d4f130bf0ccd6c7e810d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 filter [0] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga95e420512528d4f130bf0ccd6c7e810d">More...</a><br /></td></tr>
<tr class="separator:ga95e420512528d4f130bf0ccd6c7e810d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4005a27f3589cf770bcabb1231815651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4005a27f3589cf770bcabb1231815651">_TIM1_IC1F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4005a27f3589cf770bcabb1231815651"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 filter [1] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4005a27f3589cf770bcabb1231815651">More...</a><br /></td></tr>
<tr class="separator:ga4005a27f3589cf770bcabb1231815651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4e91d58ba23be421da987fa3ff2291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c4e91d58ba23be421da987fa3ff2291">_TIM1_IC1F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7c4e91d58ba23be421da987fa3ff2291"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 filter [2] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7c4e91d58ba23be421da987fa3ff2291">More...</a><br /></td></tr>
<tr class="separator:ga7c4e91d58ba23be421da987fa3ff2291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6edfe179803c263576d2d2abbbee9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a6edfe179803c263576d2d2abbbee9c">_TIM1_IC1F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3a6edfe179803c263576d2d2abbbee9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 1 filter [3] (in _TIM1_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a6edfe179803c263576d2d2abbbee9c">More...</a><br /></td></tr>
<tr class="separator:ga3a6edfe179803c263576d2d2abbbee9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6def3d0df6a27f4d373e1cea759f7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6def3d0df6a27f4d373e1cea759f7a1">_TIM1_CC2S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad6def3d0df6a27f4d373e1cea759f7a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 2 selection [1:0] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad6def3d0df6a27f4d373e1cea759f7a1">More...</a><br /></td></tr>
<tr class="separator:gad6def3d0df6a27f4d373e1cea759f7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa611dbc2078dc0e0254cb9a9cee82323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa611dbc2078dc0e0254cb9a9cee82323">_TIM1_CC2S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa611dbc2078dc0e0254cb9a9cee82323"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 2 selection [0] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa611dbc2078dc0e0254cb9a9cee82323">More...</a><br /></td></tr>
<tr class="separator:gaa611dbc2078dc0e0254cb9a9cee82323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf504aa9c2decad01eac59cb01bb2c046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf504aa9c2decad01eac59cb01bb2c046">_TIM1_CC2S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf504aa9c2decad01eac59cb01bb2c046"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 2 selection [1] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf504aa9c2decad01eac59cb01bb2c046">More...</a><br /></td></tr>
<tr class="separator:gaf504aa9c2decad01eac59cb01bb2c046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23171cfc398932b296e13de03801beb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23171cfc398932b296e13de03801beb2">_TIM1_OC2FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga23171cfc398932b296e13de03801beb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 fast enable [0] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga23171cfc398932b296e13de03801beb2">More...</a><br /></td></tr>
<tr class="separator:ga23171cfc398932b296e13de03801beb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4618370f46bfd75b4fd9a32180b12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d4618370f46bfd75b4fd9a32180b12b">_TIM1_OC2PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7d4618370f46bfd75b4fd9a32180b12b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 preload enable [0] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d4618370f46bfd75b4fd9a32180b12b">More...</a><br /></td></tr>
<tr class="separator:ga7d4618370f46bfd75b4fd9a32180b12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa0066a1ddef823d2c109a285d3c5204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafa0066a1ddef823d2c109a285d3c5204">_TIM1_OC2M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafa0066a1ddef823d2c109a285d3c5204"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 mode [2:0] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafa0066a1ddef823d2c109a285d3c5204">More...</a><br /></td></tr>
<tr class="separator:gafa0066a1ddef823d2c109a285d3c5204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3734451d607f9c1ee79a00d4c7ef70de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3734451d607f9c1ee79a00d4c7ef70de">_TIM1_OC2M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3734451d607f9c1ee79a00d4c7ef70de"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 mode [0] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3734451d607f9c1ee79a00d4c7ef70de">More...</a><br /></td></tr>
<tr class="separator:ga3734451d607f9c1ee79a00d4c7ef70de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9864ca7f0c318503d45475a3d18a5e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9864ca7f0c318503d45475a3d18a5e8c">_TIM1_OC2M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9864ca7f0c318503d45475a3d18a5e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 mode [1] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9864ca7f0c318503d45475a3d18a5e8c">More...</a><br /></td></tr>
<tr class="separator:ga9864ca7f0c318503d45475a3d18a5e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga164a606ac53404fe4e3b0ad1fd19d43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga164a606ac53404fe4e3b0ad1fd19d43b">_TIM1_OC2M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga164a606ac53404fe4e3b0ad1fd19d43b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 mode [2] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga164a606ac53404fe4e3b0ad1fd19d43b">More...</a><br /></td></tr>
<tr class="separator:ga164a606ac53404fe4e3b0ad1fd19d43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad41941b1c68e32b1dbafa7e6d8553b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaad41941b1c68e32b1dbafa7e6d8553b">_TIM1_OC2CE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaaad41941b1c68e32b1dbafa7e6d8553b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 clear enable [0] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaad41941b1c68e32b1dbafa7e6d8553b">More...</a><br /></td></tr>
<tr class="separator:gaaad41941b1c68e32b1dbafa7e6d8553b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c06c0aba431abc4ef68637eb229b94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c06c0aba431abc4ef68637eb229b94d">_TIM1_IC2PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3c06c0aba431abc4ef68637eb229b94d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 prescaler [1:0] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c06c0aba431abc4ef68637eb229b94d">More...</a><br /></td></tr>
<tr class="separator:ga3c06c0aba431abc4ef68637eb229b94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d7fc741272fd096608f8d616fc4118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae3d7fc741272fd096608f8d616fc4118">_TIM1_IC2PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae3d7fc741272fd096608f8d616fc4118"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 prescaler [0] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae3d7fc741272fd096608f8d616fc4118">More...</a><br /></td></tr>
<tr class="separator:gae3d7fc741272fd096608f8d616fc4118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bffc79373f0b5fe2746395e0ed73e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bffc79373f0b5fe2746395e0ed73e11">_TIM1_IC2PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9bffc79373f0b5fe2746395e0ed73e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 prescaler [1] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bffc79373f0b5fe2746395e0ed73e11">More...</a><br /></td></tr>
<tr class="separator:ga9bffc79373f0b5fe2746395e0ed73e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada6f67dddd377dadfb24c0a5270c090c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gada6f67dddd377dadfb24c0a5270c090c">_TIM1_IC2F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:gada6f67dddd377dadfb24c0a5270c090c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 2 mode [3:0] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gada6f67dddd377dadfb24c0a5270c090c">More...</a><br /></td></tr>
<tr class="separator:gada6f67dddd377dadfb24c0a5270c090c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bea64ab62ce86428f10448edef75204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0bea64ab62ce86428f10448edef75204">_TIM1_IC2F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0bea64ab62ce86428f10448edef75204"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 filter [0] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0bea64ab62ce86428f10448edef75204">More...</a><br /></td></tr>
<tr class="separator:ga0bea64ab62ce86428f10448edef75204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f996b2fe3b27628a5da1bb5e435dbee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f996b2fe3b27628a5da1bb5e435dbee">_TIM1_IC2F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6f996b2fe3b27628a5da1bb5e435dbee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 filter [1] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f996b2fe3b27628a5da1bb5e435dbee">More...</a><br /></td></tr>
<tr class="separator:ga6f996b2fe3b27628a5da1bb5e435dbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacddb98a620bc190a8461162de9d24653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacddb98a620bc190a8461162de9d24653">_TIM1_IC2F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gacddb98a620bc190a8461162de9d24653"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 filter [2] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacddb98a620bc190a8461162de9d24653">More...</a><br /></td></tr>
<tr class="separator:gacddb98a620bc190a8461162de9d24653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad56fb7ed1a731c7419c6000443c479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacad56fb7ed1a731c7419c6000443c479">_TIM1_IC2F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gacad56fb7ed1a731c7419c6000443c479"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 2 filter [3] (in _TIM1_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacad56fb7ed1a731c7419c6000443c479">More...</a><br /></td></tr>
<tr class="separator:gacad56fb7ed1a731c7419c6000443c479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edf3a122f25078033b1ed8a16f6dbcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5edf3a122f25078033b1ed8a16f6dbcf">_TIM1_CC3S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5edf3a122f25078033b1ed8a16f6dbcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 3 selection [1:0] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5edf3a122f25078033b1ed8a16f6dbcf">More...</a><br /></td></tr>
<tr class="separator:ga5edf3a122f25078033b1ed8a16f6dbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cfd6099031e267d7ebf73e984fe1caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cfd6099031e267d7ebf73e984fe1caf">_TIM1_CC3S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9cfd6099031e267d7ebf73e984fe1caf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 3 selection [0] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9cfd6099031e267d7ebf73e984fe1caf">More...</a><br /></td></tr>
<tr class="separator:ga9cfd6099031e267d7ebf73e984fe1caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba9abe3c4136b65c340a170d8c29124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ba9abe3c4136b65c340a170d8c29124">_TIM1_CC3S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7ba9abe3c4136b65c340a170d8c29124"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 3 selection [1] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ba9abe3c4136b65c340a170d8c29124">More...</a><br /></td></tr>
<tr class="separator:ga7ba9abe3c4136b65c340a170d8c29124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5040b57a25f69d02b72a89252f9488fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5040b57a25f69d02b72a89252f9488fe">_TIM1_OC3FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5040b57a25f69d02b72a89252f9488fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 fast enable [0] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5040b57a25f69d02b72a89252f9488fe">More...</a><br /></td></tr>
<tr class="separator:ga5040b57a25f69d02b72a89252f9488fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea81586615a497cf7c5a76012d60b9af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea81586615a497cf7c5a76012d60b9af">_TIM1_OC3PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaea81586615a497cf7c5a76012d60b9af"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 preload enable [0] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaea81586615a497cf7c5a76012d60b9af">More...</a><br /></td></tr>
<tr class="separator:gaea81586615a497cf7c5a76012d60b9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02165d8f6470a27453f0480e05df5334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga02165d8f6470a27453f0480e05df5334">_TIM1_OC3M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga02165d8f6470a27453f0480e05df5334"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 mode [2:0] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga02165d8f6470a27453f0480e05df5334">More...</a><br /></td></tr>
<tr class="separator:ga02165d8f6470a27453f0480e05df5334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9809bdf439412e4ab83f5b9e194f8f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9809bdf439412e4ab83f5b9e194f8f8c">_TIM1_OC3M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9809bdf439412e4ab83f5b9e194f8f8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 mode [0] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9809bdf439412e4ab83f5b9e194f8f8c">More...</a><br /></td></tr>
<tr class="separator:ga9809bdf439412e4ab83f5b9e194f8f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd36c3759518e798de1582bc55eebc7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd36c3759518e798de1582bc55eebc7a">_TIM1_OC3M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacd36c3759518e798de1582bc55eebc7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 mode [1] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacd36c3759518e798de1582bc55eebc7a">More...</a><br /></td></tr>
<tr class="separator:gacd36c3759518e798de1582bc55eebc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1c90fb3cf2a18011380ae06d0d0469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c1c90fb3cf2a18011380ae06d0d0469">_TIM1_OC3M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga3c1c90fb3cf2a18011380ae06d0d0469"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 mode [2] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c1c90fb3cf2a18011380ae06d0d0469">More...</a><br /></td></tr>
<tr class="separator:ga3c1c90fb3cf2a18011380ae06d0d0469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9773959a184279b3a9ff342c03ec4da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9773959a184279b3a9ff342c03ec4da2">_TIM1_OC3CE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9773959a184279b3a9ff342c03ec4da2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 clear enable [0] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9773959a184279b3a9ff342c03ec4da2">More...</a><br /></td></tr>
<tr class="separator:ga9773959a184279b3a9ff342c03ec4da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6de1603b1c8491077e8e3dcdb47a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e6de1603b1c8491077e8e3dcdb47a7c">_TIM1_IC3PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3e6de1603b1c8491077e8e3dcdb47a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 prescaler [1:0] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e6de1603b1c8491077e8e3dcdb47a7c">More...</a><br /></td></tr>
<tr class="separator:ga3e6de1603b1c8491077e8e3dcdb47a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7813fc88234fb1c2c52877e6f40ec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad7813fc88234fb1c2c52877e6f40ec2f">_TIM1_IC3PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad7813fc88234fb1c2c52877e6f40ec2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 prescaler [0] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad7813fc88234fb1c2c52877e6f40ec2f">More...</a><br /></td></tr>
<tr class="separator:gad7813fc88234fb1c2c52877e6f40ec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17fb6d5a19aaf546f1938734acb1b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad17fb6d5a19aaf546f1938734acb1b92">_TIM1_IC3PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad17fb6d5a19aaf546f1938734acb1b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 prescaler [1] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad17fb6d5a19aaf546f1938734acb1b92">More...</a><br /></td></tr>
<tr class="separator:gad17fb6d5a19aaf546f1938734acb1b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b855a7a81f6e4414b3d8ac9f773939e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1b855a7a81f6e4414b3d8ac9f773939e">_TIM1_IC3F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1b855a7a81f6e4414b3d8ac9f773939e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 3 mode [3:0] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1b855a7a81f6e4414b3d8ac9f773939e">More...</a><br /></td></tr>
<tr class="separator:ga1b855a7a81f6e4414b3d8ac9f773939e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04366388c36f3486949b42d4c924f944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga04366388c36f3486949b42d4c924f944">_TIM1_IC3F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga04366388c36f3486949b42d4c924f944"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 filter [0] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga04366388c36f3486949b42d4c924f944">More...</a><br /></td></tr>
<tr class="separator:ga04366388c36f3486949b42d4c924f944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb62b2b69f26f5da3ba25efc3b952aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6fb62b2b69f26f5da3ba25efc3b952aa">_TIM1_IC3F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6fb62b2b69f26f5da3ba25efc3b952aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 filter [1] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6fb62b2b69f26f5da3ba25efc3b952aa">More...</a><br /></td></tr>
<tr class="separator:ga6fb62b2b69f26f5da3ba25efc3b952aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f8d8afee2be06dff4862b38f617b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga51f8d8afee2be06dff4862b38f617b81">_TIM1_IC3F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga51f8d8afee2be06dff4862b38f617b81"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 filter [2] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga51f8d8afee2be06dff4862b38f617b81">More...</a><br /></td></tr>
<tr class="separator:ga51f8d8afee2be06dff4862b38f617b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca683ac9472745fcde7493bf5ef5555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadca683ac9472745fcde7493bf5ef5555">_TIM1_IC3F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gadca683ac9472745fcde7493bf5ef5555"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 3 filter [3] (in _TIM1_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadca683ac9472745fcde7493bf5ef5555">More...</a><br /></td></tr>
<tr class="separator:gadca683ac9472745fcde7493bf5ef5555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea8fd00e63d9e42f848b14f27aed6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ea8fd00e63d9e42f848b14f27aed6ea">_TIM1_CC4S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7ea8fd00e63d9e42f848b14f27aed6ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 4 selection [1:0] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ea8fd00e63d9e42f848b14f27aed6ea">More...</a><br /></td></tr>
<tr class="separator:ga7ea8fd00e63d9e42f848b14f27aed6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0833ce8c655141566321c0cb8a58129c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0833ce8c655141566321c0cb8a58129c">_TIM1_CC4S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0833ce8c655141566321c0cb8a58129c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 4 selection [0] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0833ce8c655141566321c0cb8a58129c">More...</a><br /></td></tr>
<tr class="separator:ga0833ce8c655141566321c0cb8a58129c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c48f64f6cf10be0b111420b1d169285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c48f64f6cf10be0b111420b1d169285">_TIM1_CC4S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5c48f64f6cf10be0b111420b1d169285"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Compare 4 selection [1] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c48f64f6cf10be0b111420b1d169285">More...</a><br /></td></tr>
<tr class="separator:ga5c48f64f6cf10be0b111420b1d169285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473dff56a0c7f4b12e5cb04e586c59d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga473dff56a0c7f4b12e5cb04e586c59d2">_TIM1_OC4FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga473dff56a0c7f4b12e5cb04e586c59d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 fast enable [0] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga473dff56a0c7f4b12e5cb04e586c59d2">More...</a><br /></td></tr>
<tr class="separator:ga473dff56a0c7f4b12e5cb04e586c59d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff127ab392a9b53cfa058ec90e21454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaff127ab392a9b53cfa058ec90e21454">_TIM1_OC4PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaaff127ab392a9b53cfa058ec90e21454"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 preload enable [0] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaff127ab392a9b53cfa058ec90e21454">More...</a><br /></td></tr>
<tr class="separator:gaaff127ab392a9b53cfa058ec90e21454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f2f9fd3cfa1c28b3495a90781ca96e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f2f9fd3cfa1c28b3495a90781ca96e8">_TIM1_OC4M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3f2f9fd3cfa1c28b3495a90781ca96e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 mode [2:0] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f2f9fd3cfa1c28b3495a90781ca96e8">More...</a><br /></td></tr>
<tr class="separator:ga3f2f9fd3cfa1c28b3495a90781ca96e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f0569ba192d2441c39c6192872cdbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga76f0569ba192d2441c39c6192872cdbe">_TIM1_OC4M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga76f0569ba192d2441c39c6192872cdbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 mode [0] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga76f0569ba192d2441c39c6192872cdbe">More...</a><br /></td></tr>
<tr class="separator:ga76f0569ba192d2441c39c6192872cdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed00785590c4d8a1e15cfc88425ad74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed00785590c4d8a1e15cfc88425ad74c">_TIM1_OC4M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaed00785590c4d8a1e15cfc88425ad74c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 mode [1] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaed00785590c4d8a1e15cfc88425ad74c">More...</a><br /></td></tr>
<tr class="separator:gaed00785590c4d8a1e15cfc88425ad74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589044f3ae86e059f5ef2df8cb130191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga589044f3ae86e059f5ef2df8cb130191">_TIM1_OC4M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga589044f3ae86e059f5ef2df8cb130191"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 mode [2] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga589044f3ae86e059f5ef2df8cb130191">More...</a><br /></td></tr>
<tr class="separator:ga589044f3ae86e059f5ef2df8cb130191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96485f9ec0f36acc836a92e84b5fbaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96485f9ec0f36acc836a92e84b5fbaf5">_TIM1_OC4CE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga96485f9ec0f36acc836a92e84b5fbaf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 clear enable [0] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga96485f9ec0f36acc836a92e84b5fbaf5">More...</a><br /></td></tr>
<tr class="separator:ga96485f9ec0f36acc836a92e84b5fbaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f00a0e2d7d0e619ff228621100575d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5f00a0e2d7d0e619ff228621100575d">_TIM1_IC4PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae5f00a0e2d7d0e619ff228621100575d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 prescaler [1:0] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae5f00a0e2d7d0e619ff228621100575d">More...</a><br /></td></tr>
<tr class="separator:gae5f00a0e2d7d0e619ff228621100575d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04df0e177897e3470caabfe436a9e3c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga04df0e177897e3470caabfe436a9e3c3">_TIM1_IC4PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga04df0e177897e3470caabfe436a9e3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 prescaler [0] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga04df0e177897e3470caabfe436a9e3c3">More...</a><br /></td></tr>
<tr class="separator:ga04df0e177897e3470caabfe436a9e3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6d3d61cfc50bcdf87b55efafcc4e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafa6d3d61cfc50bcdf87b55efafcc4e58">_TIM1_IC4PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gafa6d3d61cfc50bcdf87b55efafcc4e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 prescaler [1] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafa6d3d61cfc50bcdf87b55efafcc4e58">More...</a><br /></td></tr>
<tr class="separator:gafa6d3d61cfc50bcdf87b55efafcc4e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab310367af5e37bb2b64483180dea9f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab310367af5e37bb2b64483180dea9f36">_TIM1_IC4F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab310367af5e37bb2b64483180dea9f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output compare 4 mode [3:0] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab310367af5e37bb2b64483180dea9f36">More...</a><br /></td></tr>
<tr class="separator:gab310367af5e37bb2b64483180dea9f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab605ceeb9a8761b3eca9ac9a80d7c517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab605ceeb9a8761b3eca9ac9a80d7c517">_TIM1_IC4F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab605ceeb9a8761b3eca9ac9a80d7c517"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 filter [0] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab605ceeb9a8761b3eca9ac9a80d7c517">More...</a><br /></td></tr>
<tr class="separator:gab605ceeb9a8761b3eca9ac9a80d7c517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0c1f95d9eab5f132faa6e9a5e6c682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gada0c1f95d9eab5f132faa6e9a5e6c682">_TIM1_IC4F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gada0c1f95d9eab5f132faa6e9a5e6c682"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 filter [1] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gada0c1f95d9eab5f132faa6e9a5e6c682">More...</a><br /></td></tr>
<tr class="separator:gada0c1f95d9eab5f132faa6e9a5e6c682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ad31461d03f06c17e0495e9f692176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2ad31461d03f06c17e0495e9f692176">_TIM1_IC4F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf2ad31461d03f06c17e0495e9f692176"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 filter [2] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2ad31461d03f06c17e0495e9f692176">More...</a><br /></td></tr>
<tr class="separator:gaf2ad31461d03f06c17e0495e9f692176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf85ffadb2261ee30b7b2861be4a9636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf85ffadb2261ee30b7b2861be4a9636">_TIM1_IC4F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaaf85ffadb2261ee30b7b2861be4a9636"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Input capture 4 filter [3] (in _TIM1_CCMR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf85ffadb2261ee30b7b2861be4a9636">More...</a><br /></td></tr>
<tr class="separator:gaaf85ffadb2261ee30b7b2861be4a9636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe57838641665816c0967e364e53d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaefe57838641665816c0967e364e53d63">_TIM1_CC1E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaefe57838641665816c0967e364e53d63"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 output enable [0] (in _TIM1_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaefe57838641665816c0967e364e53d63">More...</a><br /></td></tr>
<tr class="separator:gaefe57838641665816c0967e364e53d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0fb36352d662cb1d5977f44cbc0552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d0fb36352d662cb1d5977f44cbc0552">_TIM1_CC1P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8d0fb36352d662cb1d5977f44cbc0552"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 output polarity [0] (in _TIM1_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d0fb36352d662cb1d5977f44cbc0552">More...</a><br /></td></tr>
<tr class="separator:ga8d0fb36352d662cb1d5977f44cbc0552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bab44ac8ae6ff689c19f77f0493c5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bab44ac8ae6ff689c19f77f0493c5e5">_TIM1_CC1NE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1bab44ac8ae6ff689c19f77f0493c5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 complementary output enable [0] (in _TIM1_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bab44ac8ae6ff689c19f77f0493c5e5">More...</a><br /></td></tr>
<tr class="separator:ga1bab44ac8ae6ff689c19f77f0493c5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed56cefa4baaf6556ce58ebbf6fc624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ed56cefa4baaf6556ce58ebbf6fc624">_TIM1_CC1NP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9ed56cefa4baaf6556ce58ebbf6fc624"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 1 complementary output polarity [0] (in _TIM1_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ed56cefa4baaf6556ce58ebbf6fc624">More...</a><br /></td></tr>
<tr class="separator:ga9ed56cefa4baaf6556ce58ebbf6fc624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67b94ffc4ad0149f97b14eb6affe41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa67b94ffc4ad0149f97b14eb6affe41d">_TIM1_CC2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa67b94ffc4ad0149f97b14eb6affe41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 output enable [0] (in _TIM1_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa67b94ffc4ad0149f97b14eb6affe41d">More...</a><br /></td></tr>
<tr class="separator:gaa67b94ffc4ad0149f97b14eb6affe41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7471b5ba08558133a0fa68924153ad5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7471b5ba08558133a0fa68924153ad5e">_TIM1_CC2P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7471b5ba08558133a0fa68924153ad5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 output polarity [0] (in _TIM1_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7471b5ba08558133a0fa68924153ad5e">More...</a><br /></td></tr>
<tr class="separator:ga7471b5ba08558133a0fa68924153ad5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abedc6c5551b7bf29751976c2ace11d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1abedc6c5551b7bf29751976c2ace11d">_TIM1_CC2NE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1abedc6c5551b7bf29751976c2ace11d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 complementary output enable [0] (in _TIM1_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1abedc6c5551b7bf29751976c2ace11d">More...</a><br /></td></tr>
<tr class="separator:ga1abedc6c5551b7bf29751976c2ace11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f9eb6ecbe8e37ea2486ccc6442af82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga27f9eb6ecbe8e37ea2486ccc6442af82">_TIM1_CC2NP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga27f9eb6ecbe8e37ea2486ccc6442af82"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 2 complementary output polarity [0] (in _TIM1_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga27f9eb6ecbe8e37ea2486ccc6442af82">More...</a><br /></td></tr>
<tr class="separator:ga27f9eb6ecbe8e37ea2486ccc6442af82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9832af9c20d515d57778eccf9f0fdee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9832af9c20d515d57778eccf9f0fdee9">_TIM1_CC3E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9832af9c20d515d57778eccf9f0fdee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 output enable [0] (in _TIM1_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9832af9c20d515d57778eccf9f0fdee9">More...</a><br /></td></tr>
<tr class="separator:ga9832af9c20d515d57778eccf9f0fdee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230f36ae2d557aa98efc68477a5c3ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga230f36ae2d557aa98efc68477a5c3ef7">_TIM1_CC3P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga230f36ae2d557aa98efc68477a5c3ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 output polarity [0] (in _TIM1_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga230f36ae2d557aa98efc68477a5c3ef7">More...</a><br /></td></tr>
<tr class="separator:ga230f36ae2d557aa98efc68477a5c3ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d131cfd8c1c17bab0e139d1c3a231b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga91d131cfd8c1c17bab0e139d1c3a231b">_TIM1_CC3NE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga91d131cfd8c1c17bab0e139d1c3a231b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 complementary output enable [0] (in _TIM1_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga91d131cfd8c1c17bab0e139d1c3a231b">More...</a><br /></td></tr>
<tr class="separator:ga91d131cfd8c1c17bab0e139d1c3a231b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e9dc33bc4d75becd87fa7bcccb0cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01e9dc33bc4d75becd87fa7bcccb0cce">_TIM1_CC3NP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga01e9dc33bc4d75becd87fa7bcccb0cce"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 3 complementary output polarity [0] (in _TIM1_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga01e9dc33bc4d75becd87fa7bcccb0cce">More...</a><br /></td></tr>
<tr class="separator:ga01e9dc33bc4d75becd87fa7bcccb0cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88276d7bb4c8f3201a0734ccd86ed07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88276d7bb4c8f3201a0734ccd86ed07b">_TIM1_CC4E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga88276d7bb4c8f3201a0734ccd86ed07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 4 output enable [0] (in _TIM1_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga88276d7bb4c8f3201a0734ccd86ed07b">More...</a><br /></td></tr>
<tr class="separator:ga88276d7bb4c8f3201a0734ccd86ed07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b2ac6d78673ed93d7e201e3fe396bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95b2ac6d78673ed93d7e201e3fe396bb">_TIM1_CC4P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga95b2ac6d78673ed93d7e201e3fe396bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Capture/compare 4 output polarity [0] (in _TIM1_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga95b2ac6d78673ed93d7e201e3fe396bb">More...</a><br /></td></tr>
<tr class="separator:ga95b2ac6d78673ed93d7e201e3fe396bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407c21eb3c520892f932b28520c62c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga407c21eb3c520892f932b28520c62c62">_TIM1_LOCK</a>&#160;&#160;&#160;((int8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga407c21eb3c520892f932b28520c62c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Lock configuration [1:0] (in _TIM1_BKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga407c21eb3c520892f932b28520c62c62">More...</a><br /></td></tr>
<tr class="separator:ga407c21eb3c520892f932b28520c62c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc83229fa684f370ace5c21f9e35f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaacc83229fa684f370ace5c21f9e35f67">_TIM1_LOCK0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaacc83229fa684f370ace5c21f9e35f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Lock configuration [0] (in _TIM1_BKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaacc83229fa684f370ace5c21f9e35f67">More...</a><br /></td></tr>
<tr class="separator:gaacc83229fa684f370ace5c21f9e35f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4e8059ce64218d6712a35b18ada985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafe4e8059ce64218d6712a35b18ada985">_TIM1_LOCK1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafe4e8059ce64218d6712a35b18ada985"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Lock configuration [1] (in _TIM1_BKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafe4e8059ce64218d6712a35b18ada985">More...</a><br /></td></tr>
<tr class="separator:gafe4e8059ce64218d6712a35b18ada985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ddc2130fff6fdaf25b968426836777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8ddc2130fff6fdaf25b968426836777">_TIM1_OSSI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf8ddc2130fff6fdaf25b968426836777"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Off state selection for idle mode [0] (in _TIM1_BKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8ddc2130fff6fdaf25b968426836777">More...</a><br /></td></tr>
<tr class="separator:gaf8ddc2130fff6fdaf25b968426836777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6311496bbfbe49a0251f12444f1738a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6311496bbfbe49a0251f12444f1738a7">_TIM1_OSSR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6311496bbfbe49a0251f12444f1738a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Off state selection for Run mode [0] (in _TIM1_BKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6311496bbfbe49a0251f12444f1738a7">More...</a><br /></td></tr>
<tr class="separator:ga6311496bbfbe49a0251f12444f1738a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bd4c92793920464d86870bf3f02c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab6bd4c92793920464d86870bf3f02c77">_TIM1_BKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab6bd4c92793920464d86870bf3f02c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break enable [0] (in _TIM1_BKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab6bd4c92793920464d86870bf3f02c77">More...</a><br /></td></tr>
<tr class="separator:gab6bd4c92793920464d86870bf3f02c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85615bee95b5899f8203ca834bd9dcff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85615bee95b5899f8203ca834bd9dcff">_TIM1_BKP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga85615bee95b5899f8203ca834bd9dcff"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Break polarity [0] (in _TIM1_BKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85615bee95b5899f8203ca834bd9dcff">More...</a><br /></td></tr>
<tr class="separator:ga85615bee95b5899f8203ca834bd9dcff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f74c98eec97cd6058bd742ed213ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga34f74c98eec97cd6058bd742ed213ef1">_TIM1_AOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga34f74c98eec97cd6058bd742ed213ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Automatic output enable [0] (in _TIM1_BKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga34f74c98eec97cd6058bd742ed213ef1">More...</a><br /></td></tr>
<tr class="separator:ga34f74c98eec97cd6058bd742ed213ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874051c91085f55fc3f4b8e2b8159e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga874051c91085f55fc3f4b8e2b8159e6b">_TIM1_MOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga874051c91085f55fc3f4b8e2b8159e6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Main output enable [0] (in _TIM1_BKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga874051c91085f55fc3f4b8e2b8159e6b">More...</a><br /></td></tr>
<tr class="separator:ga874051c91085f55fc3f4b8e2b8159e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b5f0eec11b9fc99d4fa90138d25be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33b5f0eec11b9fc99d4fa90138d25be9">_TIM1_OIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga33b5f0eec11b9fc99d4fa90138d25be9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 1 (OC1 output) [0] (in _TIM1_OISR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga33b5f0eec11b9fc99d4fa90138d25be9">More...</a><br /></td></tr>
<tr class="separator:ga33b5f0eec11b9fc99d4fa90138d25be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419f8beb7f88b5ca309099a78c245f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga419f8beb7f88b5ca309099a78c245f3b">_TIM1_OIS1N</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga419f8beb7f88b5ca309099a78c245f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 1 (OC1N output) [0] (in _TIM1_OISR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga419f8beb7f88b5ca309099a78c245f3b">More...</a><br /></td></tr>
<tr class="separator:ga419f8beb7f88b5ca309099a78c245f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9bbc707cbe8a963cc2a1a380079f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b9bbc707cbe8a963cc2a1a380079f05">_TIM1_OIS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga0b9bbc707cbe8a963cc2a1a380079f05"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 2 (OC2 output) [0] (in _TIM1_OISR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b9bbc707cbe8a963cc2a1a380079f05">More...</a><br /></td></tr>
<tr class="separator:ga0b9bbc707cbe8a963cc2a1a380079f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2bc0525096ed79a55cc59d8b89118cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab2bc0525096ed79a55cc59d8b89118cd">_TIM1_OIS2N</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab2bc0525096ed79a55cc59d8b89118cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 2 (OC2N output) [0] (in _TIM1_OISR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab2bc0525096ed79a55cc59d8b89118cd">More...</a><br /></td></tr>
<tr class="separator:gab2bc0525096ed79a55cc59d8b89118cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fedba950f2679e5117e40b2c0f0762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07fedba950f2679e5117e40b2c0f0762">_TIM1_OIS3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga07fedba950f2679e5117e40b2c0f0762"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 3 (OC3 output) [0] (in _TIM1_OISR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07fedba950f2679e5117e40b2c0f0762">More...</a><br /></td></tr>
<tr class="separator:ga07fedba950f2679e5117e40b2c0f0762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd03d7b724dd9755377f0061bafc9242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabd03d7b724dd9755377f0061bafc9242">_TIM1_OIS3N</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabd03d7b724dd9755377f0061bafc9242"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 3 (OC3N output) [0] (in _TIM1_OISR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabd03d7b724dd9755377f0061bafc9242">More...</a><br /></td></tr>
<tr class="separator:gabd03d7b724dd9755377f0061bafc9242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e14fc713fc9e1d6ca728852c68dd53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e14fc713fc9e1d6ca728852c68dd53f">_TIM1_OIS4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2e14fc713fc9e1d6ca728852c68dd53f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 Output idle state 4 (OC4 output) [0] (in _TIM1_OISR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e14fc713fc9e1d6ca728852c68dd53f">More...</a><br /></td></tr>
<tr class="separator:ga2e14fc713fc9e1d6ca728852c68dd53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0a6ebdd503a9d2a226b262ea8e063b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a0a6ebdd503a9d2a226b262ea8e063b">_TIM2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m2__t.html">TIM2_t</a>,    <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>)</td></tr>
<tr class="memdesc:ga6a0a6ebdd503a9d2a226b262ea8e063b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a0a6ebdd503a9d2a226b262ea8e063b">More...</a><br /></td></tr>
<tr class="separator:ga6a0a6ebdd503a9d2a226b262ea8e063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259ff2028d576b62fb2f65de582dd10f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga259ff2028d576b62fb2f65de582dd10f">_TIM2_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga259ff2028d576b62fb2f65de582dd10f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga259ff2028d576b62fb2f65de582dd10f">More...</a><br /></td></tr>
<tr class="separator:ga259ff2028d576b62fb2f65de582dd10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db0bff36d08f4d61ac8908896310fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5db0bff36d08f4d61ac8908896310fc2">_TIM2_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga5db0bff36d08f4d61ac8908896310fc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5db0bff36d08f4d61ac8908896310fc2">More...</a><br /></td></tr>
<tr class="separator:ga5db0bff36d08f4d61ac8908896310fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086ab0027ced0aecf235f8b3ff687240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga086ab0027ced0aecf235f8b3ff687240">_TIM2_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga086ab0027ced0aecf235f8b3ff687240"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga086ab0027ced0aecf235f8b3ff687240">More...</a><br /></td></tr>
<tr class="separator:ga086ab0027ced0aecf235f8b3ff687240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98846caaf5051f3c41f004e3d3a2765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab98846caaf5051f3c41f004e3d3a2765">_TIM2_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gab98846caaf5051f3c41f004e3d3a2765"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab98846caaf5051f3c41f004e3d3a2765">More...</a><br /></td></tr>
<tr class="separator:gab98846caaf5051f3c41f004e3d3a2765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84afe2e3ed990fbbd3e46aff3102085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae84afe2e3ed990fbbd3e46aff3102085">_TIM2_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gae84afe2e3ed990fbbd3e46aff3102085"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Event generation register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae84afe2e3ed990fbbd3e46aff3102085">More...</a><br /></td></tr>
<tr class="separator:gae84afe2e3ed990fbbd3e46aff3102085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286474ac74d8c46a6a1e24f457e7ea69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga286474ac74d8c46a6a1e24f457e7ea69">_TIM2_CCMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga286474ac74d8c46a6a1e24f457e7ea69"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga286474ac74d8c46a6a1e24f457e7ea69">More...</a><br /></td></tr>
<tr class="separator:ga286474ac74d8c46a6a1e24f457e7ea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163e32eacbda611a1cd4bbd25d6b3ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga163e32eacbda611a1cd4bbd25d6b3ed4">_TIM2_CCMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga163e32eacbda611a1cd4bbd25d6b3ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga163e32eacbda611a1cd4bbd25d6b3ed4">More...</a><br /></td></tr>
<tr class="separator:ga163e32eacbda611a1cd4bbd25d6b3ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec52f5187ff098a309343527cc3b551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ec52f5187ff098a309343527cc3b551">_TIM2_CCMR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga2ec52f5187ff098a309343527cc3b551"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2ec52f5187ff098a309343527cc3b551">More...</a><br /></td></tr>
<tr class="separator:ga2ec52f5187ff098a309343527cc3b551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f076ff80f1cefa4ebe006805475a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4f076ff80f1cefa4ebe006805475a1b">_TIM2_CCER1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gaf4f076ff80f1cefa4ebe006805475a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4f076ff80f1cefa4ebe006805475a1b">More...</a><br /></td></tr>
<tr class="separator:gaf4f076ff80f1cefa4ebe006805475a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0471f5424ddf5aba338716d75192a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0471f5424ddf5aba338716d75192a62">_TIM2_CCER2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gad0471f5424ddf5aba338716d75192a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad0471f5424ddf5aba338716d75192a62">More...</a><br /></td></tr>
<tr class="separator:gad0471f5424ddf5aba338716d75192a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad088902b227c5e0ea66b534917900c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad088902b227c5e0ea66b534917900c58">_TIM2_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gad088902b227c5e0ea66b534917900c58"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad088902b227c5e0ea66b534917900c58">More...</a><br /></td></tr>
<tr class="separator:gad088902b227c5e0ea66b534917900c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de76a27d9f851cdef1874e594dc0729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8de76a27d9f851cdef1874e594dc0729">_TIM2_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:ga8de76a27d9f851cdef1874e594dc0729"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8de76a27d9f851cdef1874e594dc0729">More...</a><br /></td></tr>
<tr class="separator:ga8de76a27d9f851cdef1874e594dc0729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ac311914213e0346adb82d72e66cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43ac311914213e0346adb82d72e66cd9">_TIM2_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga43ac311914213e0346adb82d72e66cd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 clock prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga43ac311914213e0346adb82d72e66cd9">More...</a><br /></td></tr>
<tr class="separator:ga43ac311914213e0346adb82d72e66cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6557578ddcf9a7d6b3336fd11ce68b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6557578ddcf9a7d6b3336fd11ce68b7">_TIM2_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:gad6557578ddcf9a7d6b3336fd11ce68b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad6557578ddcf9a7d6b3336fd11ce68b7">More...</a><br /></td></tr>
<tr class="separator:gad6557578ddcf9a7d6b3336fd11ce68b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b366186cfa83bf1b39eecca607e1092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b366186cfa83bf1b39eecca607e1092">_TIM2_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga6b366186cfa83bf1b39eecca607e1092"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b366186cfa83bf1b39eecca607e1092">More...</a><br /></td></tr>
<tr class="separator:ga6b366186cfa83bf1b39eecca607e1092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca425c741ad29ec4228bc7f15fb203cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca425c741ad29ec4228bc7f15fb203cc">_TIM2_CCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:gaca425c741ad29ec4228bc7f15fb203cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaca425c741ad29ec4228bc7f15fb203cc">More...</a><br /></td></tr>
<tr class="separator:gaca425c741ad29ec4228bc7f15fb203cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59c0e55382db47c8c958688036a50a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad59c0e55382db47c8c958688036a50a7">_TIM2_CCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:gad59c0e55382db47c8c958688036a50a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad59c0e55382db47c8c958688036a50a7">More...</a><br /></td></tr>
<tr class="separator:gad59c0e55382db47c8c958688036a50a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d67a0d3d61549e2bf55f6bff441eab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d67a0d3d61549e2bf55f6bff441eab5">_TIM2_CCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:ga2d67a0d3d61549e2bf55f6bff441eab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d67a0d3d61549e2bf55f6bff441eab5">More...</a><br /></td></tr>
<tr class="separator:ga2d67a0d3d61549e2bf55f6bff441eab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fb42f2cc04ceb0e43c57a0eb678222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8fb42f2cc04ceb0e43c57a0eb678222">_TIM2_CCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:gac8fb42f2cc04ceb0e43c57a0eb678222"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8fb42f2cc04ceb0e43c57a0eb678222">More...</a><br /></td></tr>
<tr class="separator:gac8fb42f2cc04ceb0e43c57a0eb678222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4d432f3b27ff3823ce379e55d17a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e4d432f3b27ff3823ce379e55d17a17">_TIM2_CCR3H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga5e4d432f3b27ff3823ce379e55d17a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 3 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e4d432f3b27ff3823ce379e55d17a17">More...</a><br /></td></tr>
<tr class="separator:ga5e4d432f3b27ff3823ce379e55d17a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33abb29556e64c5ce26ca33cd1c223e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33abb29556e64c5ce26ca33cd1c223e8">_TIM2_CCR3L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:ga33abb29556e64c5ce26ca33cd1c223e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 3 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga33abb29556e64c5ce26ca33cd1c223e8">More...</a><br /></td></tr>
<tr class="separator:ga33abb29556e64c5ce26ca33cd1c223e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd257efd4630bea294ceb69be8a9c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fd257efd4630bea294ceb69be8a9c95">_TIM2_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3fd257efd4630bea294ceb69be8a9c95"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fd257efd4630bea294ceb69be8a9c95">More...</a><br /></td></tr>
<tr class="separator:ga3fd257efd4630bea294ceb69be8a9c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a610d5292dd04abed7de2f6fc5c804a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a610d5292dd04abed7de2f6fc5c804a">_TIM2_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0a610d5292dd04abed7de2f6fc5c804a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a610d5292dd04abed7de2f6fc5c804a">More...</a><br /></td></tr>
<tr class="separator:ga0a610d5292dd04abed7de2f6fc5c804a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d9a5ad8c582f401afd6712277714dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48d9a5ad8c582f401afd6712277714dd">_TIM2_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga48d9a5ad8c582f401afd6712277714dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga48d9a5ad8c582f401afd6712277714dd">More...</a><br /></td></tr>
<tr class="separator:ga48d9a5ad8c582f401afd6712277714dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd56e7836e5986613b08c311209aa048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacd56e7836e5986613b08c311209aa048">_TIM2_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacd56e7836e5986613b08c311209aa048"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacd56e7836e5986613b08c311209aa048">More...</a><br /></td></tr>
<tr class="separator:gacd56e7836e5986613b08c311209aa048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f55252472e1149bc1556b879a530db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f55252472e1149bc1556b879a530db0">_TIM2_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1f55252472e1149bc1556b879a530db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Event generation register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f55252472e1149bc1556b879a530db0">More...</a><br /></td></tr>
<tr class="separator:ga1f55252472e1149bc1556b879a530db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae562fb9eb8d258557dbc398ac196728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae562fb9eb8d258557dbc398ac196728">_TIM2_CCMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaae562fb9eb8d258557dbc398ac196728"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae562fb9eb8d258557dbc398ac196728">More...</a><br /></td></tr>
<tr class="separator:gaae562fb9eb8d258557dbc398ac196728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09798015a68ecbc5b5f057cfa9268d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09798015a68ecbc5b5f057cfa9268d62">_TIM2_CCMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga09798015a68ecbc5b5f057cfa9268d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga09798015a68ecbc5b5f057cfa9268d62">More...</a><br /></td></tr>
<tr class="separator:ga09798015a68ecbc5b5f057cfa9268d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a596371402a7a2ae2c8c7ae91ac60c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a596371402a7a2ae2c8c7ae91ac60c2">_TIM2_CCMR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9a596371402a7a2ae2c8c7ae91ac60c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a596371402a7a2ae2c8c7ae91ac60c2">More...</a><br /></td></tr>
<tr class="separator:ga9a596371402a7a2ae2c8c7ae91ac60c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da3ff9d87075fd1b11d4c43e182a110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4da3ff9d87075fd1b11d4c43e182a110">_TIM2_CCER1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4da3ff9d87075fd1b11d4c43e182a110"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4da3ff9d87075fd1b11d4c43e182a110">More...</a><br /></td></tr>
<tr class="separator:ga4da3ff9d87075fd1b11d4c43e182a110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ad631e88a793551f93a24af61058a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5ad631e88a793551f93a24af61058a0">_TIM2_CCER2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae5ad631e88a793551f93a24af61058a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae5ad631e88a793551f93a24af61058a0">More...</a><br /></td></tr>
<tr class="separator:gae5ad631e88a793551f93a24af61058a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80aaf76548b5b529c76de7ce93b0a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf80aaf76548b5b529c76de7ce93b0a03">_TIM2_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf80aaf76548b5b529c76de7ce93b0a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf80aaf76548b5b529c76de7ce93b0a03">More...</a><br /></td></tr>
<tr class="separator:gaf80aaf76548b5b529c76de7ce93b0a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2bfe06586787c41fe1596fbf4aeaf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c2bfe06586787c41fe1596fbf4aeaf0">_TIM2_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1c2bfe06586787c41fe1596fbf4aeaf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c2bfe06586787c41fe1596fbf4aeaf0">More...</a><br /></td></tr>
<tr class="separator:ga1c2bfe06586787c41fe1596fbf4aeaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d4fe296823929c8e0d8e42f79f8337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8d4fe296823929c8e0d8e42f79f8337">_TIM2_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac8d4fe296823929c8e0d8e42f79f8337"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 clock prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8d4fe296823929c8e0d8e42f79f8337">More...</a><br /></td></tr>
<tr class="separator:gac8d4fe296823929c8e0d8e42f79f8337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a77d688b906af5fca8e2db58df5ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23a77d688b906af5fca8e2db58df5ea1">_TIM2_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga23a77d688b906af5fca8e2db58df5ea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga23a77d688b906af5fca8e2db58df5ea1">More...</a><br /></td></tr>
<tr class="separator:ga23a77d688b906af5fca8e2db58df5ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48df2e2a993a1d74dfdbb302c4b816ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48df2e2a993a1d74dfdbb302c4b816ee">_TIM2_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga48df2e2a993a1d74dfdbb302c4b816ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga48df2e2a993a1d74dfdbb302c4b816ee">More...</a><br /></td></tr>
<tr class="separator:ga48df2e2a993a1d74dfdbb302c4b816ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ee81caa1bf6619048160b0a72e9ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3ee81caa1bf6619048160b0a72e9ab7">_TIM2_CCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad3ee81caa1bf6619048160b0a72e9ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad3ee81caa1bf6619048160b0a72e9ab7">More...</a><br /></td></tr>
<tr class="separator:gad3ee81caa1bf6619048160b0a72e9ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d7d0ca72818b15dead92db1969b2338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d7d0ca72818b15dead92db1969b2338">_TIM2_CCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8d7d0ca72818b15dead92db1969b2338"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d7d0ca72818b15dead92db1969b2338">More...</a><br /></td></tr>
<tr class="separator:ga8d7d0ca72818b15dead92db1969b2338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d007d28375d64296ecd236e7eb429f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa1d007d28375d64296ecd236e7eb429f">_TIM2_CCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa1d007d28375d64296ecd236e7eb429f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa1d007d28375d64296ecd236e7eb429f">More...</a><br /></td></tr>
<tr class="separator:gaa1d007d28375d64296ecd236e7eb429f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1b934ed7abb6ca2e71a409b6edb94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad1b934ed7abb6ca2e71a409b6edb94d">_TIM2_CCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaad1b934ed7abb6ca2e71a409b6edb94d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaad1b934ed7abb6ca2e71a409b6edb94d">More...</a><br /></td></tr>
<tr class="separator:gaad1b934ed7abb6ca2e71a409b6edb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793395eb274f86647ee81c4885acd94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga793395eb274f86647ee81c4885acd94e">_TIM2_CCR3H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga793395eb274f86647ee81c4885acd94e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 3 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga793395eb274f86647ee81c4885acd94e">More...</a><br /></td></tr>
<tr class="separator:ga793395eb274f86647ee81c4885acd94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d8d43909b1e7b1d0c6d9e832c8f8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga81d8d43909b1e7b1d0c6d9e832c8f8d4">_TIM2_CCR3L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga81d8d43909b1e7b1d0c6d9e832c8f8d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 3 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga81d8d43909b1e7b1d0c6d9e832c8f8d4">More...</a><br /></td></tr>
<tr class="separator:ga81d8d43909b1e7b1d0c6d9e832c8f8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0d54d3db419428ce9487555ec39a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d0d54d3db419428ce9487555ec39a86">_TIM2_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4d0d54d3db419428ce9487555ec39a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Counter enable [0] (in _TIM2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d0d54d3db419428ce9487555ec39a86">More...</a><br /></td></tr>
<tr class="separator:ga4d0d54d3db419428ce9487555ec39a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488ad93313916680e3367217c8a76146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga488ad93313916680e3367217c8a76146">_TIM2_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga488ad93313916680e3367217c8a76146"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update disable [0] (in _TIM2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga488ad93313916680e3367217c8a76146">More...</a><br /></td></tr>
<tr class="separator:ga488ad93313916680e3367217c8a76146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6acc91ac1d081ce0729457f87c48ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c6acc91ac1d081ce0729457f87c48ea">_TIM2_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2c6acc91ac1d081ce0729457f87c48ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update request source [0] (in _TIM2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c6acc91ac1d081ce0729457f87c48ea">More...</a><br /></td></tr>
<tr class="separator:ga2c6acc91ac1d081ce0729457f87c48ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb0fbb1fc52a314d983cf9f3ae2def9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabdb0fbb1fc52a314d983cf9f3ae2def9">_TIM2_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabdb0fbb1fc52a314d983cf9f3ae2def9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 One-pulse mode [0] (in _TIM2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabdb0fbb1fc52a314d983cf9f3ae2def9">More...</a><br /></td></tr>
<tr class="separator:gabdb0fbb1fc52a314d983cf9f3ae2def9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044541cbe466002090107ec9ab24ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2044541cbe466002090107ec9ab24ccb">_TIM2_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2044541cbe466002090107ec9ab24ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Auto-reload preload enable [0] (in _TIM2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2044541cbe466002090107ec9ab24ccb">More...</a><br /></td></tr>
<tr class="separator:ga2044541cbe466002090107ec9ab24ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5382e3368a17c164079e4a991aa2a679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5382e3368a17c164079e4a991aa2a679">_TIM2_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5382e3368a17c164079e4a991aa2a679"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update interrupt enable [0] (in _TIM2_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5382e3368a17c164079e4a991aa2a679">More...</a><br /></td></tr>
<tr class="separator:ga5382e3368a17c164079e4a991aa2a679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a0d687d3894ea6b2cd0c032e76806e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga92a0d687d3894ea6b2cd0c032e76806e">_TIM2_CC1IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga92a0d687d3894ea6b2cd0c032e76806e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 interrupt enable [0] (in _TIM2_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga92a0d687d3894ea6b2cd0c032e76806e">More...</a><br /></td></tr>
<tr class="separator:ga92a0d687d3894ea6b2cd0c032e76806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c07b080b18f9c3d80a9e7a79ad716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb0c07b080b18f9c3d80a9e7a79ad716">_TIM2_CC2IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeb0c07b080b18f9c3d80a9e7a79ad716"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 interrupt enable [0] (in _TIM2_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb0c07b080b18f9c3d80a9e7a79ad716">More...</a><br /></td></tr>
<tr class="separator:gaeb0c07b080b18f9c3d80a9e7a79ad716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd5e2fefdcc14f33fcfb6257485090a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafd5e2fefdcc14f33fcfb6257485090a5">_TIM2_CC3IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gafd5e2fefdcc14f33fcfb6257485090a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 3 interrupt enable [0] (in _TIM2_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafd5e2fefdcc14f33fcfb6257485090a5">More...</a><br /></td></tr>
<tr class="separator:gafd5e2fefdcc14f33fcfb6257485090a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab335b7c6e170360ccb59f24c06c0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ab335b7c6e170360ccb59f24c06c0be">_TIM2_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5ab335b7c6e170360ccb59f24c06c0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update interrupt flag [0] (in _TIM2_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ab335b7c6e170360ccb59f24c06c0be">More...</a><br /></td></tr>
<tr class="separator:ga5ab335b7c6e170360ccb59f24c06c0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd20f65491c46ec6a314a1fbaf2e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96fd20f65491c46ec6a314a1fbaf2e12">_TIM2_CC1IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga96fd20f65491c46ec6a314a1fbaf2e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 interrupt flag [0] (in _TIM2_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga96fd20f65491c46ec6a314a1fbaf2e12">More...</a><br /></td></tr>
<tr class="separator:ga96fd20f65491c46ec6a314a1fbaf2e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fba008438299b220706d51b4fa4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga50fba008438299b220706d51b4fa4cad">_TIM2_CC2IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga50fba008438299b220706d51b4fa4cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 interrupt flag [0] (in _TIM2_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga50fba008438299b220706d51b4fa4cad">More...</a><br /></td></tr>
<tr class="separator:ga50fba008438299b220706d51b4fa4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76857d7a736f8b4b65f3c35596ba80e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga76857d7a736f8b4b65f3c35596ba80e5">_TIM2_CC3IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga76857d7a736f8b4b65f3c35596ba80e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 3 interrupt flag [0] (in _TIM2_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga76857d7a736f8b4b65f3c35596ba80e5">More...</a><br /></td></tr>
<tr class="separator:ga76857d7a736f8b4b65f3c35596ba80e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9481bbd7ca5da5eeb5e21f342957c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f9481bbd7ca5da5eeb5e21f342957c6">_TIM2_CC1OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0f9481bbd7ca5da5eeb5e21f342957c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 overcapture flag [0] (in _TIM2_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f9481bbd7ca5da5eeb5e21f342957c6">More...</a><br /></td></tr>
<tr class="separator:ga0f9481bbd7ca5da5eeb5e21f342957c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02879cf72726a4b9e6f6c0b262dbbec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga02879cf72726a4b9e6f6c0b262dbbec5">_TIM2_CC2OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga02879cf72726a4b9e6f6c0b262dbbec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 overcapture flag [0] (in _TIM2_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga02879cf72726a4b9e6f6c0b262dbbec5">More...</a><br /></td></tr>
<tr class="separator:ga02879cf72726a4b9e6f6c0b262dbbec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad73b69e0d2ff4b6fe2b495bcae1d1f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad73b69e0d2ff4b6fe2b495bcae1d1f9">_TIM2_CC3OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaad73b69e0d2ff4b6fe2b495bcae1d1f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 3 overcapture flag [0] (in _TIM2_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaad73b69e0d2ff4b6fe2b495bcae1d1f9">More...</a><br /></td></tr>
<tr class="separator:gaad73b69e0d2ff4b6fe2b495bcae1d1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5266adba8da88800d10a98c05a1bbf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5266adba8da88800d10a98c05a1bbf84">_TIM2_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5266adba8da88800d10a98c05a1bbf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update generation [0] (in _TIM2_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5266adba8da88800d10a98c05a1bbf84">More...</a><br /></td></tr>
<tr class="separator:ga5266adba8da88800d10a98c05a1bbf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e34e1bf126f5661c201715cf6097136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e34e1bf126f5661c201715cf6097136">_TIM2_CC1G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5e34e1bf126f5661c201715cf6097136"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 generation [0] (in _TIM2_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e34e1bf126f5661c201715cf6097136">More...</a><br /></td></tr>
<tr class="separator:ga5e34e1bf126f5661c201715cf6097136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2682ba3b1b677695f51397e17b3946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d2682ba3b1b677695f51397e17b3946">_TIM2_CC2G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3d2682ba3b1b677695f51397e17b3946"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 generation [0] (in _TIM2_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d2682ba3b1b677695f51397e17b3946">More...</a><br /></td></tr>
<tr class="separator:ga3d2682ba3b1b677695f51397e17b3946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a07143445aa58c5d8fac67384a64ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae6a07143445aa58c5d8fac67384a64ae">_TIM2_CC3G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae6a07143445aa58c5d8fac67384a64ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 3 generation [0] (in _TIM2_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae6a07143445aa58c5d8fac67384a64ae">More...</a><br /></td></tr>
<tr class="separator:gae6a07143445aa58c5d8fac67384a64ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e517956ceb92633eaf3be3ddb27039a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e517956ceb92633eaf3be3ddb27039a">_TIM2_CC1S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6e517956ceb92633eaf3be3ddb27039a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 1 selection [1:0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6e517956ceb92633eaf3be3ddb27039a">More...</a><br /></td></tr>
<tr class="separator:ga6e517956ceb92633eaf3be3ddb27039a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4919d1d2610955b18cffc74e8717c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1b4919d1d2610955b18cffc74e8717c8">_TIM2_CC1S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1b4919d1d2610955b18cffc74e8717c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 1 selection [0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1b4919d1d2610955b18cffc74e8717c8">More...</a><br /></td></tr>
<tr class="separator:ga1b4919d1d2610955b18cffc74e8717c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0084685f417ff1c3658edbc2be572dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0084685f417ff1c3658edbc2be572dff">_TIM2_CC1S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0084685f417ff1c3658edbc2be572dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 1 selection [1] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0084685f417ff1c3658edbc2be572dff">More...</a><br /></td></tr>
<tr class="separator:ga0084685f417ff1c3658edbc2be572dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456e651c5a48a00e8832616a4e89094f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga456e651c5a48a00e8832616a4e89094f">_TIM2_OC1PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga456e651c5a48a00e8832616a4e89094f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 preload enable [0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga456e651c5a48a00e8832616a4e89094f">More...</a><br /></td></tr>
<tr class="separator:ga456e651c5a48a00e8832616a4e89094f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5341aec01be144d3ef04ecaa05fe010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad5341aec01be144d3ef04ecaa05fe010">_TIM2_OC1M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad5341aec01be144d3ef04ecaa05fe010"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [2:0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad5341aec01be144d3ef04ecaa05fe010">More...</a><br /></td></tr>
<tr class="separator:gad5341aec01be144d3ef04ecaa05fe010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5d7aa290b72341120f4ff6c1aa1dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa5d7aa290b72341120f4ff6c1aa1dd5">_TIM2_OC1M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaaa5d7aa290b72341120f4ff6c1aa1dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa5d7aa290b72341120f4ff6c1aa1dd5">More...</a><br /></td></tr>
<tr class="separator:gaaa5d7aa290b72341120f4ff6c1aa1dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4a5f6e4ee6e938c8703debf90387b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e4a5f6e4ee6e938c8703debf90387b4">_TIM2_OC1M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0e4a5f6e4ee6e938c8703debf90387b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [1] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e4a5f6e4ee6e938c8703debf90387b4">More...</a><br /></td></tr>
<tr class="separator:ga0e4a5f6e4ee6e938c8703debf90387b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fca2ac40cfffc059112877322e26bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab2fca2ac40cfffc059112877322e26bb">_TIM2_OC1M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab2fca2ac40cfffc059112877322e26bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [2] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab2fca2ac40cfffc059112877322e26bb">More...</a><br /></td></tr>
<tr class="separator:gab2fca2ac40cfffc059112877322e26bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b59da9c390a86970f742766d8f33f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b59da9c390a86970f742766d8f33f8c">_TIM2_IC1PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7b59da9c390a86970f742766d8f33f8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 prescaler [1:0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7b59da9c390a86970f742766d8f33f8c">More...</a><br /></td></tr>
<tr class="separator:ga7b59da9c390a86970f742766d8f33f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c4c0cabc38009f19af2147a9f848e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97c4c0cabc38009f19af2147a9f848e3">_TIM2_IC1PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga97c4c0cabc38009f19af2147a9f848e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 prescaler [0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97c4c0cabc38009f19af2147a9f848e3">More...</a><br /></td></tr>
<tr class="separator:ga97c4c0cabc38009f19af2147a9f848e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500ae9648ad0d75fb2f4b84019cb178d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga500ae9648ad0d75fb2f4b84019cb178d">_TIM2_IC1PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga500ae9648ad0d75fb2f4b84019cb178d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 prescaler [1] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga500ae9648ad0d75fb2f4b84019cb178d">More...</a><br /></td></tr>
<tr class="separator:ga500ae9648ad0d75fb2f4b84019cb178d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0debc2aa30160bf7dce9c290eb8e3db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0debc2aa30160bf7dce9c290eb8e3db0">_TIM2_IC1F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0debc2aa30160bf7dce9c290eb8e3db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [3:0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0debc2aa30160bf7dce9c290eb8e3db0">More...</a><br /></td></tr>
<tr class="separator:ga0debc2aa30160bf7dce9c290eb8e3db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58593b26c52ab830701c34fc9d50caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab58593b26c52ab830701c34fc9d50caa">_TIM2_IC1F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab58593b26c52ab830701c34fc9d50caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [0] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab58593b26c52ab830701c34fc9d50caa">More...</a><br /></td></tr>
<tr class="separator:gab58593b26c52ab830701c34fc9d50caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ef1f1146bfb15e1221363a345e9855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1ef1f1146bfb15e1221363a345e9855">_TIM2_IC1F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae1ef1f1146bfb15e1221363a345e9855"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [1] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae1ef1f1146bfb15e1221363a345e9855">More...</a><br /></td></tr>
<tr class="separator:gae1ef1f1146bfb15e1221363a345e9855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21d7d9149960e25f574d43517e8b17e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf21d7d9149960e25f574d43517e8b17e">_TIM2_IC1F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf21d7d9149960e25f574d43517e8b17e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [2] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf21d7d9149960e25f574d43517e8b17e">More...</a><br /></td></tr>
<tr class="separator:gaf21d7d9149960e25f574d43517e8b17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5fafe163fa624296c6c86e4365f0dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5fafe163fa624296c6c86e4365f0dca">_TIM2_IC1F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa5fafe163fa624296c6c86e4365f0dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [3] (in _TIM2_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5fafe163fa624296c6c86e4365f0dca">More...</a><br /></td></tr>
<tr class="separator:gaa5fafe163fa624296c6c86e4365f0dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913b74bc4a812b082c40e0581053c805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga913b74bc4a812b082c40e0581053c805">_TIM2_CC2S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga913b74bc4a812b082c40e0581053c805"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 2 selection [1:0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga913b74bc4a812b082c40e0581053c805">More...</a><br /></td></tr>
<tr class="separator:ga913b74bc4a812b082c40e0581053c805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga570e9c1366cdeeedae3a3319175edad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga570e9c1366cdeeedae3a3319175edad3">_TIM2_CC2S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga570e9c1366cdeeedae3a3319175edad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 2 selection [0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga570e9c1366cdeeedae3a3319175edad3">More...</a><br /></td></tr>
<tr class="separator:ga570e9c1366cdeeedae3a3319175edad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e558aaed3a44682dfee40271bcc1945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e558aaed3a44682dfee40271bcc1945">_TIM2_CC2S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0e558aaed3a44682dfee40271bcc1945"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 2 selection [1] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0e558aaed3a44682dfee40271bcc1945">More...</a><br /></td></tr>
<tr class="separator:ga0e558aaed3a44682dfee40271bcc1945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0285ff1ff8e499c9733fb1b4e6ee6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa0285ff1ff8e499c9733fb1b4e6ee6cd">_TIM2_OC2PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa0285ff1ff8e499c9733fb1b4e6ee6cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 preload enable [0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa0285ff1ff8e499c9733fb1b4e6ee6cd">More...</a><br /></td></tr>
<tr class="separator:gaa0285ff1ff8e499c9733fb1b4e6ee6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847971ea717ff933285397c7bb000afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga847971ea717ff933285397c7bb000afa">_TIM2_OC2M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga847971ea717ff933285397c7bb000afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [2:0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga847971ea717ff933285397c7bb000afa">More...</a><br /></td></tr>
<tr class="separator:ga847971ea717ff933285397c7bb000afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa224e2148ffefd81fbaf64a57692293c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa224e2148ffefd81fbaf64a57692293c">_TIM2_OC2M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa224e2148ffefd81fbaf64a57692293c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa224e2148ffefd81fbaf64a57692293c">More...</a><br /></td></tr>
<tr class="separator:gaa224e2148ffefd81fbaf64a57692293c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c83bdae5c141c781e4e5a53a5a991e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c83bdae5c141c781e4e5a53a5a991e4">_TIM2_OC2M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8c83bdae5c141c781e4e5a53a5a991e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [1] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c83bdae5c141c781e4e5a53a5a991e4">More...</a><br /></td></tr>
<tr class="separator:ga8c83bdae5c141c781e4e5a53a5a991e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612781df9c577e0cdbb1b7651e144937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga612781df9c577e0cdbb1b7651e144937">_TIM2_OC2M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga612781df9c577e0cdbb1b7651e144937"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [2] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga612781df9c577e0cdbb1b7651e144937">More...</a><br /></td></tr>
<tr class="separator:ga612781df9c577e0cdbb1b7651e144937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa27f32a861b6f013414fa4c52cebca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaffa27f32a861b6f013414fa4c52cebca">_TIM2_IC2PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaffa27f32a861b6f013414fa4c52cebca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 prescaler [1:0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaffa27f32a861b6f013414fa4c52cebca">More...</a><br /></td></tr>
<tr class="separator:gaffa27f32a861b6f013414fa4c52cebca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e4b4fc13b8ef669afcbf208e34435f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga38e4b4fc13b8ef669afcbf208e34435f">_TIM2_IC2PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga38e4b4fc13b8ef669afcbf208e34435f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 prescaler [0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga38e4b4fc13b8ef669afcbf208e34435f">More...</a><br /></td></tr>
<tr class="separator:ga38e4b4fc13b8ef669afcbf208e34435f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456380e16c62e3c7e4e843320d7545b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga456380e16c62e3c7e4e843320d7545b1">_TIM2_IC2PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga456380e16c62e3c7e4e843320d7545b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 prescaler [1] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga456380e16c62e3c7e4e843320d7545b1">More...</a><br /></td></tr>
<tr class="separator:ga456380e16c62e3c7e4e843320d7545b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613d6d1532814927c546c8facf4174c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga613d6d1532814927c546c8facf4174c6">_TIM2_IC2F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga613d6d1532814927c546c8facf4174c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [3:0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga613d6d1532814927c546c8facf4174c6">More...</a><br /></td></tr>
<tr class="separator:ga613d6d1532814927c546c8facf4174c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc27cec3aeb0c7576642a2e89bebd699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabc27cec3aeb0c7576642a2e89bebd699">_TIM2_IC2F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabc27cec3aeb0c7576642a2e89bebd699"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [0] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabc27cec3aeb0c7576642a2e89bebd699">More...</a><br /></td></tr>
<tr class="separator:gabc27cec3aeb0c7576642a2e89bebd699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38915038f33a0040b3182604c023143d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga38915038f33a0040b3182604c023143d">_TIM2_IC2F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga38915038f33a0040b3182604c023143d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [1] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga38915038f33a0040b3182604c023143d">More...</a><br /></td></tr>
<tr class="separator:ga38915038f33a0040b3182604c023143d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb6267a07239bfa0582a016e0a6edc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1cb6267a07239bfa0582a016e0a6edc7">_TIM2_IC2F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1cb6267a07239bfa0582a016e0a6edc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [2] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1cb6267a07239bfa0582a016e0a6edc7">More...</a><br /></td></tr>
<tr class="separator:ga1cb6267a07239bfa0582a016e0a6edc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1114956c2e25e5e14adc053e3c5bbaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1114956c2e25e5e14adc053e3c5bbaf2">_TIM2_IC2F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1114956c2e25e5e14adc053e3c5bbaf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [3] (in _TIM2_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1114956c2e25e5e14adc053e3c5bbaf2">More...</a><br /></td></tr>
<tr class="separator:ga1114956c2e25e5e14adc053e3c5bbaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7abf88abbf5ff509181c2963043e775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae7abf88abbf5ff509181c2963043e775">_TIM2_CC3S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae7abf88abbf5ff509181c2963043e775"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 3 selection [1:0] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae7abf88abbf5ff509181c2963043e775">More...</a><br /></td></tr>
<tr class="separator:gae7abf88abbf5ff509181c2963043e775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f47b51ab4591353acf3545515a6786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga69f47b51ab4591353acf3545515a6786">_TIM2_CC3S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga69f47b51ab4591353acf3545515a6786"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 3 selection [0] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga69f47b51ab4591353acf3545515a6786">More...</a><br /></td></tr>
<tr class="separator:ga69f47b51ab4591353acf3545515a6786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c7433d3c9f5ce566d6451629d06ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0c7433d3c9f5ce566d6451629d06ba9">_TIM2_CC3S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad0c7433d3c9f5ce566d6451629d06ba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 3 selection [1] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad0c7433d3c9f5ce566d6451629d06ba9">More...</a><br /></td></tr>
<tr class="separator:gad0c7433d3c9f5ce566d6451629d06ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbaa0935ef295c1bfe57e0c272f1dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadbaa0935ef295c1bfe57e0c272f1dd43">_TIM2_OC3PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gadbaa0935ef295c1bfe57e0c272f1dd43"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 preload enable [0] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadbaa0935ef295c1bfe57e0c272f1dd43">More...</a><br /></td></tr>
<tr class="separator:gadbaa0935ef295c1bfe57e0c272f1dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7a70064670913a38f18830ff23b22b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e7a70064670913a38f18830ff23b22b">_TIM2_OC3M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8e7a70064670913a38f18830ff23b22b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [2:0] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e7a70064670913a38f18830ff23b22b">More...</a><br /></td></tr>
<tr class="separator:ga8e7a70064670913a38f18830ff23b22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05816f66beeba6380ddd8b8f1242540f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05816f66beeba6380ddd8b8f1242540f">_TIM2_OC3M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga05816f66beeba6380ddd8b8f1242540f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [0] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga05816f66beeba6380ddd8b8f1242540f">More...</a><br /></td></tr>
<tr class="separator:ga05816f66beeba6380ddd8b8f1242540f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c81341dc72b7110521def563b5a1a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c81341dc72b7110521def563b5a1a59">_TIM2_OC3M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1c81341dc72b7110521def563b5a1a59"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [1] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c81341dc72b7110521def563b5a1a59">More...</a><br /></td></tr>
<tr class="separator:ga1c81341dc72b7110521def563b5a1a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004f1f006d2d96f112a6c9c503b62a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga004f1f006d2d96f112a6c9c503b62a4b">_TIM2_OC3M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga004f1f006d2d96f112a6c9c503b62a4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [2] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga004f1f006d2d96f112a6c9c503b62a4b">More...</a><br /></td></tr>
<tr class="separator:ga004f1f006d2d96f112a6c9c503b62a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0874521ac194284957cfd2c0c9075fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0874521ac194284957cfd2c0c9075fc">_TIM2_IC3PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab0874521ac194284957cfd2c0c9075fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 3 prescaler [1:0] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab0874521ac194284957cfd2c0c9075fc">More...</a><br /></td></tr>
<tr class="separator:gab0874521ac194284957cfd2c0c9075fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb0292bc3d96f99ee79840d58cb0183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5fb0292bc3d96f99ee79840d58cb0183">_TIM2_IC3PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5fb0292bc3d96f99ee79840d58cb0183"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 3 prescaler [0] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5fb0292bc3d96f99ee79840d58cb0183">More...</a><br /></td></tr>
<tr class="separator:ga5fb0292bc3d96f99ee79840d58cb0183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab93e5df2af47457026cdaacb1fd2975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab93e5df2af47457026cdaacb1fd2975">_TIM2_IC3PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaab93e5df2af47457026cdaacb1fd2975"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 3 prescaler [1] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaab93e5df2af47457026cdaacb1fd2975">More...</a><br /></td></tr>
<tr class="separator:gaab93e5df2af47457026cdaacb1fd2975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac73f86e50d04203455fd118f4ac54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeac73f86e50d04203455fd118f4ac54f">_TIM2_IC3F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaeac73f86e50d04203455fd118f4ac54f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [3:0] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeac73f86e50d04203455fd118f4ac54f">More...</a><br /></td></tr>
<tr class="separator:gaeac73f86e50d04203455fd118f4ac54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf1fb766ecee4d8a587a9624eb5e3ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0bf1fb766ecee4d8a587a9624eb5e3ec">_TIM2_IC3F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0bf1fb766ecee4d8a587a9624eb5e3ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [0] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0bf1fb766ecee4d8a587a9624eb5e3ec">More...</a><br /></td></tr>
<tr class="separator:ga0bf1fb766ecee4d8a587a9624eb5e3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc089b3e9a1f719eeb33653f4b000058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacc089b3e9a1f719eeb33653f4b000058">_TIM2_IC3F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacc089b3e9a1f719eeb33653f4b000058"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [1] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacc089b3e9a1f719eeb33653f4b000058">More...</a><br /></td></tr>
<tr class="separator:gacc089b3e9a1f719eeb33653f4b000058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd7ce9fd88e60557b4342d3064c6328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcd7ce9fd88e60557b4342d3064c6328">_TIM2_IC3F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gabcd7ce9fd88e60557b4342d3064c6328"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [2] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabcd7ce9fd88e60557b4342d3064c6328">More...</a><br /></td></tr>
<tr class="separator:gabcd7ce9fd88e60557b4342d3064c6328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1214bad4c7ad83ef9bf9d2b443252ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1214bad4c7ad83ef9bf9d2b443252ccd">_TIM2_IC3F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1214bad4c7ad83ef9bf9d2b443252ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 3 mode [3] (in _TIM2_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1214bad4c7ad83ef9bf9d2b443252ccd">More...</a><br /></td></tr>
<tr class="separator:ga1214bad4c7ad83ef9bf9d2b443252ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc3bf0bd0bdf589310aa79f1adf1912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dc3bf0bd0bdf589310aa79f1adf1912">_TIM2_CC1E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4dc3bf0bd0bdf589310aa79f1adf1912"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 output enable [0] (in _TIM2_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dc3bf0bd0bdf589310aa79f1adf1912">More...</a><br /></td></tr>
<tr class="separator:ga4dc3bf0bd0bdf589310aa79f1adf1912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f5c27bd074e6fd84e2cc2c4e2e45fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga92f5c27bd074e6fd84e2cc2c4e2e45fb">_TIM2_CC1P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga92f5c27bd074e6fd84e2cc2c4e2e45fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 output polarity [0] (in _TIM2_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga92f5c27bd074e6fd84e2cc2c4e2e45fb">More...</a><br /></td></tr>
<tr class="separator:ga92f5c27bd074e6fd84e2cc2c4e2e45fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa562baa4127b917bf6cc4e4ff4d7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadaa562baa4127b917bf6cc4e4ff4d7cc">_TIM2_CC2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gadaa562baa4127b917bf6cc4e4ff4d7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 output enable [0] (in _TIM2_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadaa562baa4127b917bf6cc4e4ff4d7cc">More...</a><br /></td></tr>
<tr class="separator:gadaa562baa4127b917bf6cc4e4ff4d7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a13347d8f9899461e694032adb6429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga25a13347d8f9899461e694032adb6429">_TIM2_CC2P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga25a13347d8f9899461e694032adb6429"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 output polarity [0] (in _TIM2_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga25a13347d8f9899461e694032adb6429">More...</a><br /></td></tr>
<tr class="separator:ga25a13347d8f9899461e694032adb6429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fa25b758ccd1e12c0b2fe3f83a7f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga92fa25b758ccd1e12c0b2fe3f83a7f4a">_TIM2_CC3E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga92fa25b758ccd1e12c0b2fe3f83a7f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 3 output enable [0] (in _TIM2_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga92fa25b758ccd1e12c0b2fe3f83a7f4a">More...</a><br /></td></tr>
<tr class="separator:ga92fa25b758ccd1e12c0b2fe3f83a7f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a604e693457c5f5dc012f37e32647bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a604e693457c5f5dc012f37e32647bb">_TIM2_CC3P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4a604e693457c5f5dc012f37e32647bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 3 output polarity [0] (in _TIM2_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a604e693457c5f5dc012f37e32647bb">More...</a><br /></td></tr>
<tr class="separator:ga4a604e693457c5f5dc012f37e32647bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004c5856d2f9b5652f4d9d063b7c8243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga004c5856d2f9b5652f4d9d063b7c8243">_TIM2_PSC</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga004c5856d2f9b5652f4d9d063b7c8243"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [3:0] (in _TIM2_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga004c5856d2f9b5652f4d9d063b7c8243">More...</a><br /></td></tr>
<tr class="separator:ga004c5856d2f9b5652f4d9d063b7c8243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502225b7737a5bd7b3567db621f6ddbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga502225b7737a5bd7b3567db621f6ddbb">_TIM2_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga502225b7737a5bd7b3567db621f6ddbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [0] (in _TIM2_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga502225b7737a5bd7b3567db621f6ddbb">More...</a><br /></td></tr>
<tr class="separator:ga502225b7737a5bd7b3567db621f6ddbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1d908f45a1de13e4b4c3d85a6d7640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafd1d908f45a1de13e4b4c3d85a6d7640">_TIM2_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafd1d908f45a1de13e4b4c3d85a6d7640"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [1] (in _TIM2_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafd1d908f45a1de13e4b4c3d85a6d7640">More...</a><br /></td></tr>
<tr class="separator:gafd1d908f45a1de13e4b4c3d85a6d7640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6000823df049fc87092f4f897df5031b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6000823df049fc87092f4f897df5031b">_TIM2_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6000823df049fc87092f4f897df5031b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [2] (in _TIM2_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6000823df049fc87092f4f897df5031b">More...</a><br /></td></tr>
<tr class="separator:ga6000823df049fc87092f4f897df5031b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1c920525230852a7c5d16cdc6aeb3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b1c920525230852a7c5d16cdc6aeb3e">_TIM2_PSC3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4b1c920525230852a7c5d16cdc6aeb3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [3] (in _TIM2_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b1c920525230852a7c5d16cdc6aeb3e">More...</a><br /></td></tr>
<tr class="separator:ga4b1c920525230852a7c5d16cdc6aeb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c74d48b0c680b04c101f30fa93f62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga01c74d48b0c680b04c101f30fa93f62e">_TIM3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m3__t.html">TIM3_t</a>,    <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>)</td></tr>
<tr class="memdesc:ga01c74d48b0c680b04c101f30fa93f62e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga01c74d48b0c680b04c101f30fa93f62e">More...</a><br /></td></tr>
<tr class="separator:ga01c74d48b0c680b04c101f30fa93f62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1bb3982e34724777baddc824fec35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gace1bb3982e34724777baddc824fec35c">_TIM3_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gace1bb3982e34724777baddc824fec35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gace1bb3982e34724777baddc824fec35c">More...</a><br /></td></tr>
<tr class="separator:gace1bb3982e34724777baddc824fec35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2da84a5310643b83dc6d34d52a0f8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2da84a5310643b83dc6d34d52a0f8ff">_TIM3_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaf2da84a5310643b83dc6d34d52a0f8ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2da84a5310643b83dc6d34d52a0f8ff">More...</a><br /></td></tr>
<tr class="separator:gaf2da84a5310643b83dc6d34d52a0f8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548194718109b478d0d8f4197994a7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga548194718109b478d0d8f4197994a7e4">_TIM3_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga548194718109b478d0d8f4197994a7e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga548194718109b478d0d8f4197994a7e4">More...</a><br /></td></tr>
<tr class="separator:ga548194718109b478d0d8f4197994a7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2273dc4deb160209c6de4f39b3b2491c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2273dc4deb160209c6de4f39b3b2491c">_TIM3_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga2273dc4deb160209c6de4f39b3b2491c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2273dc4deb160209c6de4f39b3b2491c">More...</a><br /></td></tr>
<tr class="separator:ga2273dc4deb160209c6de4f39b3b2491c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c07b9aba5c0ced387c7a94d8a9357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3c07b9aba5c0ced387c7a94d8a9357b">_TIM3_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaa3c07b9aba5c0ced387c7a94d8a9357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Event generation register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3c07b9aba5c0ced387c7a94d8a9357b">More...</a><br /></td></tr>
<tr class="separator:gaa3c07b9aba5c0ced387c7a94d8a9357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920a0f8eb2829ec7e06e91a776f812c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga920a0f8eb2829ec7e06e91a776f812c2">_TIM3_CCMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga920a0f8eb2829ec7e06e91a776f812c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga920a0f8eb2829ec7e06e91a776f812c2">More...</a><br /></td></tr>
<tr class="separator:ga920a0f8eb2829ec7e06e91a776f812c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155b6c97c2a7d3942c41d0b6ba7055a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga155b6c97c2a7d3942c41d0b6ba7055a5">_TIM3_CCMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga155b6c97c2a7d3942c41d0b6ba7055a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga155b6c97c2a7d3942c41d0b6ba7055a5">More...</a><br /></td></tr>
<tr class="separator:ga155b6c97c2a7d3942c41d0b6ba7055a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9655e7b0efa6e9bbcc48edfc774d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafb9655e7b0efa6e9bbcc48edfc774d95">_TIM3_CCER1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gafb9655e7b0efa6e9bbcc48edfc774d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare enable register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafb9655e7b0efa6e9bbcc48edfc774d95">More...</a><br /></td></tr>
<tr class="separator:gafb9655e7b0efa6e9bbcc48edfc774d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24436a8ff308cf3a813579763c9c4a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab24436a8ff308cf3a813579763c9c4a7">_TIM3_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gab24436a8ff308cf3a813579763c9c4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab24436a8ff308cf3a813579763c9c4a7">More...</a><br /></td></tr>
<tr class="separator:gab24436a8ff308cf3a813579763c9c4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119c92744b8385f712eab90fecca868f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga119c92744b8385f712eab90fecca868f">_TIM3_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:ga119c92744b8385f712eab90fecca868f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga119c92744b8385f712eab90fecca868f">More...</a><br /></td></tr>
<tr class="separator:ga119c92744b8385f712eab90fecca868f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f68c94e67e99cb7df7c246bbd445fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61f68c94e67e99cb7df7c246bbd445fa">_TIM3_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga61f68c94e67e99cb7df7c246bbd445fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga61f68c94e67e99cb7df7c246bbd445fa">More...</a><br /></td></tr>
<tr class="separator:ga61f68c94e67e99cb7df7c246bbd445fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa400ce95c4c0b46d489ca0af0b808a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa400ce95c4c0b46d489ca0af0b808a27">_TIM3_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:gaa400ce95c4c0b46d489ca0af0b808a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa400ce95c4c0b46d489ca0af0b808a27">More...</a><br /></td></tr>
<tr class="separator:gaa400ce95c4c0b46d489ca0af0b808a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0491aeea1a17862de2b628bb07b4a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0491aeea1a17862de2b628bb07b4a9db">_TIM3_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga0491aeea1a17862de2b628bb07b4a9db"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0491aeea1a17862de2b628bb07b4a9db">More...</a><br /></td></tr>
<tr class="separator:ga0491aeea1a17862de2b628bb07b4a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f6a8c45c1f65b9c91f6effab297488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga64f6a8c45c1f65b9c91f6effab297488">_TIM3_CCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga64f6a8c45c1f65b9c91f6effab297488"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga64f6a8c45c1f65b9c91f6effab297488">More...</a><br /></td></tr>
<tr class="separator:ga64f6a8c45c1f65b9c91f6effab297488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bffec9a6830f10118258fa75bf0c0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga77bffec9a6830f10118258fa75bf0c0d">_TIM3_CCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:ga77bffec9a6830f10118258fa75bf0c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga77bffec9a6830f10118258fa75bf0c0d">More...</a><br /></td></tr>
<tr class="separator:ga77bffec9a6830f10118258fa75bf0c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033e6c1e0bf90f6aee6cb805939f76ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga033e6c1e0bf90f6aee6cb805939f76ad">_TIM3_CCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:ga033e6c1e0bf90f6aee6cb805939f76ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga033e6c1e0bf90f6aee6cb805939f76ad">More...</a><br /></td></tr>
<tr class="separator:ga033e6c1e0bf90f6aee6cb805939f76ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f4662b7f205e5c1bbbda8c9050be8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga05f4662b7f205e5c1bbbda8c9050be8d">_TIM3_CCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_l10_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga05f4662b7f205e5c1bbbda8c9050be8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga05f4662b7f205e5c1bbbda8c9050be8d">More...</a><br /></td></tr>
<tr class="separator:ga05f4662b7f205e5c1bbbda8c9050be8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b6c244e6a2c82adebe6d8178885f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72b6c244e6a2c82adebe6d8178885f3f">_TIM3_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga72b6c244e6a2c82adebe6d8178885f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72b6c244e6a2c82adebe6d8178885f3f">More...</a><br /></td></tr>
<tr class="separator:ga72b6c244e6a2c82adebe6d8178885f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab219639b718fabdeee8ec3c5207fa46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab219639b718fabdeee8ec3c5207fa46c">_TIM3_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab219639b718fabdeee8ec3c5207fa46c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab219639b718fabdeee8ec3c5207fa46c">More...</a><br /></td></tr>
<tr class="separator:gab219639b718fabdeee8ec3c5207fa46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b4272cce1f61af5a52885cabc1aeb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0b4272cce1f61af5a52885cabc1aeb5">_TIM3_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab0b4272cce1f61af5a52885cabc1aeb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab0b4272cce1f61af5a52885cabc1aeb5">More...</a><br /></td></tr>
<tr class="separator:gab0b4272cce1f61af5a52885cabc1aeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df00e4bfedbb3d038e679b7e622e686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9df00e4bfedbb3d038e679b7e622e686">_TIM3_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9df00e4bfedbb3d038e679b7e622e686"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9df00e4bfedbb3d038e679b7e622e686">More...</a><br /></td></tr>
<tr class="separator:ga9df00e4bfedbb3d038e679b7e622e686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b3a59f8b9b65c3f9ecf0525b65ee86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3b3a59f8b9b65c3f9ecf0525b65ee86">_TIM3_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab3b3a59f8b9b65c3f9ecf0525b65ee86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Event generation register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab3b3a59f8b9b65c3f9ecf0525b65ee86">More...</a><br /></td></tr>
<tr class="separator:gab3b3a59f8b9b65c3f9ecf0525b65ee86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6a605ca631f74d274aeb575102ea43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea6a605ca631f74d274aeb575102ea43">_TIM3_CCMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaea6a605ca631f74d274aeb575102ea43"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaea6a605ca631f74d274aeb575102ea43">More...</a><br /></td></tr>
<tr class="separator:gaea6a605ca631f74d274aeb575102ea43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7726330e7db3ad7249b2b70bbd6b334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae7726330e7db3ad7249b2b70bbd6b334">_TIM3_CCMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae7726330e7db3ad7249b2b70bbd6b334"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae7726330e7db3ad7249b2b70bbd6b334">More...</a><br /></td></tr>
<tr class="separator:gae7726330e7db3ad7249b2b70bbd6b334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8d594f72a3c88e629424c4d7ece6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d8d594f72a3c88e629424c4d7ece6f8">_TIM3_CCER1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4d8d594f72a3c88e629424c4d7ece6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare enable register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d8d594f72a3c88e629424c4d7ece6f8">More...</a><br /></td></tr>
<tr class="separator:ga4d8d594f72a3c88e629424c4d7ece6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb9ee75391745193adbd0493f3a70f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bb9ee75391745193adbd0493f3a70f7">_TIM3_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9bb9ee75391745193adbd0493f3a70f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bb9ee75391745193adbd0493f3a70f7">More...</a><br /></td></tr>
<tr class="separator:ga9bb9ee75391745193adbd0493f3a70f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac60fb4197dbfa47d0aeee28aa58d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4ac60fb4197dbfa47d0aeee28aa58d0e">_TIM3_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4ac60fb4197dbfa47d0aeee28aa58d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4ac60fb4197dbfa47d0aeee28aa58d0e">More...</a><br /></td></tr>
<tr class="separator:ga4ac60fb4197dbfa47d0aeee28aa58d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff4543d4904b3141108b1eda0f6f079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ff4543d4904b3141108b1eda0f6f079">_TIM3_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8ff4543d4904b3141108b1eda0f6f079"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ff4543d4904b3141108b1eda0f6f079">More...</a><br /></td></tr>
<tr class="separator:ga8ff4543d4904b3141108b1eda0f6f079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb6c08e667789eb5c3e3b8eec36a411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaeb6c08e667789eb5c3e3b8eec36a411">_TIM3_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaaeb6c08e667789eb5c3e3b8eec36a411"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaeb6c08e667789eb5c3e3b8eec36a411">More...</a><br /></td></tr>
<tr class="separator:gaaeb6c08e667789eb5c3e3b8eec36a411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639a4e035e2a78c68eb947228629e7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga639a4e035e2a78c68eb947228629e7a9">_TIM3_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga639a4e035e2a78c68eb947228629e7a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga639a4e035e2a78c68eb947228629e7a9">More...</a><br /></td></tr>
<tr class="separator:ga639a4e035e2a78c68eb947228629e7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bda9f0d4c799132969818deb668f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4bda9f0d4c799132969818deb668f7a">_TIM3_CCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa4bda9f0d4c799132969818deb668f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4bda9f0d4c799132969818deb668f7a">More...</a><br /></td></tr>
<tr class="separator:gaa4bda9f0d4c799132969818deb668f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae42ea3cab2a39b5318089dab93f558d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae42ea3cab2a39b5318089dab93f558d">_TIM3_CCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaae42ea3cab2a39b5318089dab93f558d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae42ea3cab2a39b5318089dab93f558d">More...</a><br /></td></tr>
<tr class="separator:gaae42ea3cab2a39b5318089dab93f558d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215c2b4ddd1588fa06569da54a32e9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga215c2b4ddd1588fa06569da54a32e9c4">_TIM3_CCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga215c2b4ddd1588fa06569da54a32e9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga215c2b4ddd1588fa06569da54a32e9c4">More...</a><br /></td></tr>
<tr class="separator:ga215c2b4ddd1588fa06569da54a32e9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135adc82caf6a880274f3034954803df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga135adc82caf6a880274f3034954803df">_TIM3_CCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga135adc82caf6a880274f3034954803df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga135adc82caf6a880274f3034954803df">More...</a><br /></td></tr>
<tr class="separator:ga135adc82caf6a880274f3034954803df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c9c1799aff12dba3968a7a8a03b824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3c9c1799aff12dba3968a7a8a03b824">_TIM3_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa3c9c1799aff12dba3968a7a8a03b824"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Counter enable [0] (in _TIM3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa3c9c1799aff12dba3968a7a8a03b824">More...</a><br /></td></tr>
<tr class="separator:gaa3c9c1799aff12dba3968a7a8a03b824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2bcd1d4e21f90c50fa10eb62b88662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2a2bcd1d4e21f90c50fa10eb62b88662">_TIM3_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2a2bcd1d4e21f90c50fa10eb62b88662"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update disable [0] (in _TIM3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2a2bcd1d4e21f90c50fa10eb62b88662">More...</a><br /></td></tr>
<tr class="separator:ga2a2bcd1d4e21f90c50fa10eb62b88662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21807594982efb47487032b43ffd154f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga21807594982efb47487032b43ffd154f">_TIM3_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga21807594982efb47487032b43ffd154f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update request source [0] (in _TIM3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga21807594982efb47487032b43ffd154f">More...</a><br /></td></tr>
<tr class="separator:ga21807594982efb47487032b43ffd154f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31097501e62bcc400ea8e5afb48c13b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga31097501e62bcc400ea8e5afb48c13b2">_TIM3_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga31097501e62bcc400ea8e5afb48c13b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 One-pulse mode [0] (in _TIM3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga31097501e62bcc400ea8e5afb48c13b2">More...</a><br /></td></tr>
<tr class="separator:ga31097501e62bcc400ea8e5afb48c13b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf138a4c05709cfc340750915b8266c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf138a4c05709cfc340750915b8266c4b">_TIM3_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf138a4c05709cfc340750915b8266c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Auto-reload preload enable [0] (in _TIM3_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf138a4c05709cfc340750915b8266c4b">More...</a><br /></td></tr>
<tr class="separator:gaf138a4c05709cfc340750915b8266c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d3e436024a1760efdefe5c5c5af7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga43d3e436024a1760efdefe5c5c5af7a6">_TIM3_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga43d3e436024a1760efdefe5c5c5af7a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update interrupt enable [0] (in _TIM3_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga43d3e436024a1760efdefe5c5c5af7a6">More...</a><br /></td></tr>
<tr class="separator:ga43d3e436024a1760efdefe5c5c5af7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf374a2ec15b7e0ff005998a77c3a2e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf374a2ec15b7e0ff005998a77c3a2e92">_TIM3_CC1IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf374a2ec15b7e0ff005998a77c3a2e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 interrupt enable [0] (in _TIM3_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf374a2ec15b7e0ff005998a77c3a2e92">More...</a><br /></td></tr>
<tr class="separator:gaf374a2ec15b7e0ff005998a77c3a2e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86395fbf46e48c9938e7dedfc18206f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf86395fbf46e48c9938e7dedfc18206f">_TIM3_CC2IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf86395fbf46e48c9938e7dedfc18206f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 interrupt enable [0] (in _TIM3_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf86395fbf46e48c9938e7dedfc18206f">More...</a><br /></td></tr>
<tr class="separator:gaf86395fbf46e48c9938e7dedfc18206f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2a6ed68cdf2f6add6c1e0982d9d5e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef2a6ed68cdf2f6add6c1e0982d9d5e0">_TIM3_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaef2a6ed68cdf2f6add6c1e0982d9d5e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update interrupt flag [0] (in _TIM3_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaef2a6ed68cdf2f6add6c1e0982d9d5e0">More...</a><br /></td></tr>
<tr class="separator:gaef2a6ed68cdf2f6add6c1e0982d9d5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210f7095973dda57a902a6988928b713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga210f7095973dda57a902a6988928b713">_TIM3_CC1IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga210f7095973dda57a902a6988928b713"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 interrupt flag [0] (in _TIM3_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga210f7095973dda57a902a6988928b713">More...</a><br /></td></tr>
<tr class="separator:ga210f7095973dda57a902a6988928b713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21341d7029fb0423f4b11650c346a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e21341d7029fb0423f4b11650c346a3">_TIM3_CC2IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8e21341d7029fb0423f4b11650c346a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 interrupt flag [0] (in _TIM3_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8e21341d7029fb0423f4b11650c346a3">More...</a><br /></td></tr>
<tr class="separator:ga8e21341d7029fb0423f4b11650c346a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6cbd4376a5ebdc729f016bc04e0a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaba6cbd4376a5ebdc729f016bc04e0a13">_TIM3_CC1OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaba6cbd4376a5ebdc729f016bc04e0a13"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 overcapture flag [0] (in _TIM3_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaba6cbd4376a5ebdc729f016bc04e0a13">More...</a><br /></td></tr>
<tr class="separator:gaba6cbd4376a5ebdc729f016bc04e0a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4dab4faf16179f8b9cd82b4e7e12b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8b4dab4faf16179f8b9cd82b4e7e12b4">_TIM3_CC2OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8b4dab4faf16179f8b9cd82b4e7e12b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 overcapture flag [0] (in _TIM3_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8b4dab4faf16179f8b9cd82b4e7e12b4">More...</a><br /></td></tr>
<tr class="separator:ga8b4dab4faf16179f8b9cd82b4e7e12b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e9d595263b076ad7df524edbbb722e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga44e9d595263b076ad7df524edbbb722e">_TIM3_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga44e9d595263b076ad7df524edbbb722e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update generation [0] (in _TIM3_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga44e9d595263b076ad7df524edbbb722e">More...</a><br /></td></tr>
<tr class="separator:ga44e9d595263b076ad7df524edbbb722e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b968fe10f2d05cebd492b8c0b223f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b968fe10f2d05cebd492b8c0b223f7d">_TIM3_CC1G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6b968fe10f2d05cebd492b8c0b223f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 generation [0] (in _TIM3_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b968fe10f2d05cebd492b8c0b223f7d">More...</a><br /></td></tr>
<tr class="separator:ga6b968fe10f2d05cebd492b8c0b223f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7194c6790b7b75acb255c318af8063e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac7194c6790b7b75acb255c318af8063e">_TIM3_CC2G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac7194c6790b7b75acb255c318af8063e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 generation [0] (in _TIM3_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac7194c6790b7b75acb255c318af8063e">More...</a><br /></td></tr>
<tr class="separator:gac7194c6790b7b75acb255c318af8063e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83cd522477cf3e80783c80dcb77cd7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83cd522477cf3e80783c80dcb77cd7f6">_TIM3_CC1S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga83cd522477cf3e80783c80dcb77cd7f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 1 selection [1:0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga83cd522477cf3e80783c80dcb77cd7f6">More...</a><br /></td></tr>
<tr class="separator:ga83cd522477cf3e80783c80dcb77cd7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18fee13d89b4fe37a830513509fa9cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18fee13d89b4fe37a830513509fa9cbc">_TIM3_CC1S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga18fee13d89b4fe37a830513509fa9cbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 1 selection [0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga18fee13d89b4fe37a830513509fa9cbc">More...</a><br /></td></tr>
<tr class="separator:ga18fee13d89b4fe37a830513509fa9cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76149dfbc4a8c04729aec8021e5c4218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga76149dfbc4a8c04729aec8021e5c4218">_TIM3_CC1S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga76149dfbc4a8c04729aec8021e5c4218"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 1 selection [1] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga76149dfbc4a8c04729aec8021e5c4218">More...</a><br /></td></tr>
<tr class="separator:ga76149dfbc4a8c04729aec8021e5c4218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03dd1bcd282e3424a5cd29582e377b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03dd1bcd282e3424a5cd29582e377b28">_TIM3_OC1PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga03dd1bcd282e3424a5cd29582e377b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 preload enable [0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga03dd1bcd282e3424a5cd29582e377b28">More...</a><br /></td></tr>
<tr class="separator:ga03dd1bcd282e3424a5cd29582e377b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d059b6f9a90b25f784781a30820e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0d059b6f9a90b25f784781a30820e30">_TIM3_OC1M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad0d059b6f9a90b25f784781a30820e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [2:0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad0d059b6f9a90b25f784781a30820e30">More...</a><br /></td></tr>
<tr class="separator:gad0d059b6f9a90b25f784781a30820e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0301709d7c7326d472470e82c0da4ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0301709d7c7326d472470e82c0da4ff6">_TIM3_OC1M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0301709d7c7326d472470e82c0da4ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0301709d7c7326d472470e82c0da4ff6">More...</a><br /></td></tr>
<tr class="separator:ga0301709d7c7326d472470e82c0da4ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e4be5cfb64926ff97811ff01cab5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga44e4be5cfb64926ff97811ff01cab5f1">_TIM3_OC1M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga44e4be5cfb64926ff97811ff01cab5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [1] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga44e4be5cfb64926ff97811ff01cab5f1">More...</a><br /></td></tr>
<tr class="separator:ga44e4be5cfb64926ff97811ff01cab5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef222e534d80de3f36eea8796f27797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ef222e534d80de3f36eea8796f27797">_TIM3_OC1M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7ef222e534d80de3f36eea8796f27797"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [2] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ef222e534d80de3f36eea8796f27797">More...</a><br /></td></tr>
<tr class="separator:ga7ef222e534d80de3f36eea8796f27797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b0a4e50aa74fb90b5fd7d0e9c0052f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab5b0a4e50aa74fb90b5fd7d0e9c0052f">_TIM3_IC1PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab5b0a4e50aa74fb90b5fd7d0e9c0052f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 prescaler [1:0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab5b0a4e50aa74fb90b5fd7d0e9c0052f">More...</a><br /></td></tr>
<tr class="separator:gab5b0a4e50aa74fb90b5fd7d0e9c0052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb75f24a8c0ab65a5458729bcf501818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafb75f24a8c0ab65a5458729bcf501818">_TIM3_IC1PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gafb75f24a8c0ab65a5458729bcf501818"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 prescaler [0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafb75f24a8c0ab65a5458729bcf501818">More...</a><br /></td></tr>
<tr class="separator:gafb75f24a8c0ab65a5458729bcf501818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e945916e0cc91a182d01cbe15072a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e945916e0cc91a182d01cbe15072a21">_TIM3_IC1PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2e945916e0cc91a182d01cbe15072a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 prescaler [1] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2e945916e0cc91a182d01cbe15072a21">More...</a><br /></td></tr>
<tr class="separator:ga2e945916e0cc91a182d01cbe15072a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b081528c041fcfbd63a814a769df11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga24b081528c041fcfbd63a814a769df11">_TIM3_IC1F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga24b081528c041fcfbd63a814a769df11"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [3:0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga24b081528c041fcfbd63a814a769df11">More...</a><br /></td></tr>
<tr class="separator:ga24b081528c041fcfbd63a814a769df11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68010cbd1c38c6a9c4ea7a3b9fce309b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga68010cbd1c38c6a9c4ea7a3b9fce309b">_TIM3_IC1F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga68010cbd1c38c6a9c4ea7a3b9fce309b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [0] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga68010cbd1c38c6a9c4ea7a3b9fce309b">More...</a><br /></td></tr>
<tr class="separator:ga68010cbd1c38c6a9c4ea7a3b9fce309b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04541b4b636f069a6729fb8b10a5ecce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga04541b4b636f069a6729fb8b10a5ecce">_TIM3_IC1F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga04541b4b636f069a6729fb8b10a5ecce"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [1] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga04541b4b636f069a6729fb8b10a5ecce">More...</a><br /></td></tr>
<tr class="separator:ga04541b4b636f069a6729fb8b10a5ecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22db08041da65a733eb5072b204dec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac22db08041da65a733eb5072b204dec0">_TIM3_IC1F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac22db08041da65a733eb5072b204dec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [2] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac22db08041da65a733eb5072b204dec0">More...</a><br /></td></tr>
<tr class="separator:gac22db08041da65a733eb5072b204dec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599f764ec05f89e695944ac36c52d40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga599f764ec05f89e695944ac36c52d40b">_TIM3_IC1F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga599f764ec05f89e695944ac36c52d40b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [3] (in _TIM3_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga599f764ec05f89e695944ac36c52d40b">More...</a><br /></td></tr>
<tr class="separator:ga599f764ec05f89e695944ac36c52d40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8995ab8850b5004afeb10bd4a1006d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8995ab8850b5004afeb10bd4a1006d5e">_TIM3_CC2S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8995ab8850b5004afeb10bd4a1006d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 2 selection [1:0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8995ab8850b5004afeb10bd4a1006d5e">More...</a><br /></td></tr>
<tr class="separator:ga8995ab8850b5004afeb10bd4a1006d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d81b9eacdc6396a3adefff730c9cc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d81b9eacdc6396a3adefff730c9cc01">_TIM3_CC2S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1d81b9eacdc6396a3adefff730c9cc01"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 2 selection [0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d81b9eacdc6396a3adefff730c9cc01">More...</a><br /></td></tr>
<tr class="separator:ga1d81b9eacdc6396a3adefff730c9cc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd35656d0cae6a1611ac41dded29c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacfd35656d0cae6a1611ac41dded29c43">_TIM3_CC2S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacfd35656d0cae6a1611ac41dded29c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 2 selection [1] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacfd35656d0cae6a1611ac41dded29c43">More...</a><br /></td></tr>
<tr class="separator:gacfd35656d0cae6a1611ac41dded29c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfc82cf40618dfef217d8f0c9876adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bfc82cf40618dfef217d8f0c9876adb">_TIM3_OC2PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3bfc82cf40618dfef217d8f0c9876adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 preload enable [0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3bfc82cf40618dfef217d8f0c9876adb">More...</a><br /></td></tr>
<tr class="separator:ga3bfc82cf40618dfef217d8f0c9876adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90021ab05f63eb77f1041275b181aee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90021ab05f63eb77f1041275b181aee6">_TIM3_OC2M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga90021ab05f63eb77f1041275b181aee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [2:0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga90021ab05f63eb77f1041275b181aee6">More...</a><br /></td></tr>
<tr class="separator:ga90021ab05f63eb77f1041275b181aee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad1762c81397871d2ee59ec91877c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ad1762c81397871d2ee59ec91877c80">_TIM3_OC2M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7ad1762c81397871d2ee59ec91877c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7ad1762c81397871d2ee59ec91877c80">More...</a><br /></td></tr>
<tr class="separator:ga7ad1762c81397871d2ee59ec91877c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace85d18b4653a91205143bebe08d6fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gace85d18b4653a91205143bebe08d6fdf">_TIM3_OC2M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gace85d18b4653a91205143bebe08d6fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [1] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gace85d18b4653a91205143bebe08d6fdf">More...</a><br /></td></tr>
<tr class="separator:gace85d18b4653a91205143bebe08d6fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6f377190b7bf62339265600d55b97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f6f377190b7bf62339265600d55b97c">_TIM3_OC2M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6f6f377190b7bf62339265600d55b97c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [2] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f6f377190b7bf62339265600d55b97c">More...</a><br /></td></tr>
<tr class="separator:ga6f6f377190b7bf62339265600d55b97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfded4492c57a2684adea253a73846b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadfded4492c57a2684adea253a73846b9">_TIM3_IC2PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadfded4492c57a2684adea253a73846b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 prescaler [1:0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadfded4492c57a2684adea253a73846b9">More...</a><br /></td></tr>
<tr class="separator:gadfded4492c57a2684adea253a73846b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26240a8de78272c9bcb6292bae32fa47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga26240a8de78272c9bcb6292bae32fa47">_TIM3_IC2PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga26240a8de78272c9bcb6292bae32fa47"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 prescaler [0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga26240a8de78272c9bcb6292bae32fa47">More...</a><br /></td></tr>
<tr class="separator:ga26240a8de78272c9bcb6292bae32fa47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae894ad05fedd461074b19f9051596c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae894ad05fedd461074b19f9051596c23">_TIM3_IC2PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae894ad05fedd461074b19f9051596c23"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 prescaler [1] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae894ad05fedd461074b19f9051596c23">More...</a><br /></td></tr>
<tr class="separator:gae894ad05fedd461074b19f9051596c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72928486108cdd7b5e62da0568d29c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72928486108cdd7b5e62da0568d29c43">_TIM3_IC2F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga72928486108cdd7b5e62da0568d29c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [3:0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72928486108cdd7b5e62da0568d29c43">More...</a><br /></td></tr>
<tr class="separator:ga72928486108cdd7b5e62da0568d29c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc00f1d91a42e602d6dcdd7c5277937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5dc00f1d91a42e602d6dcdd7c5277937">_TIM3_IC2F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5dc00f1d91a42e602d6dcdd7c5277937"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [0] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5dc00f1d91a42e602d6dcdd7c5277937">More...</a><br /></td></tr>
<tr class="separator:ga5dc00f1d91a42e602d6dcdd7c5277937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497858969bcc31bcd50ebbe991991120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga497858969bcc31bcd50ebbe991991120">_TIM3_IC2F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga497858969bcc31bcd50ebbe991991120"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [1] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga497858969bcc31bcd50ebbe991991120">More...</a><br /></td></tr>
<tr class="separator:ga497858969bcc31bcd50ebbe991991120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c776e6b479c88d669feaeb291fd95d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c776e6b479c88d669feaeb291fd95d8">_TIM3_IC2F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6c776e6b479c88d669feaeb291fd95d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [2] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c776e6b479c88d669feaeb291fd95d8">More...</a><br /></td></tr>
<tr class="separator:ga6c776e6b479c88d669feaeb291fd95d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc1797b9f34a4fca7acaf46969f1473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4bc1797b9f34a4fca7acaf46969f1473">_TIM3_IC2F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4bc1797b9f34a4fca7acaf46969f1473"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [3] (in _TIM3_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4bc1797b9f34a4fca7acaf46969f1473">More...</a><br /></td></tr>
<tr class="separator:ga4bc1797b9f34a4fca7acaf46969f1473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab270aec1ac58ae82f6fc4628d0042319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab270aec1ac58ae82f6fc4628d0042319">_TIM3_CC1E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab270aec1ac58ae82f6fc4628d0042319"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 output enable [0] (in _TIM3_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab270aec1ac58ae82f6fc4628d0042319">More...</a><br /></td></tr>
<tr class="separator:gab270aec1ac58ae82f6fc4628d0042319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6499c72801d86cf630db9bc376cced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c6499c72801d86cf630db9bc376cced">_TIM3_CC1P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5c6499c72801d86cf630db9bc376cced"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 output polarity [0] (in _TIM3_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c6499c72801d86cf630db9bc376cced">More...</a><br /></td></tr>
<tr class="separator:ga5c6499c72801d86cf630db9bc376cced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb70970917ebbe50ec03e1e159850bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6fb70970917ebbe50ec03e1e159850bc">_TIM3_CC2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6fb70970917ebbe50ec03e1e159850bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 output enable [0] (in _TIM3_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6fb70970917ebbe50ec03e1e159850bc">More...</a><br /></td></tr>
<tr class="separator:ga6fb70970917ebbe50ec03e1e159850bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91b66f0b9907bffba8fc4ef8b93461f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab91b66f0b9907bffba8fc4ef8b93461f">_TIM3_CC2P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab91b66f0b9907bffba8fc4ef8b93461f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 output polarity [0] (in _TIM3_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab91b66f0b9907bffba8fc4ef8b93461f">More...</a><br /></td></tr>
<tr class="separator:gab91b66f0b9907bffba8fc4ef8b93461f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97ab9cf948e0b0b8e015598ca57974a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa97ab9cf948e0b0b8e015598ca57974a">_TIM3_PSC</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa97ab9cf948e0b0b8e015598ca57974a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler [3:0] (in _TIM3_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa97ab9cf948e0b0b8e015598ca57974a">More...</a><br /></td></tr>
<tr class="separator:gaa97ab9cf948e0b0b8e015598ca57974a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89edf2e6c7e98fc2d683cafb35978a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa89edf2e6c7e98fc2d683cafb35978a1">_TIM3_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa89edf2e6c7e98fc2d683cafb35978a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler [0] (in _TIM3_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa89edf2e6c7e98fc2d683cafb35978a1">More...</a><br /></td></tr>
<tr class="separator:gaa89edf2e6c7e98fc2d683cafb35978a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4588b5f8e7025064da46159dc38db34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae4588b5f8e7025064da46159dc38db34">_TIM3_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4588b5f8e7025064da46159dc38db34"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler [1] (in _TIM3_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae4588b5f8e7025064da46159dc38db34">More...</a><br /></td></tr>
<tr class="separator:gae4588b5f8e7025064da46159dc38db34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb62254e89445c959603f20ed163e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaabb62254e89445c959603f20ed163e5b">_TIM3_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaabb62254e89445c959603f20ed163e5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler [2] (in _TIM3_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaabb62254e89445c959603f20ed163e5b">More...</a><br /></td></tr>
<tr class="separator:gaabb62254e89445c959603f20ed163e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f7b6c44ecdc4890ece9824228134d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2f7b6c44ecdc4890ece9824228134d8">_TIM3_PSC3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa2f7b6c44ecdc4890ece9824228134d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler [3] (in _TIM3_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2f7b6c44ecdc4890ece9824228134d8">More...</a><br /></td></tr>
<tr class="separator:gaa2f7b6c44ecdc4890ece9824228134d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fd9fa5128a8c610790c9f6a48100c77">_TIM4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m4__t.html">TIM4_t</a>,      <a class="el" href="group___s_t_m8_l10_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>)</td></tr>
<tr class="memdesc:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4fd9fa5128a8c610790c9f6a48100c77">More...</a><br /></td></tr>
<tr class="separator:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4636a319989155c38ff7848b61056f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4636a319989155c38ff7848b61056f7">_TIM4_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_l10_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf4636a319989155c38ff7848b61056f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4636a319989155c38ff7848b61056f7">More...</a><br /></td></tr>
<tr class="separator:gaf4636a319989155c38ff7848b61056f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5214d829fd6feab45b8246ce5529797b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5214d829fd6feab45b8246ce5529797b">_TIM4_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga5214d829fd6feab45b8246ce5529797b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5214d829fd6feab45b8246ce5529797b">More...</a><br /></td></tr>
<tr class="separator:ga5214d829fd6feab45b8246ce5529797b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55e6945e234adc4b28954eab39087e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae55e6945e234adc4b28954eab39087e4">_TIM4_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gae55e6945e234adc4b28954eab39087e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae55e6945e234adc4b28954eab39087e4">More...</a><br /></td></tr>
<tr class="separator:gae55e6945e234adc4b28954eab39087e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f26d7c6551d1d24d63177f9acaf903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33f26d7c6551d1d24d63177f9acaf903">_TIM4_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga33f26d7c6551d1d24d63177f9acaf903"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 event generation register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga33f26d7c6551d1d24d63177f9acaf903">More...</a><br /></td></tr>
<tr class="separator:ga33f26d7c6551d1d24d63177f9acaf903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33796f0041d695cf74033910c0531d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33796f0041d695cf74033910c0531d33">_TIM4_CNTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga33796f0041d695cf74033910c0531d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 counter register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga33796f0041d695cf74033910c0531d33">More...</a><br /></td></tr>
<tr class="separator:ga33796f0041d695cf74033910c0531d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2185e1a70be3e70465f34a4df26e8067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2185e1a70be3e70465f34a4df26e8067">_TIM4_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga2185e1a70be3e70465f34a4df26e8067"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2185e1a70be3e70465f34a4df26e8067">More...</a><br /></td></tr>
<tr class="separator:ga2185e1a70be3e70465f34a4df26e8067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a1cfb8ec32d4a88c118d484b4d284d4">_TIM4_ARR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 auto-reload register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a1cfb8ec32d4a88c118d484b4d284d4">More...</a><br /></td></tr>
<tr class="separator:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ec2a3346753a3c98e4cc11dd7e7615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9ec2a3346753a3c98e4cc11dd7e7615">_TIM4_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa9ec2a3346753a3c98e4cc11dd7e7615"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9ec2a3346753a3c98e4cc11dd7e7615">More...</a><br /></td></tr>
<tr class="separator:gaa9ec2a3346753a3c98e4cc11dd7e7615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc97542a8f9cf14866a208521f45cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdc97542a8f9cf14866a208521f45cc0">_TIM4_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacdc97542a8f9cf14866a208521f45cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacdc97542a8f9cf14866a208521f45cc0">More...</a><br /></td></tr>
<tr class="separator:gacdc97542a8f9cf14866a208521f45cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5deb60e026a8da40fa51bd056fe78242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5deb60e026a8da40fa51bd056fe78242">_TIM4_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5deb60e026a8da40fa51bd056fe78242"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5deb60e026a8da40fa51bd056fe78242">More...</a><br /></td></tr>
<tr class="separator:ga5deb60e026a8da40fa51bd056fe78242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c1550dea4f111c3ce28e0997e7f49fb">_TIM4_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 event generation register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c1550dea4f111c3ce28e0997e7f49fb">More...</a><br /></td></tr>
<tr class="separator:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga24a0ae77488a3374ddb67dc7cd2e9686">_TIM4_CNTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 counter register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga24a0ae77488a3374ddb67dc7cd2e9686">More...</a><br /></td></tr>
<tr class="separator:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1624af99d76b9397c568f4bc262a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea1624af99d76b9397c568f4bc262a92">_TIM4_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaea1624af99d76b9397c568f4bc262a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaea1624af99d76b9397c568f4bc262a92">More...</a><br /></td></tr>
<tr class="separator:gaea1624af99d76b9397c568f4bc262a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga364fc317c2d1ec8dc221569f0b2ef51c">_TIM4_ARR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 auto-reload register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga364fc317c2d1ec8dc221569f0b2ef51c">More...</a><br /></td></tr>
<tr class="separator:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53f71800dd0a70d932fd3f506ed2e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae53f71800dd0a70d932fd3f506ed2e06">_TIM4_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae53f71800dd0a70d932fd3f506ed2e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Counter enable [0] (in _TIM4_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae53f71800dd0a70d932fd3f506ed2e06">More...</a><br /></td></tr>
<tr class="separator:gae53f71800dd0a70d932fd3f506ed2e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82972c5cab6ff03f3a77f382835f6079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga82972c5cab6ff03f3a77f382835f6079">_TIM4_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga82972c5cab6ff03f3a77f382835f6079"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update disable [0] (in _TIM4_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga82972c5cab6ff03f3a77f382835f6079">More...</a><br /></td></tr>
<tr class="separator:ga82972c5cab6ff03f3a77f382835f6079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3eb20dc283dc4002b23c363610e8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf3eb20dc283dc4002b23c363610e8a4">_TIM4_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaaf3eb20dc283dc4002b23c363610e8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update request source [0] (in _TIM4_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf3eb20dc283dc4002b23c363610e8a4">More...</a><br /></td></tr>
<tr class="separator:gaaf3eb20dc283dc4002b23c363610e8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6803a4f1da7a910b57a15fb74b0d90a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6803a4f1da7a910b57a15fb74b0d90a6">_TIM4_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6803a4f1da7a910b57a15fb74b0d90a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 One-pulse mode [0] (in _TIM4_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6803a4f1da7a910b57a15fb74b0d90a6">More...</a><br /></td></tr>
<tr class="separator:ga6803a4f1da7a910b57a15fb74b0d90a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61530bb772a055a30616ecc04d44e957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga61530bb772a055a30616ecc04d44e957">_TIM4_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga61530bb772a055a30616ecc04d44e957"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Auto-reload preload enable [0] (in _TIM4_CR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga61530bb772a055a30616ecc04d44e957">More...</a><br /></td></tr>
<tr class="separator:ga61530bb772a055a30616ecc04d44e957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa869677aa4ac5a8a54bd22e2364fc4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa869677aa4ac5a8a54bd22e2364fc4ea">_TIM4_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa869677aa4ac5a8a54bd22e2364fc4ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update interrupt enable [0] (in _TIM4_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa869677aa4ac5a8a54bd22e2364fc4ea">More...</a><br /></td></tr>
<tr class="separator:gaa869677aa4ac5a8a54bd22e2364fc4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f03722638a27be9f2729b75c992a770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f03722638a27be9f2729b75c992a770">_TIM4_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0f03722638a27be9f2729b75c992a770"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update interrupt flag [0] (in _TIM4_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f03722638a27be9f2729b75c992a770">More...</a><br /></td></tr>
<tr class="separator:ga0f03722638a27be9f2729b75c992a770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5338a0297786119afefb930beba9dade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5338a0297786119afefb930beba9dade">_TIM4_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5338a0297786119afefb930beba9dade"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update generation [0] (in _TIM4_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5338a0297786119afefb930beba9dade">More...</a><br /></td></tr>
<tr class="separator:ga5338a0297786119afefb930beba9dade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be020ae3c1c3487c2b799debe51c1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4be020ae3c1c3487c2b799debe51c1fd">_TIM4_PSC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4be020ae3c1c3487c2b799debe51c1fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [2:0] (in _TIM4_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4be020ae3c1c3487c2b799debe51c1fd">More...</a><br /></td></tr>
<tr class="separator:ga4be020ae3c1c3487c2b799debe51c1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaba6ab7103cbfea3bfc95f6f60b9f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeaba6ab7103cbfea3bfc95f6f60b9f0e">_TIM4_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaeaba6ab7103cbfea3bfc95f6f60b9f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [0] (in _TIM4_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeaba6ab7103cbfea3bfc95f6f60b9f0e">More...</a><br /></td></tr>
<tr class="separator:gaeaba6ab7103cbfea3bfc95f6f60b9f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6909611e163377a8a002258c8eaa765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac6909611e163377a8a002258c8eaa765">_TIM4_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac6909611e163377a8a002258c8eaa765"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [1] (in _TIM4_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac6909611e163377a8a002258c8eaa765">More...</a><br /></td></tr>
<tr class="separator:gac6909611e163377a8a002258c8eaa765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36391becc858eb5eb68ca9d70fb65370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga36391becc858eb5eb68ca9d70fb65370">_TIM4_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga36391becc858eb5eb68ca9d70fb65370"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [2] (in _TIM4_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga36391becc858eb5eb68ca9d70fb65370">More...</a><br /></td></tr>
<tr class="separator:ga36391becc858eb5eb68ca9d70fb65370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44fdbb389941b7dbc846d4353bccc6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad44fdbb389941b7dbc846d4353bccc6f">_TIM5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m5__t.html">TIM5_t</a>,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>)</td></tr>
<tr class="memdesc:gad44fdbb389941b7dbc846d4353bccc6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad44fdbb389941b7dbc846d4353bccc6f">More...</a><br /></td></tr>
<tr class="separator:gad44fdbb389941b7dbc846d4353bccc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d659dfe6328ec9d371fda5e5a83826e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d659dfe6328ec9d371fda5e5a83826e">_TIM5_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9d659dfe6328ec9d371fda5e5a83826e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 control register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9d659dfe6328ec9d371fda5e5a83826e">More...</a><br /></td></tr>
<tr class="separator:ga9d659dfe6328ec9d371fda5e5a83826e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f00da20071ba507b738a772ba8b160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga16f00da20071ba507b738a772ba8b160">_TIM5_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga16f00da20071ba507b738a772ba8b160"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 control register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga16f00da20071ba507b738a772ba8b160">More...</a><br /></td></tr>
<tr class="separator:ga16f00da20071ba507b738a772ba8b160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f630ea1f4c42074c65e5970b468c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2f630ea1f4c42074c65e5970b468c4b">_TIM5_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaa2f630ea1f4c42074c65e5970b468c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Slave mode control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa2f630ea1f4c42074c65e5970b468c4b">More...</a><br /></td></tr>
<tr class="separator:gaa2f630ea1f4c42074c65e5970b468c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23496dc991ba1cab9221051b762339d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf23496dc991ba1cab9221051b762339d">_TIM5_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaf23496dc991ba1cab9221051b762339d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf23496dc991ba1cab9221051b762339d">More...</a><br /></td></tr>
<tr class="separator:gaf23496dc991ba1cab9221051b762339d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d09b4a539989a37842430bbd05e3cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d09b4a539989a37842430bbd05e3cb5">_TIM5_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga5d09b4a539989a37842430bbd05e3cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 status register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d09b4a539989a37842430bbd05e3cb5">More...</a><br /></td></tr>
<tr class="separator:ga5d09b4a539989a37842430bbd05e3cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e259a4ba85b6c2212c3c3eb7531bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85e259a4ba85b6c2212c3c3eb7531bdd">_TIM5_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga85e259a4ba85b6c2212c3c3eb7531bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 status register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85e259a4ba85b6c2212c3c3eb7531bdd">More...</a><br /></td></tr>
<tr class="separator:ga85e259a4ba85b6c2212c3c3eb7531bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413ab8b8e9f39d83b219040e1c6dbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa413ab8b8e9f39d83b219040e1c6dbe9">_TIM5_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gaa413ab8b8e9f39d83b219040e1c6dbe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Event generation register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa413ab8b8e9f39d83b219040e1c6dbe9">More...</a><br /></td></tr>
<tr class="separator:gaa413ab8b8e9f39d83b219040e1c6dbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2517f34bbf1d6efa170095f884d34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c2517f34bbf1d6efa170095f884d34f">_TIM5_CCMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga9c2517f34bbf1d6efa170095f884d34f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9c2517f34bbf1d6efa170095f884d34f">More...</a><br /></td></tr>
<tr class="separator:ga9c2517f34bbf1d6efa170095f884d34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c49196d45ce513804d4450cdb7fcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85c49196d45ce513804d4450cdb7fcdc">_TIM5_CCMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga85c49196d45ce513804d4450cdb7fcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85c49196d45ce513804d4450cdb7fcdc">More...</a><br /></td></tr>
<tr class="separator:ga85c49196d45ce513804d4450cdb7fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0816064ee06083a45c8c20965a47ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad0816064ee06083a45c8c20965a47ff7">_TIM5_CCMR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gad0816064ee06083a45c8c20965a47ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad0816064ee06083a45c8c20965a47ff7">More...</a><br /></td></tr>
<tr class="separator:gad0816064ee06083a45c8c20965a47ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786e05b0d86c64191d661866456b43ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga786e05b0d86c64191d661866456b43ad">_TIM5_CCER1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga786e05b0d86c64191d661866456b43ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga786e05b0d86c64191d661866456b43ad">More...</a><br /></td></tr>
<tr class="separator:ga786e05b0d86c64191d661866456b43ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59e6d603e4d93ca61c985af708697b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad59e6d603e4d93ca61c985af708697b2">_TIM5_CCER2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gad59e6d603e4d93ca61c985af708697b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad59e6d603e4d93ca61c985af708697b2">More...</a><br /></td></tr>
<tr class="separator:gad59e6d603e4d93ca61c985af708697b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4266b64f50fb96c199421e0f656278a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4266b64f50fb96c199421e0f656278a4">_TIM5_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga4266b64f50fb96c199421e0f656278a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 counter register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4266b64f50fb96c199421e0f656278a4">More...</a><br /></td></tr>
<tr class="separator:ga4266b64f50fb96c199421e0f656278a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d603c2da8ecd3f27b200b6f11863f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d603c2da8ecd3f27b200b6f11863f7b">_TIM5_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga7d603c2da8ecd3f27b200b6f11863f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 counter register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d603c2da8ecd3f27b200b6f11863f7b">More...</a><br /></td></tr>
<tr class="separator:ga7d603c2da8ecd3f27b200b6f11863f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d946fdddd85a51731110f731ed70df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48d946fdddd85a51731110f731ed70df">_TIM5_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga48d946fdddd85a51731110f731ed70df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga48d946fdddd85a51731110f731ed70df">More...</a><br /></td></tr>
<tr class="separator:ga48d946fdddd85a51731110f731ed70df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9789aa1f620637eeab6a93bedc0d8773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9789aa1f620637eeab6a93bedc0d8773">_TIM5_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga9789aa1f620637eeab6a93bedc0d8773"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 auto-reload register high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9789aa1f620637eeab6a93bedc0d8773">More...</a><br /></td></tr>
<tr class="separator:ga9789aa1f620637eeab6a93bedc0d8773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3228c5444db6faa36b9af29afd32aafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3228c5444db6faa36b9af29afd32aafd">_TIM5_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:ga3228c5444db6faa36b9af29afd32aafd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 auto-reload register low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3228c5444db6faa36b9af29afd32aafd">More...</a><br /></td></tr>
<tr class="separator:ga3228c5444db6faa36b9af29afd32aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46367e5f78700652a65982b9c81a124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae46367e5f78700652a65982b9c81a124">_TIM5_CCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:gae46367e5f78700652a65982b9c81a124"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae46367e5f78700652a65982b9c81a124">More...</a><br /></td></tr>
<tr class="separator:gae46367e5f78700652a65982b9c81a124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57673e5f89ae8c9238523dbd744899c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57673e5f89ae8c9238523dbd744899c9">_TIM5_CCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga57673e5f89ae8c9238523dbd744899c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga57673e5f89ae8c9238523dbd744899c9">More...</a><br /></td></tr>
<tr class="separator:ga57673e5f89ae8c9238523dbd744899c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a5fad18e9c5c3ea48d9cfc42444488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga03a5fad18e9c5c3ea48d9cfc42444488">_TIM5_CCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga03a5fad18e9c5c3ea48d9cfc42444488"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga03a5fad18e9c5c3ea48d9cfc42444488">More...</a><br /></td></tr>
<tr class="separator:ga03a5fad18e9c5c3ea48d9cfc42444488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d365c498db688eaacad69a2166ed4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d365c498db688eaacad69a2166ed4c6">_TIM5_CCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:ga1d365c498db688eaacad69a2166ed4c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d365c498db688eaacad69a2166ed4c6">More...</a><br /></td></tr>
<tr class="separator:ga1d365c498db688eaacad69a2166ed4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadade5f45292bc45712437e7ed340bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaadade5f45292bc45712437e7ed340bfa">_TIM5_CCR3H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:gaadade5f45292bc45712437e7ed340bfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 high byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaadade5f45292bc45712437e7ed340bfa">More...</a><br /></td></tr>
<tr class="separator:gaadade5f45292bc45712437e7ed340bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a545b91efe2a1638d30cb5b375fec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga36a545b91efe2a1638d30cb5b375fec4">_TIM5_CCR3L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga90310df065d76ebff0fcc5bd4f973109">TIM5_AddressBase</a>+0x16)</td></tr>
<tr class="memdesc:ga36a545b91efe2a1638d30cb5b375fec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 low byte.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga36a545b91efe2a1638d30cb5b375fec4">More...</a><br /></td></tr>
<tr class="separator:ga36a545b91efe2a1638d30cb5b375fec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb1eb1f64fcedc24c3dadd288430183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bb1eb1f64fcedc24c3dadd288430183">_TIM5_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5bb1eb1f64fcedc24c3dadd288430183"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 control register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bb1eb1f64fcedc24c3dadd288430183">More...</a><br /></td></tr>
<tr class="separator:ga5bb1eb1f64fcedc24c3dadd288430183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a2794d402cdb8de431edbfbac49f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga36a2794d402cdb8de431edbfbac49f05">_TIM5_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga36a2794d402cdb8de431edbfbac49f05"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 control register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga36a2794d402cdb8de431edbfbac49f05">More...</a><br /></td></tr>
<tr class="separator:ga36a2794d402cdb8de431edbfbac49f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a226e434f0b5cf5f423bc5e7876d99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a226e434f0b5cf5f423bc5e7876d99b">_TIM5_SMCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9a226e434f0b5cf5f423bc5e7876d99b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Slave mode control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9a226e434f0b5cf5f423bc5e7876d99b">More...</a><br /></td></tr>
<tr class="separator:ga9a226e434f0b5cf5f423bc5e7876d99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec33ca124c33c459b497be0c950e0471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec33ca124c33c459b497be0c950e0471">_TIM5_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaec33ca124c33c459b497be0c950e0471"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaec33ca124c33c459b497be0c950e0471">More...</a><br /></td></tr>
<tr class="separator:gaec33ca124c33c459b497be0c950e0471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8829bf6b640cdca02070dc07bc510186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8829bf6b640cdca02070dc07bc510186">_TIM5_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8829bf6b640cdca02070dc07bc510186"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 status register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8829bf6b640cdca02070dc07bc510186">More...</a><br /></td></tr>
<tr class="separator:ga8829bf6b640cdca02070dc07bc510186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01d1d005f795db05528c42598a0ef32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae01d1d005f795db05528c42598a0ef32">_TIM5_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae01d1d005f795db05528c42598a0ef32"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 status register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae01d1d005f795db05528c42598a0ef32">More...</a><br /></td></tr>
<tr class="separator:gae01d1d005f795db05528c42598a0ef32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f88c1d561171c141f6388c356eecf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae7f88c1d561171c141f6388c356eecf7">_TIM5_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae7f88c1d561171c141f6388c356eecf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Event generation register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae7f88c1d561171c141f6388c356eecf7">More...</a><br /></td></tr>
<tr class="separator:gae7f88c1d561171c141f6388c356eecf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b4f475c5b9b77f69850c20e1967a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga82b4f475c5b9b77f69850c20e1967a3b">_TIM5_CCMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga82b4f475c5b9b77f69850c20e1967a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga82b4f475c5b9b77f69850c20e1967a3b">More...</a><br /></td></tr>
<tr class="separator:ga82b4f475c5b9b77f69850c20e1967a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57a3eb72910079cda1c0e3e1fef6fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae57a3eb72910079cda1c0e3e1fef6fe1">_TIM5_CCMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae57a3eb72910079cda1c0e3e1fef6fe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae57a3eb72910079cda1c0e3e1fef6fe1">More...</a><br /></td></tr>
<tr class="separator:gae57a3eb72910079cda1c0e3e1fef6fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1cb2d5a8739f477f9b76e6dc9e03b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1cb2d5a8739f477f9b76e6dc9e03b45">_TIM5_CCMR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae1cb2d5a8739f477f9b76e6dc9e03b45"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae1cb2d5a8739f477f9b76e6dc9e03b45">More...</a><br /></td></tr>
<tr class="separator:gae1cb2d5a8739f477f9b76e6dc9e03b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f6c87c0c8586f8e77afdc321841ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88f6c87c0c8586f8e77afdc321841ffc">_TIM5_CCER1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga88f6c87c0c8586f8e77afdc321841ffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga88f6c87c0c8586f8e77afdc321841ffc">More...</a><br /></td></tr>
<tr class="separator:ga88f6c87c0c8586f8e77afdc321841ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9cc80cb9f72af4ccd61af441a7c6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaea9cc80cb9f72af4ccd61af441a7c6a0">_TIM5_CCER2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaea9cc80cb9f72af4ccd61af441a7c6a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaea9cc80cb9f72af4ccd61af441a7c6a0">More...</a><br /></td></tr>
<tr class="separator:gaea9cc80cb9f72af4ccd61af441a7c6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac296b42d4c9179f4c1d846c0851c22db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac296b42d4c9179f4c1d846c0851c22db">_TIM5_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac296b42d4c9179f4c1d846c0851c22db"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 counter register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac296b42d4c9179f4c1d846c0851c22db">More...</a><br /></td></tr>
<tr class="separator:gac296b42d4c9179f4c1d846c0851c22db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d0ae431d86411ccd39a6b8b9179a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59d0ae431d86411ccd39a6b8b9179a68">_TIM5_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga59d0ae431d86411ccd39a6b8b9179a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 counter register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59d0ae431d86411ccd39a6b8b9179a68">More...</a><br /></td></tr>
<tr class="separator:ga59d0ae431d86411ccd39a6b8b9179a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8894a320012e692164e2c1eeff01ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8894a320012e692164e2c1eeff01ade">_TIM5_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa8894a320012e692164e2c1eeff01ade"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8894a320012e692164e2c1eeff01ade">More...</a><br /></td></tr>
<tr class="separator:gaa8894a320012e692164e2c1eeff01ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46180b5fc685b2ceb97ff2239de1873e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46180b5fc685b2ceb97ff2239de1873e">_TIM5_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga46180b5fc685b2ceb97ff2239de1873e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 auto-reload register high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga46180b5fc685b2ceb97ff2239de1873e">More...</a><br /></td></tr>
<tr class="separator:ga46180b5fc685b2ceb97ff2239de1873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac114885ceb68642c0a583110f3b4c62c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac114885ceb68642c0a583110f3b4c62c">_TIM5_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gac114885ceb68642c0a583110f3b4c62c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 auto-reload register low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac114885ceb68642c0a583110f3b4c62c">More...</a><br /></td></tr>
<tr class="separator:gac114885ceb68642c0a583110f3b4c62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca16a9d6e86aae3185b89c6f632caf6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca16a9d6e86aae3185b89c6f632caf6e">_TIM5_CCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaca16a9d6e86aae3185b89c6f632caf6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaca16a9d6e86aae3185b89c6f632caf6e">More...</a><br /></td></tr>
<tr class="separator:gaca16a9d6e86aae3185b89c6f632caf6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0866417510469927b15f7812231732e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0866417510469927b15f7812231732e">_TIM5_CCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab0866417510469927b15f7812231732e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab0866417510469927b15f7812231732e">More...</a><br /></td></tr>
<tr class="separator:gab0866417510469927b15f7812231732e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35eabc727a45c76a5eefbfe05b6f298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac35eabc727a45c76a5eefbfe05b6f298">_TIM5_CCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac35eabc727a45c76a5eefbfe05b6f298"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac35eabc727a45c76a5eefbfe05b6f298">More...</a><br /></td></tr>
<tr class="separator:gac35eabc727a45c76a5eefbfe05b6f298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bd211b69de4bed4b17dc68d657f4b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4bd211b69de4bed4b17dc68d657f4b1">_TIM5_CCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf4bd211b69de4bed4b17dc68d657f4b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4bd211b69de4bed4b17dc68d657f4b1">More...</a><br /></td></tr>
<tr class="separator:gaf4bd211b69de4bed4b17dc68d657f4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8f2be52f3d6ec70f7d627f322f1717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabb8f2be52f3d6ec70f7d627f322f1717">_TIM5_CCR3H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gabb8f2be52f3d6ec70f7d627f322f1717"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 high byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabb8f2be52f3d6ec70f7d627f322f1717">More...</a><br /></td></tr>
<tr class="separator:gabb8f2be52f3d6ec70f7d627f322f1717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cda303ea43ffa051671546fc61236bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1cda303ea43ffa051671546fc61236bb">_TIM5_CCR3L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1cda303ea43ffa051671546fc61236bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 low byte reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1cda303ea43ffa051671546fc61236bb">More...</a><br /></td></tr>
<tr class="separator:ga1cda303ea43ffa051671546fc61236bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650493e1853c4b68f656f86f9a247fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga650493e1853c4b68f656f86f9a247fac">_TIM5_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga650493e1853c4b68f656f86f9a247fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Counter enable [0] (in _TIM5_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga650493e1853c4b68f656f86f9a247fac">More...</a><br /></td></tr>
<tr class="separator:ga650493e1853c4b68f656f86f9a247fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ce05fce0aade196e5e4d14d30f5cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga50ce05fce0aade196e5e4d14d30f5cd2">_TIM5_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga50ce05fce0aade196e5e4d14d30f5cd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Update disable [0] (in _TIM5_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga50ce05fce0aade196e5e4d14d30f5cd2">More...</a><br /></td></tr>
<tr class="separator:ga50ce05fce0aade196e5e4d14d30f5cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7ab4a1e47872362b054ec739a9b354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c7ab4a1e47872362b054ec739a9b354">_TIM5_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3c7ab4a1e47872362b054ec739a9b354"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Update request source [0] (in _TIM5_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c7ab4a1e47872362b054ec739a9b354">More...</a><br /></td></tr>
<tr class="separator:ga3c7ab4a1e47872362b054ec739a9b354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955de89ed6cf44ca93845288d6f85dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga955de89ed6cf44ca93845288d6f85dd3">_TIM5_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga955de89ed6cf44ca93845288d6f85dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 One-pulse mode [0] (in _TIM5_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga955de89ed6cf44ca93845288d6f85dd3">More...</a><br /></td></tr>
<tr class="separator:ga955de89ed6cf44ca93845288d6f85dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fc9c5f98a1fcfc53d221a0607c96ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga54fc9c5f98a1fcfc53d221a0607c96ae">_TIM5_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga54fc9c5f98a1fcfc53d221a0607c96ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Auto-reload preload enable [0] (in _TIM5_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga54fc9c5f98a1fcfc53d221a0607c96ae">More...</a><br /></td></tr>
<tr class="separator:ga54fc9c5f98a1fcfc53d221a0607c96ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca28c65b8e895e8ec4befaeb24a2b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadca28c65b8e895e8ec4befaeb24a2b05">_TIM5_CCPC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadca28c65b8e895e8ec4befaeb24a2b05"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare preloaded control [0] (in _TIM5_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadca28c65b8e895e8ec4befaeb24a2b05">More...</a><br /></td></tr>
<tr class="separator:gadca28c65b8e895e8ec4befaeb24a2b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f13957ca7cf93d5c2b85d6d0183d2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f13957ca7cf93d5c2b85d6d0183d2db">_TIM5_COMS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3f13957ca7cf93d5c2b85d6d0183d2db"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare control update selection [0] (in _TIM5_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f13957ca7cf93d5c2b85d6d0183d2db">More...</a><br /></td></tr>
<tr class="separator:ga3f13957ca7cf93d5c2b85d6d0183d2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2521a909f3996717c48818b0676a9f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2521a909f3996717c48818b0676a9f23">_TIM5_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2521a909f3996717c48818b0676a9f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Master mode selection [2:0] (in _TIM5_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2521a909f3996717c48818b0676a9f23">More...</a><br /></td></tr>
<tr class="separator:ga2521a909f3996717c48818b0676a9f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab408400b1a748ee9de12b82243f9f1c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab408400b1a748ee9de12b82243f9f1c0">_TIM5_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab408400b1a748ee9de12b82243f9f1c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Master mode selection [0] (in _TIM5_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab408400b1a748ee9de12b82243f9f1c0">More...</a><br /></td></tr>
<tr class="separator:gab408400b1a748ee9de12b82243f9f1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c341fd9dc8efc7899153afaf89a7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7c341fd9dc8efc7899153afaf89a7bd">_TIM5_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa7c341fd9dc8efc7899153afaf89a7bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Master mode selection [1] (in _TIM5_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7c341fd9dc8efc7899153afaf89a7bd">More...</a><br /></td></tr>
<tr class="separator:gaa7c341fd9dc8efc7899153afaf89a7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f19d1a1e677292b7b998c313a38d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga00f19d1a1e677292b7b998c313a38d18">_TIM5_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga00f19d1a1e677292b7b998c313a38d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Master mode selection [2] (in _TIM5_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga00f19d1a1e677292b7b998c313a38d18">More...</a><br /></td></tr>
<tr class="separator:ga00f19d1a1e677292b7b998c313a38d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a9f8fcdeb5c5cb2d7d234e7ec7499b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad7a9f8fcdeb5c5cb2d7d234e7ec7499b">_TIM5_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad7a9f8fcdeb5c5cb2d7d234e7ec7499b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Clock/trigger/slave mode selection [2:0] (in _TIM5_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad7a9f8fcdeb5c5cb2d7d234e7ec7499b">More...</a><br /></td></tr>
<tr class="separator:gad7a9f8fcdeb5c5cb2d7d234e7ec7499b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838ea6408a591e4d0c6b8772a76f7e81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga838ea6408a591e4d0c6b8772a76f7e81">_TIM5_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga838ea6408a591e4d0c6b8772a76f7e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Clock/trigger/slave mode selection [0] (in _TIM5_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga838ea6408a591e4d0c6b8772a76f7e81">More...</a><br /></td></tr>
<tr class="separator:ga838ea6408a591e4d0c6b8772a76f7e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaff38c426c2feeea3276c206bce6e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafaff38c426c2feeea3276c206bce6e12">_TIM5_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafaff38c426c2feeea3276c206bce6e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Clock/trigger/slave mode selection [1] (in _TIM5_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafaff38c426c2feeea3276c206bce6e12">More...</a><br /></td></tr>
<tr class="separator:gafaff38c426c2feeea3276c206bce6e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218681b0a97a35ed269fab0b20df8fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga218681b0a97a35ed269fab0b20df8fc0">_TIM5_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga218681b0a97a35ed269fab0b20df8fc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Clock/trigger/slave mode selection [2] (in _TIM5_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga218681b0a97a35ed269fab0b20df8fc0">More...</a><br /></td></tr>
<tr class="separator:ga218681b0a97a35ed269fab0b20df8fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753ff25e79766960327f749438de0e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga753ff25e79766960327f749438de0e14">_TIM5_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga753ff25e79766960327f749438de0e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger selection [2:0] (in _TIM5_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga753ff25e79766960327f749438de0e14">More...</a><br /></td></tr>
<tr class="separator:ga753ff25e79766960327f749438de0e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1692ed3ccb1ba641c97e15236aa451dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1692ed3ccb1ba641c97e15236aa451dd">_TIM5_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1692ed3ccb1ba641c97e15236aa451dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger selection [0] (in _TIM5_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1692ed3ccb1ba641c97e15236aa451dd">More...</a><br /></td></tr>
<tr class="separator:ga1692ed3ccb1ba641c97e15236aa451dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7103937c5db4c32a208d39598592461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad7103937c5db4c32a208d39598592461">_TIM5_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad7103937c5db4c32a208d39598592461"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger selection [1] (in _TIM5_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad7103937c5db4c32a208d39598592461">More...</a><br /></td></tr>
<tr class="separator:gad7103937c5db4c32a208d39598592461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab686de95bc46093e308e5e5394d12ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab686de95bc46093e308e5e5394d12ef">_TIM5_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaab686de95bc46093e308e5e5394d12ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger selection [2] (in _TIM5_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaab686de95bc46093e308e5e5394d12ef">More...</a><br /></td></tr>
<tr class="separator:gaab686de95bc46093e308e5e5394d12ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16899542f014491c96bb5cdf081e460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad16899542f014491c96bb5cdf081e460">_TIM5_MSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad16899542f014491c96bb5cdf081e460"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Master/slave mode [0] (in _TIM5_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad16899542f014491c96bb5cdf081e460">More...</a><br /></td></tr>
<tr class="separator:gad16899542f014491c96bb5cdf081e460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da36ebdd783a04252eb949f91d3fae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2da36ebdd783a04252eb949f91d3fae5">_TIM5_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2da36ebdd783a04252eb949f91d3fae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Update interrupt enable [0] (in _TIM5_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2da36ebdd783a04252eb949f91d3fae5">More...</a><br /></td></tr>
<tr class="separator:ga2da36ebdd783a04252eb949f91d3fae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57128346dd7d5d83b788c69fabbf7b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57128346dd7d5d83b788c69fabbf7b11">_TIM5_CC1IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga57128346dd7d5d83b788c69fabbf7b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 1 interrupt enable [0] (in _TIM5_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga57128346dd7d5d83b788c69fabbf7b11">More...</a><br /></td></tr>
<tr class="separator:ga57128346dd7d5d83b788c69fabbf7b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93119660cbc1de45f63ef6d7c65652d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga93119660cbc1de45f63ef6d7c65652d4">_TIM5_CC2IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga93119660cbc1de45f63ef6d7c65652d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 2 interrupt enable [0] (in _TIM5_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga93119660cbc1de45f63ef6d7c65652d4">More...</a><br /></td></tr>
<tr class="separator:ga93119660cbc1de45f63ef6d7c65652d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab337c0d492f9f791598497c488ca06ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab337c0d492f9f791598497c488ca06ac">_TIM5_CC3IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab337c0d492f9f791598497c488ca06ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 3 interrupt enable [0] (in _TIM5_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab337c0d492f9f791598497c488ca06ac">More...</a><br /></td></tr>
<tr class="separator:gab337c0d492f9f791598497c488ca06ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4b9a683622a72ab846d0730509d56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d4b9a683622a72ab846d0730509d56f">_TIM5_TIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6d4b9a683622a72ab846d0730509d56f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger interrupt enable [0] (in _TIM5_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6d4b9a683622a72ab846d0730509d56f">More...</a><br /></td></tr>
<tr class="separator:ga6d4b9a683622a72ab846d0730509d56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b93506230435ab04b47ce9133b99e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b93506230435ab04b47ce9133b99e78">_TIM5_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0b93506230435ab04b47ce9133b99e78"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Update interrupt flag [0] (in _TIM5_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b93506230435ab04b47ce9133b99e78">More...</a><br /></td></tr>
<tr class="separator:ga0b93506230435ab04b47ce9133b99e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae77747d3a317150144df73c2d59c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafae77747d3a317150144df73c2d59c0f">_TIM5_CC1IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafae77747d3a317150144df73c2d59c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 1 interrupt flag [0] (in _TIM5_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafae77747d3a317150144df73c2d59c0f">More...</a><br /></td></tr>
<tr class="separator:gafae77747d3a317150144df73c2d59c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c178aa9a03f4bc926599a59047bc33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c178aa9a03f4bc926599a59047bc33d">_TIM5_CC2IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8c178aa9a03f4bc926599a59047bc33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 2 interrupt flag [0] (in _TIM5_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c178aa9a03f4bc926599a59047bc33d">More...</a><br /></td></tr>
<tr class="separator:ga8c178aa9a03f4bc926599a59047bc33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b9ba5e128b7b64816863f2e88915796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1b9ba5e128b7b64816863f2e88915796">_TIM5_CC3IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1b9ba5e128b7b64816863f2e88915796"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 3 interrupt flag [0] (in _TIM5_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1b9ba5e128b7b64816863f2e88915796">More...</a><br /></td></tr>
<tr class="separator:ga1b9ba5e128b7b64816863f2e88915796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa413ba978b7d06d1eedf1867bd807eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa413ba978b7d06d1eedf1867bd807eea">_TIM5_TIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa413ba978b7d06d1eedf1867bd807eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger interrupt flag [0] (in _TIM5_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa413ba978b7d06d1eedf1867bd807eea">More...</a><br /></td></tr>
<tr class="separator:gaa413ba978b7d06d1eedf1867bd807eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf0e05f30dea21003a2de75ec0b46be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabbf0e05f30dea21003a2de75ec0b46be">_TIM5_CC1OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabbf0e05f30dea21003a2de75ec0b46be"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 1 overcapture flag [0] (in _TIM5_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabbf0e05f30dea21003a2de75ec0b46be">More...</a><br /></td></tr>
<tr class="separator:gabbf0e05f30dea21003a2de75ec0b46be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae77a939f79c14f731505db4f2a8cd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ae77a939f79c14f731505db4f2a8cd3">_TIM5_CC2OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1ae77a939f79c14f731505db4f2a8cd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 2 overcapture flag [0] (in _TIM5_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ae77a939f79c14f731505db4f2a8cd3">More...</a><br /></td></tr>
<tr class="separator:ga1ae77a939f79c14f731505db4f2a8cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3a7964af57bef42e6c8d97d2d67e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b3a7964af57bef42e6c8d97d2d67e74">_TIM5_CC3OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9b3a7964af57bef42e6c8d97d2d67e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 3 overcapture flag [0] (in _TIM5_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b3a7964af57bef42e6c8d97d2d67e74">More...</a><br /></td></tr>
<tr class="separator:ga9b3a7964af57bef42e6c8d97d2d67e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103a15ada888881a4c5a7681bbbd4f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga103a15ada888881a4c5a7681bbbd4f0c">_TIM5_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga103a15ada888881a4c5a7681bbbd4f0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Update generation [0] (in _TIM5_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga103a15ada888881a4c5a7681bbbd4f0c">More...</a><br /></td></tr>
<tr class="separator:ga103a15ada888881a4c5a7681bbbd4f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fbd88e24103ae85e25f72c089ed4bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1fbd88e24103ae85e25f72c089ed4bf1">_TIM5_CC1G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1fbd88e24103ae85e25f72c089ed4bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 1 generation [0] (in _TIM5_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1fbd88e24103ae85e25f72c089ed4bf1">More...</a><br /></td></tr>
<tr class="separator:ga1fbd88e24103ae85e25f72c089ed4bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92896cf3f6569629d079dd2d79a8506b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga92896cf3f6569629d079dd2d79a8506b">_TIM5_CC2G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga92896cf3f6569629d079dd2d79a8506b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 2 generation [0] (in _TIM5_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga92896cf3f6569629d079dd2d79a8506b">More...</a><br /></td></tr>
<tr class="separator:ga92896cf3f6569629d079dd2d79a8506b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8449f79ca91eb5c7df92e6c7e17484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb8449f79ca91eb5c7df92e6c7e17484">_TIM5_CC3G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaeb8449f79ca91eb5c7df92e6c7e17484"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 3 generation [0] (in _TIM5_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeb8449f79ca91eb5c7df92e6c7e17484">More...</a><br /></td></tr>
<tr class="separator:gaeb8449f79ca91eb5c7df92e6c7e17484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga123b1ee3f6e98d60dfdc16ad9ce7b712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga123b1ee3f6e98d60dfdc16ad9ce7b712">_TIM5_TG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga123b1ee3f6e98d60dfdc16ad9ce7b712"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Trigger generation [0] (in _TIM5_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga123b1ee3f6e98d60dfdc16ad9ce7b712">More...</a><br /></td></tr>
<tr class="separator:ga123b1ee3f6e98d60dfdc16ad9ce7b712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555e13e6f3ecc76322634633b254d564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga555e13e6f3ecc76322634633b254d564">_TIM5_CC1S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga555e13e6f3ecc76322634633b254d564"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 1 selection [1:0] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga555e13e6f3ecc76322634633b254d564">More...</a><br /></td></tr>
<tr class="separator:ga555e13e6f3ecc76322634633b254d564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07edbbe6764b1b992a8c92cf27882591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07edbbe6764b1b992a8c92cf27882591">_TIM5_CC1S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga07edbbe6764b1b992a8c92cf27882591"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 1 selection [0] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07edbbe6764b1b992a8c92cf27882591">More...</a><br /></td></tr>
<tr class="separator:ga07edbbe6764b1b992a8c92cf27882591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c014bb1943e19d669fd4aababb85625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c014bb1943e19d669fd4aababb85625">_TIM5_CC1S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2c014bb1943e19d669fd4aababb85625"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 1 selection [1] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2c014bb1943e19d669fd4aababb85625">More...</a><br /></td></tr>
<tr class="separator:ga2c014bb1943e19d669fd4aababb85625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4508b633cbdebc185be3cfaa867483f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac4508b633cbdebc185be3cfaa867483f">_TIM5_OC1PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac4508b633cbdebc185be3cfaa867483f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 1 preload enable [0] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac4508b633cbdebc185be3cfaa867483f">More...</a><br /></td></tr>
<tr class="separator:gac4508b633cbdebc185be3cfaa867483f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d90fc73670191fed270b677062e2d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d90fc73670191fed270b677062e2d27">_TIM5_OC1M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1d90fc73670191fed270b677062e2d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 1 mode [2:0] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d90fc73670191fed270b677062e2d27">More...</a><br /></td></tr>
<tr class="separator:ga1d90fc73670191fed270b677062e2d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f708ed292bfe0484815c885f359f9f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f708ed292bfe0484815c885f359f9f1">_TIM5_OC1M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3f708ed292bfe0484815c885f359f9f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 1 mode [0] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f708ed292bfe0484815c885f359f9f1">More...</a><br /></td></tr>
<tr class="separator:ga3f708ed292bfe0484815c885f359f9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641d01328e41b9bd3061dced83d23dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga641d01328e41b9bd3061dced83d23dbc">_TIM5_OC1M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga641d01328e41b9bd3061dced83d23dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 1 mode [1] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga641d01328e41b9bd3061dced83d23dbc">More...</a><br /></td></tr>
<tr class="separator:ga641d01328e41b9bd3061dced83d23dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfd773accb2ad274954733135fa062dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabfd773accb2ad274954733135fa062dc">_TIM5_OC1M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gabfd773accb2ad274954733135fa062dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 1 mode [2] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabfd773accb2ad274954733135fa062dc">More...</a><br /></td></tr>
<tr class="separator:gabfd773accb2ad274954733135fa062dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a56a03ae9383c1bda1f2a3cb54fffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga42a56a03ae9383c1bda1f2a3cb54fffd">_TIM5_IC1PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga42a56a03ae9383c1bda1f2a3cb54fffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 prescaler [1:0] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga42a56a03ae9383c1bda1f2a3cb54fffd">More...</a><br /></td></tr>
<tr class="separator:ga42a56a03ae9383c1bda1f2a3cb54fffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2472a7251ab837b10092c9bc99c6f293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2472a7251ab837b10092c9bc99c6f293">_TIM5_IC1PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2472a7251ab837b10092c9bc99c6f293"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 prescaler [0] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2472a7251ab837b10092c9bc99c6f293">More...</a><br /></td></tr>
<tr class="separator:ga2472a7251ab837b10092c9bc99c6f293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53eb92c823b34b67b40f138240aacfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa53eb92c823b34b67b40f138240aacfd">_TIM5_IC1PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa53eb92c823b34b67b40f138240aacfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 prescaler [1] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa53eb92c823b34b67b40f138240aacfd">More...</a><br /></td></tr>
<tr class="separator:gaa53eb92c823b34b67b40f138240aacfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c79d2fecc87c1749b2eba91138caeac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c79d2fecc87c1749b2eba91138caeac">_TIM5_IC1F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3c79d2fecc87c1749b2eba91138caeac"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 1 mode [3:0] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c79d2fecc87c1749b2eba91138caeac">More...</a><br /></td></tr>
<tr class="separator:ga3c79d2fecc87c1749b2eba91138caeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6694947f0274b4591b18c627ac538f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d6694947f0274b4591b18c627ac538f">_TIM5_IC1F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5d6694947f0274b4591b18c627ac538f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 filter [0] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d6694947f0274b4591b18c627ac538f">More...</a><br /></td></tr>
<tr class="separator:ga5d6694947f0274b4591b18c627ac538f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc7d1de69c74b976243a3e73657231d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadc7d1de69c74b976243a3e73657231d5">_TIM5_IC1F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gadc7d1de69c74b976243a3e73657231d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 filter [1] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadc7d1de69c74b976243a3e73657231d5">More...</a><br /></td></tr>
<tr class="separator:gadc7d1de69c74b976243a3e73657231d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d17768c31335a1d6f511dae84087bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d17768c31335a1d6f511dae84087bef">_TIM5_IC1F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2d17768c31335a1d6f511dae84087bef"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 filter [2] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d17768c31335a1d6f511dae84087bef">More...</a><br /></td></tr>
<tr class="separator:ga2d17768c31335a1d6f511dae84087bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc17e9a7d8b79c23d509d69d1cf5e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bc17e9a7d8b79c23d509d69d1cf5e37">_TIM5_IC1F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2bc17e9a7d8b79c23d509d69d1cf5e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 1 filter [3] (in _TIM5_CCMR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2bc17e9a7d8b79c23d509d69d1cf5e37">More...</a><br /></td></tr>
<tr class="separator:ga2bc17e9a7d8b79c23d509d69d1cf5e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944e5a7f8036913d7d3a31a405fb6f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga944e5a7f8036913d7d3a31a405fb6f88">_TIM5_CC2S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga944e5a7f8036913d7d3a31a405fb6f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 2 selection [1:0] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga944e5a7f8036913d7d3a31a405fb6f88">More...</a><br /></td></tr>
<tr class="separator:ga944e5a7f8036913d7d3a31a405fb6f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c5ca612092266177fe1b0bdc64dbfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa6c5ca612092266177fe1b0bdc64dbfd">_TIM5_CC2S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa6c5ca612092266177fe1b0bdc64dbfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 2 selection [0] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa6c5ca612092266177fe1b0bdc64dbfd">More...</a><br /></td></tr>
<tr class="separator:gaa6c5ca612092266177fe1b0bdc64dbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486db1542d0c45a8ff30c521ab350654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga486db1542d0c45a8ff30c521ab350654">_TIM5_CC2S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga486db1542d0c45a8ff30c521ab350654"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 2 selection [1] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga486db1542d0c45a8ff30c521ab350654">More...</a><br /></td></tr>
<tr class="separator:ga486db1542d0c45a8ff30c521ab350654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11b4a8d561f303ef4b0001007e1c00b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae11b4a8d561f303ef4b0001007e1c00b">_TIM5_OC2PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae11b4a8d561f303ef4b0001007e1c00b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 2 preload enable [0] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae11b4a8d561f303ef4b0001007e1c00b">More...</a><br /></td></tr>
<tr class="separator:gae11b4a8d561f303ef4b0001007e1c00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f0913aa376b0e26ad267dbe63c9705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10f0913aa376b0e26ad267dbe63c9705">_TIM5_OC2M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga10f0913aa376b0e26ad267dbe63c9705"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 2 mode [2:0] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga10f0913aa376b0e26ad267dbe63c9705">More...</a><br /></td></tr>
<tr class="separator:ga10f0913aa376b0e26ad267dbe63c9705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56c70353e8229203eb0c6b98e118313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf56c70353e8229203eb0c6b98e118313">_TIM5_OC2M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf56c70353e8229203eb0c6b98e118313"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 2 mode [0] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf56c70353e8229203eb0c6b98e118313">More...</a><br /></td></tr>
<tr class="separator:gaf56c70353e8229203eb0c6b98e118313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67a9ee00c8b4a2057073e0511b2827b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa67a9ee00c8b4a2057073e0511b2827b">_TIM5_OC2M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa67a9ee00c8b4a2057073e0511b2827b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 2 mode [1] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa67a9ee00c8b4a2057073e0511b2827b">More...</a><br /></td></tr>
<tr class="separator:gaa67a9ee00c8b4a2057073e0511b2827b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e131049161d36f15e21f4c27631382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac2e131049161d36f15e21f4c27631382">_TIM5_OC2M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac2e131049161d36f15e21f4c27631382"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 2 mode [2] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac2e131049161d36f15e21f4c27631382">More...</a><br /></td></tr>
<tr class="separator:gac2e131049161d36f15e21f4c27631382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073100008c71c6636aaa4cad394ccfb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga073100008c71c6636aaa4cad394ccfb0">_TIM5_IC2PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga073100008c71c6636aaa4cad394ccfb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 prescaler [1:0] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga073100008c71c6636aaa4cad394ccfb0">More...</a><br /></td></tr>
<tr class="separator:ga073100008c71c6636aaa4cad394ccfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62facf03d85fc96d83fb4272a140b1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga62facf03d85fc96d83fb4272a140b1f2">_TIM5_IC2PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga62facf03d85fc96d83fb4272a140b1f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 prescaler [0] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga62facf03d85fc96d83fb4272a140b1f2">More...</a><br /></td></tr>
<tr class="separator:ga62facf03d85fc96d83fb4272a140b1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38c0e6c0c88a331c465d8f0b692b9ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa38c0e6c0c88a331c465d8f0b692b9ea">_TIM5_IC2PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa38c0e6c0c88a331c465d8f0b692b9ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 prescaler [1] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa38c0e6c0c88a331c465d8f0b692b9ea">More...</a><br /></td></tr>
<tr class="separator:gaa38c0e6c0c88a331c465d8f0b692b9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881cfd27b581e9d5f4059082ac8f50c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga881cfd27b581e9d5f4059082ac8f50c9">_TIM5_IC2F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga881cfd27b581e9d5f4059082ac8f50c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 2 mode [3:0] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga881cfd27b581e9d5f4059082ac8f50c9">More...</a><br /></td></tr>
<tr class="separator:ga881cfd27b581e9d5f4059082ac8f50c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0127f072b035a8da3838d803e262c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabe0127f072b035a8da3838d803e262c8">_TIM5_IC2F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabe0127f072b035a8da3838d803e262c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 filter [0] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabe0127f072b035a8da3838d803e262c8">More...</a><br /></td></tr>
<tr class="separator:gabe0127f072b035a8da3838d803e262c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f09ce1fe1c4026cecc948f2195d59e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4f09ce1fe1c4026cecc948f2195d59e8">_TIM5_IC2F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4f09ce1fe1c4026cecc948f2195d59e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 filter [1] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4f09ce1fe1c4026cecc948f2195d59e8">More...</a><br /></td></tr>
<tr class="separator:ga4f09ce1fe1c4026cecc948f2195d59e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a2126d76faa1485b9b6dc12d9a256e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0a2126d76faa1485b9b6dc12d9a256e">_TIM5_IC2F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf0a2126d76faa1485b9b6dc12d9a256e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 filter [2] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0a2126d76faa1485b9b6dc12d9a256e">More...</a><br /></td></tr>
<tr class="separator:gaf0a2126d76faa1485b9b6dc12d9a256e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697459fd9de9eb685a5a908e0901ff27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga697459fd9de9eb685a5a908e0901ff27">_TIM5_IC2F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga697459fd9de9eb685a5a908e0901ff27"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 2 filter [3] (in _TIM5_CCMR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga697459fd9de9eb685a5a908e0901ff27">More...</a><br /></td></tr>
<tr class="separator:ga697459fd9de9eb685a5a908e0901ff27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f3bf4f931352b62240d50de65fe4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7f3bf4f931352b62240d50de65fe4c0">_TIM5_CC3S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa7f3bf4f931352b62240d50de65fe4c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 3 selection [1:0] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa7f3bf4f931352b62240d50de65fe4c0">More...</a><br /></td></tr>
<tr class="separator:gaa7f3bf4f931352b62240d50de65fe4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309d067eaf963a54a08dd91d1fb9ab6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga309d067eaf963a54a08dd91d1fb9ab6e">_TIM5_CC3S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga309d067eaf963a54a08dd91d1fb9ab6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 3 selection [0] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga309d067eaf963a54a08dd91d1fb9ab6e">More...</a><br /></td></tr>
<tr class="separator:ga309d067eaf963a54a08dd91d1fb9ab6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga570e96a53f47a31b75ed89960edf1ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga570e96a53f47a31b75ed89960edf1ace">_TIM5_CC3S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga570e96a53f47a31b75ed89960edf1ace"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Compare 3 selection [1] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga570e96a53f47a31b75ed89960edf1ace">More...</a><br /></td></tr>
<tr class="separator:ga570e96a53f47a31b75ed89960edf1ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3094c50be25a97ee8c4577f3704ee0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3094c50be25a97ee8c4577f3704ee0ff">_TIM5_OC3PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3094c50be25a97ee8c4577f3704ee0ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 3 preload enable [0] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3094c50be25a97ee8c4577f3704ee0ff">More...</a><br /></td></tr>
<tr class="separator:ga3094c50be25a97ee8c4577f3704ee0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef8a3fedfe54cf447e4db71c2aaac07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ef8a3fedfe54cf447e4db71c2aaac07">_TIM5_OC3M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3ef8a3fedfe54cf447e4db71c2aaac07"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 3 mode [2:0] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3ef8a3fedfe54cf447e4db71c2aaac07">More...</a><br /></td></tr>
<tr class="separator:ga3ef8a3fedfe54cf447e4db71c2aaac07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78185279999f1e2585ed398e46792ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga78185279999f1e2585ed398e46792ea4">_TIM5_OC3M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga78185279999f1e2585ed398e46792ea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 3 mode [0] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga78185279999f1e2585ed398e46792ea4">More...</a><br /></td></tr>
<tr class="separator:ga78185279999f1e2585ed398e46792ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa902f1a077c0009d52e61158f825a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaffa902f1a077c0009d52e61158f825a9">_TIM5_OC3M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaffa902f1a077c0009d52e61158f825a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 3 mode [1] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaffa902f1a077c0009d52e61158f825a9">More...</a><br /></td></tr>
<tr class="separator:gaffa902f1a077c0009d52e61158f825a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ac59671e59254c626fa2f71fc96d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0ac59671e59254c626fa2f71fc96d1d">_TIM5_OC3M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab0ac59671e59254c626fa2f71fc96d1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 3 mode [2] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab0ac59671e59254c626fa2f71fc96d1d">More...</a><br /></td></tr>
<tr class="separator:gab0ac59671e59254c626fa2f71fc96d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610c306fab672d1d3fc99ec1291e6c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga610c306fab672d1d3fc99ec1291e6c5e">_TIM5_IC3PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga610c306fab672d1d3fc99ec1291e6c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 prescaler [1:0] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga610c306fab672d1d3fc99ec1291e6c5e">More...</a><br /></td></tr>
<tr class="separator:ga610c306fab672d1d3fc99ec1291e6c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27338ca7e61292f05cb62f163af72bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf27338ca7e61292f05cb62f163af72bd">_TIM5_IC3PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf27338ca7e61292f05cb62f163af72bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 prescaler [0] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf27338ca7e61292f05cb62f163af72bd">More...</a><br /></td></tr>
<tr class="separator:gaf27338ca7e61292f05cb62f163af72bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c93c4f18077be4e2588b0a09f1cd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga80c93c4f18077be4e2588b0a09f1cd8f">_TIM5_IC3PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga80c93c4f18077be4e2588b0a09f1cd8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 prescaler [1] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga80c93c4f18077be4e2588b0a09f1cd8f">More...</a><br /></td></tr>
<tr class="separator:ga80c93c4f18077be4e2588b0a09f1cd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982994731f085f075f9c511027f0fa13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga982994731f085f075f9c511027f0fa13">_TIM5_IC3F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga982994731f085f075f9c511027f0fa13"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Output compare 3 mode [3:0] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga982994731f085f075f9c511027f0fa13">More...</a><br /></td></tr>
<tr class="separator:ga982994731f085f075f9c511027f0fa13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382d770af6fd0864706c26bd6871754e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga382d770af6fd0864706c26bd6871754e">_TIM5_IC3F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga382d770af6fd0864706c26bd6871754e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 filter [0] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga382d770af6fd0864706c26bd6871754e">More...</a><br /></td></tr>
<tr class="separator:ga382d770af6fd0864706c26bd6871754e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac558b1cd62e685cfd00a5d38f916287a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac558b1cd62e685cfd00a5d38f916287a">_TIM5_IC3F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac558b1cd62e685cfd00a5d38f916287a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 filter [1] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac558b1cd62e685cfd00a5d38f916287a">More...</a><br /></td></tr>
<tr class="separator:gac558b1cd62e685cfd00a5d38f916287a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab893a61cafbb200d12e8331d06b14f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab893a61cafbb200d12e8331d06b14f3f">_TIM5_IC3F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab893a61cafbb200d12e8331d06b14f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 filter [2] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab893a61cafbb200d12e8331d06b14f3f">More...</a><br /></td></tr>
<tr class="separator:gab893a61cafbb200d12e8331d06b14f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2067d0e84895aea6936017f04882fec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2067d0e84895aea6936017f04882fec5">_TIM5_IC3F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2067d0e84895aea6936017f04882fec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Input capture 3 filter [3] (in _TIM5_CCMR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2067d0e84895aea6936017f04882fec5">More...</a><br /></td></tr>
<tr class="separator:ga2067d0e84895aea6936017f04882fec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7250ae95edb75acad58783e57250ffc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7250ae95edb75acad58783e57250ffc9">_TIM5_CC1E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7250ae95edb75acad58783e57250ffc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 1 output enable [0] (in _TIM5_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7250ae95edb75acad58783e57250ffc9">More...</a><br /></td></tr>
<tr class="separator:ga7250ae95edb75acad58783e57250ffc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b7696dd53fb951191e0add55f1a458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4b7696dd53fb951191e0add55f1a458">_TIM5_CC1P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa4b7696dd53fb951191e0add55f1a458"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 1 output polarity [0] (in _TIM5_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4b7696dd53fb951191e0add55f1a458">More...</a><br /></td></tr>
<tr class="separator:gaa4b7696dd53fb951191e0add55f1a458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0dee604b66c0e304ffe66df41e6276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafd0dee604b66c0e304ffe66df41e6276">_TIM5_CC2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafd0dee604b66c0e304ffe66df41e6276"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 2 output enable [0] (in _TIM5_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafd0dee604b66c0e304ffe66df41e6276">More...</a><br /></td></tr>
<tr class="separator:gafd0dee604b66c0e304ffe66df41e6276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616a73b51791658f47ba8e54147fc855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga616a73b51791658f47ba8e54147fc855">_TIM5_CC2P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga616a73b51791658f47ba8e54147fc855"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 2 output polarity [0] (in _TIM5_CCER1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga616a73b51791658f47ba8e54147fc855">More...</a><br /></td></tr>
<tr class="separator:ga616a73b51791658f47ba8e54147fc855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3855cffa902756052213b25f8fb04e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3855cffa902756052213b25f8fb04e38">_TIM5_CC3E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3855cffa902756052213b25f8fb04e38"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 3 output enable [0] (in _TIM5_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3855cffa902756052213b25f8fb04e38">More...</a><br /></td></tr>
<tr class="separator:ga3855cffa902756052213b25f8fb04e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39758970aa919f25dae0e19e65043660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga39758970aa919f25dae0e19e65043660">_TIM5_CC3P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga39758970aa919f25dae0e19e65043660"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare 3 output polarity [0] (in _TIM5_CCER2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga39758970aa919f25dae0e19e65043660">More...</a><br /></td></tr>
<tr class="separator:ga39758970aa919f25dae0e19e65043660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac325370c9c87d0bfd94ae4a7eed9f1ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac325370c9c87d0bfd94ae4a7eed9f1ec">_TIM5_PSC</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac325370c9c87d0bfd94ae4a7eed9f1ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler [3:0] (in _TIM5_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac325370c9c87d0bfd94ae4a7eed9f1ec">More...</a><br /></td></tr>
<tr class="separator:gac325370c9c87d0bfd94ae4a7eed9f1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3aac4e150db491d5ecd091a4ee674ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae3aac4e150db491d5ecd091a4ee674ef">_TIM5_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae3aac4e150db491d5ecd091a4ee674ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler [0] (in _TIM5_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae3aac4e150db491d5ecd091a4ee674ef">More...</a><br /></td></tr>
<tr class="separator:gae3aac4e150db491d5ecd091a4ee674ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6813b73a40a91e6ea055db42841b81e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6813b73a40a91e6ea055db42841b81e2">_TIM5_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6813b73a40a91e6ea055db42841b81e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler [1] (in _TIM5_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6813b73a40a91e6ea055db42841b81e2">More...</a><br /></td></tr>
<tr class="separator:ga6813b73a40a91e6ea055db42841b81e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d516e3625016c2e10fc802c254c7fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d516e3625016c2e10fc802c254c7fb8">_TIM5_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1d516e3625016c2e10fc802c254c7fb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler [2] (in _TIM5_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d516e3625016c2e10fc802c254c7fb8">More...</a><br /></td></tr>
<tr class="separator:ga1d516e3625016c2e10fc802c254c7fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6ff179a9605011c993627b2ca2f084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafc6ff179a9605011c993627b2ca2f084">_TIM5_PSC3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gafc6ff179a9605011c993627b2ca2f084"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 clock prescaler [3] (in _TIM5_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafc6ff179a9605011c993627b2ca2f084">More...</a><br /></td></tr>
<tr class="separator:gafc6ff179a9605011c993627b2ca2f084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6f9697fe6298a9facc8817374210d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1e6f9697fe6298a9facc8817374210d7">_TIM6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m6__t.html">TIM6_t</a>,      <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>)</td></tr>
<tr class="memdesc:ga1e6f9697fe6298a9facc8817374210d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1e6f9697fe6298a9facc8817374210d7">More...</a><br /></td></tr>
<tr class="separator:ga1e6f9697fe6298a9facc8817374210d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2505ad481ffef1468529fe95b639764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2505ad481ffef1468529fe95b639764">_TIM6_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf2505ad481ffef1468529fe95b639764"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf2505ad481ffef1468529fe95b639764">More...</a><br /></td></tr>
<tr class="separator:gaf2505ad481ffef1468529fe95b639764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0deab8085eb51f387fb24c5af5f6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c0deab8085eb51f387fb24c5af5f6cf">_TIM6_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga1c0deab8085eb51f387fb24c5af5f6cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1c0deab8085eb51f387fb24c5af5f6cf">More...</a><br /></td></tr>
<tr class="separator:ga1c0deab8085eb51f387fb24c5af5f6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb68e520b15c9b4e77c273327ae6fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3eb68e520b15c9b4e77c273327ae6fb5">_TIM6_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3eb68e520b15c9b4e77c273327ae6fb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3eb68e520b15c9b4e77c273327ae6fb5">More...</a><br /></td></tr>
<tr class="separator:ga3eb68e520b15c9b4e77c273327ae6fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca5907e94ed2f3a1d379426a4613452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ca5907e94ed2f3a1d379426a4613452">_TIM6_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8ca5907e94ed2f3a1d379426a4613452"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 event generation register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ca5907e94ed2f3a1d379426a4613452">More...</a><br /></td></tr>
<tr class="separator:ga8ca5907e94ed2f3a1d379426a4613452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76fa08f5b412de7356272ec23656a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae76fa08f5b412de7356272ec23656a06">_TIM6_CNTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gae76fa08f5b412de7356272ec23656a06"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 counter register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae76fa08f5b412de7356272ec23656a06">More...</a><br /></td></tr>
<tr class="separator:gae76fa08f5b412de7356272ec23656a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cde0770478b35951ac88815c9505e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8cde0770478b35951ac88815c9505e45">_TIM6_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga8cde0770478b35951ac88815c9505e45"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8cde0770478b35951ac88815c9505e45">More...</a><br /></td></tr>
<tr class="separator:ga8cde0770478b35951ac88815c9505e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09103d46e7fbc962670e519789c826be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09103d46e7fbc962670e519789c826be">_TIM6_ARR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8f2be35d7d87091609189b9cd6d09c3">TIM6_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga09103d46e7fbc962670e519789c826be"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 auto-reload register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga09103d46e7fbc962670e519789c826be">More...</a><br /></td></tr>
<tr class="separator:ga09103d46e7fbc962670e519789c826be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8040d2a021d393ad52f542751b626474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8040d2a021d393ad52f542751b626474">_TIM6_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8040d2a021d393ad52f542751b626474"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8040d2a021d393ad52f542751b626474">More...</a><br /></td></tr>
<tr class="separator:ga8040d2a021d393ad52f542751b626474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c01ec295eb9f2cab26ab888d3186da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72c01ec295eb9f2cab26ab888d3186da">_TIM6_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga72c01ec295eb9f2cab26ab888d3186da"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72c01ec295eb9f2cab26ab888d3186da">More...</a><br /></td></tr>
<tr class="separator:ga72c01ec295eb9f2cab26ab888d3186da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3803207ab1d2a658d1630b2f79a181e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3803207ab1d2a658d1630b2f79a181e">_TIM6_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf3803207ab1d2a658d1630b2f79a181e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3803207ab1d2a658d1630b2f79a181e">More...</a><br /></td></tr>
<tr class="separator:gaf3803207ab1d2a658d1630b2f79a181e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72c4318a0a08bf201fd125231284478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa72c4318a0a08bf201fd125231284478">_TIM6_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa72c4318a0a08bf201fd125231284478"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 event generation register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa72c4318a0a08bf201fd125231284478">More...</a><br /></td></tr>
<tr class="separator:gaa72c4318a0a08bf201fd125231284478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004d108f047cab8e4a42f9c0dfd200dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga004d108f047cab8e4a42f9c0dfd200dc">_TIM6_CNTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga004d108f047cab8e4a42f9c0dfd200dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 counter register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga004d108f047cab8e4a42f9c0dfd200dc">More...</a><br /></td></tr>
<tr class="separator:ga004d108f047cab8e4a42f9c0dfd200dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f96d4464662425b3d0ab41e28ea612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0f96d4464662425b3d0ab41e28ea612">_TIM6_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab0f96d4464662425b3d0ab41e28ea612"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab0f96d4464662425b3d0ab41e28ea612">More...</a><br /></td></tr>
<tr class="separator:gab0f96d4464662425b3d0ab41e28ea612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8f3fd930b0c270bdeac3ab1665b87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d8f3fd930b0c270bdeac3ab1665b87c">_TIM6_ARR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga8d8f3fd930b0c270bdeac3ab1665b87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 auto-reload register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d8f3fd930b0c270bdeac3ab1665b87c">More...</a><br /></td></tr>
<tr class="separator:ga8d8f3fd930b0c270bdeac3ab1665b87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd55e5c8a320855975a31b6854c64bdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafd55e5c8a320855975a31b6854c64bdc">_TIM6_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafd55e5c8a320855975a31b6854c64bdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Counter enable [0] (in _TIM6_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafd55e5c8a320855975a31b6854c64bdc">More...</a><br /></td></tr>
<tr class="separator:gafd55e5c8a320855975a31b6854c64bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7139c4a960c92aad75a7b030e473f3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7139c4a960c92aad75a7b030e473f3a8">_TIM6_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7139c4a960c92aad75a7b030e473f3a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Update disable [0] (in _TIM6_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7139c4a960c92aad75a7b030e473f3a8">More...</a><br /></td></tr>
<tr class="separator:ga7139c4a960c92aad75a7b030e473f3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00fa506dc0e37ae9371d37227850286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae00fa506dc0e37ae9371d37227850286">_TIM6_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae00fa506dc0e37ae9371d37227850286"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Update request source [0] (in _TIM6_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae00fa506dc0e37ae9371d37227850286">More...</a><br /></td></tr>
<tr class="separator:gae00fa506dc0e37ae9371d37227850286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7acf71289d5597a244d055bdb0f4f911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7acf71289d5597a244d055bdb0f4f911">_TIM6_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7acf71289d5597a244d055bdb0f4f911"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 One-pulse mode [0] (in _TIM6_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7acf71289d5597a244d055bdb0f4f911">More...</a><br /></td></tr>
<tr class="separator:ga7acf71289d5597a244d055bdb0f4f911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga658548582d0070b637af2509bb6ccecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga658548582d0070b637af2509bb6ccecc">_TIM6_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga658548582d0070b637af2509bb6ccecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Auto-reload preload enable [0] (in _TIM6_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga658548582d0070b637af2509bb6ccecc">More...</a><br /></td></tr>
<tr class="separator:ga658548582d0070b637af2509bb6ccecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063686b4e40c31f22bd2ac63c40212ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga063686b4e40c31f22bd2ac63c40212ef">_TIM6_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga063686b4e40c31f22bd2ac63c40212ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Master mode selection [2:0] (in _TIM6_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga063686b4e40c31f22bd2ac63c40212ef">More...</a><br /></td></tr>
<tr class="separator:ga063686b4e40c31f22bd2ac63c40212ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e31a917f3f698b1443281a308d15ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga17e31a917f3f698b1443281a308d15ee">_TIM6_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga17e31a917f3f698b1443281a308d15ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Master mode selection [0] (in _TIM6_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga17e31a917f3f698b1443281a308d15ee">More...</a><br /></td></tr>
<tr class="separator:ga17e31a917f3f698b1443281a308d15ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31dbefef960fdaff159b2a8940e1e58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga31dbefef960fdaff159b2a8940e1e58f">_TIM6_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga31dbefef960fdaff159b2a8940e1e58f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Master mode selection [1] (in _TIM6_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga31dbefef960fdaff159b2a8940e1e58f">More...</a><br /></td></tr>
<tr class="separator:ga31dbefef960fdaff159b2a8940e1e58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ef7915934428946e85809488827315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga08ef7915934428946e85809488827315">_TIM6_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga08ef7915934428946e85809488827315"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Master mode selection [2] (in _TIM6_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga08ef7915934428946e85809488827315">More...</a><br /></td></tr>
<tr class="separator:ga08ef7915934428946e85809488827315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebdec84639c0c9e8ae67d381d23b52fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaebdec84639c0c9e8ae67d381d23b52fa">_TIM6_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaebdec84639c0c9e8ae67d381d23b52fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Clock/trigger/slave mode selection [2:0] (in _TIM6_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaebdec84639c0c9e8ae67d381d23b52fa">More...</a><br /></td></tr>
<tr class="separator:gaebdec84639c0c9e8ae67d381d23b52fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95562bd65f896069dcece344ad53c4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95562bd65f896069dcece344ad53c4a9">_TIM6_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga95562bd65f896069dcece344ad53c4a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Clock/trigger/slave mode selection [0] (in _TIM6_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga95562bd65f896069dcece344ad53c4a9">More...</a><br /></td></tr>
<tr class="separator:ga95562bd65f896069dcece344ad53c4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20861ede7112f66aab12c9a14a39570f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20861ede7112f66aab12c9a14a39570f">_TIM6_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga20861ede7112f66aab12c9a14a39570f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Clock/trigger/slave mode selection [1] (in _TIM6_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga20861ede7112f66aab12c9a14a39570f">More...</a><br /></td></tr>
<tr class="separator:ga20861ede7112f66aab12c9a14a39570f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c8c44595e465340bccc655486df651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9c8c44595e465340bccc655486df651">_TIM6_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa9c8c44595e465340bccc655486df651"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Clock/trigger/slave mode selection [2] (in _TIM6_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9c8c44595e465340bccc655486df651">More...</a><br /></td></tr>
<tr class="separator:gaa9c8c44595e465340bccc655486df651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14939af18b7065134bedf48181452a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab14939af18b7065134bedf48181452a2">_TIM6_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab14939af18b7065134bedf48181452a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Trigger selection [2:0] (in _TIM6_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab14939af18b7065134bedf48181452a2">More...</a><br /></td></tr>
<tr class="separator:gab14939af18b7065134bedf48181452a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2560086b591772bc791953b0750cd036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2560086b591772bc791953b0750cd036">_TIM6_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2560086b591772bc791953b0750cd036"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Trigger selection [0] (in _TIM6_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2560086b591772bc791953b0750cd036">More...</a><br /></td></tr>
<tr class="separator:ga2560086b591772bc791953b0750cd036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aacadd3ad9ec922817af93b6bbdcc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6aacadd3ad9ec922817af93b6bbdcc71">_TIM6_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6aacadd3ad9ec922817af93b6bbdcc71"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Trigger selection [1] (in _TIM6_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6aacadd3ad9ec922817af93b6bbdcc71">More...</a><br /></td></tr>
<tr class="separator:ga6aacadd3ad9ec922817af93b6bbdcc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5e1c1350e214a28e85dc593acd76d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e5e1c1350e214a28e85dc593acd76d8">_TIM6_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9e5e1c1350e214a28e85dc593acd76d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Trigger selection [2] (in _TIM6_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9e5e1c1350e214a28e85dc593acd76d8">More...</a><br /></td></tr>
<tr class="separator:ga9e5e1c1350e214a28e85dc593acd76d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8ffeb7451824dc6bc777f42395a717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d8ffeb7451824dc6bc777f42395a717">_TIM6_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7d8ffeb7451824dc6bc777f42395a717"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Update interrupt enable [0] (in _TIM6_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d8ffeb7451824dc6bc777f42395a717">More...</a><br /></td></tr>
<tr class="separator:ga7d8ffeb7451824dc6bc777f42395a717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0efa2c5b1d035bc1f03346890ce0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0c0efa2c5b1d035bc1f03346890ce0be">_TIM6_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0c0efa2c5b1d035bc1f03346890ce0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Update interrupt flag [0] (in _TIM6_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0c0efa2c5b1d035bc1f03346890ce0be">More...</a><br /></td></tr>
<tr class="separator:ga0c0efa2c5b1d035bc1f03346890ce0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801e49102a180820b969eecb6ce5a4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga801e49102a180820b969eecb6ce5a4c2">_TIM6_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga801e49102a180820b969eecb6ce5a4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 Update generation [0] (in _TIM6_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga801e49102a180820b969eecb6ce5a4c2">More...</a><br /></td></tr>
<tr class="separator:ga801e49102a180820b969eecb6ce5a4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98c55dbd47786dd19a8d1f8fe95a470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf98c55dbd47786dd19a8d1f8fe95a470">_TIM6_PSC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf98c55dbd47786dd19a8d1f8fe95a470"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler [2:0] (in _TIM6_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf98c55dbd47786dd19a8d1f8fe95a470">More...</a><br /></td></tr>
<tr class="separator:gaf98c55dbd47786dd19a8d1f8fe95a470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8490bc7f1e0988468c6370e1a50b6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab8490bc7f1e0988468c6370e1a50b6e8">_TIM6_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab8490bc7f1e0988468c6370e1a50b6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler [0] (in _TIM6_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab8490bc7f1e0988468c6370e1a50b6e8">More...</a><br /></td></tr>
<tr class="separator:gab8490bc7f1e0988468c6370e1a50b6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95504df36a21bca06e07a59f6516c2a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95504df36a21bca06e07a59f6516c2a7">_TIM6_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga95504df36a21bca06e07a59f6516c2a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler [1] (in _TIM6_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga95504df36a21bca06e07a59f6516c2a7">More...</a><br /></td></tr>
<tr class="separator:ga95504df36a21bca06e07a59f6516c2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c49073867e52e358b3dc89c3791b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3c49073867e52e358b3dc89c3791b08">_TIM6_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad3c49073867e52e358b3dc89c3791b08"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM6 clock prescaler [2] (in _TIM6_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad3c49073867e52e358b3dc89c3791b08">More...</a><br /></td></tr>
<tr class="separator:gad3c49073867e52e358b3dc89c3791b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd5309965c7b0315ee09cf39012b124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8fd5309965c7b0315ee09cf39012b124">_ADC1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_a_d_c1__t.html">ADC1_t</a>,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>)</td></tr>
<tr class="memdesc:ga8fd5309965c7b0315ee09cf39012b124"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8fd5309965c7b0315ee09cf39012b124">More...</a><br /></td></tr>
<tr class="separator:ga8fd5309965c7b0315ee09cf39012b124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d4fc186e354ccd95901e5c4957104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga34d4fc186e354ccd95901e5c4957104b">_ADC1_DB0RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga34d4fc186e354ccd95901e5c4957104b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 0.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga34d4fc186e354ccd95901e5c4957104b">More...</a><br /></td></tr>
<tr class="separator:ga34d4fc186e354ccd95901e5c4957104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e95f4b3e192858c8e534d81bf4425b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3e95f4b3e192858c8e534d81bf4425b">_ADC1_DB0RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaf3e95f4b3e192858c8e534d81bf4425b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 0.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3e95f4b3e192858c8e534d81bf4425b">More...</a><br /></td></tr>
<tr class="separator:gaf3e95f4b3e192858c8e534d81bf4425b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f12a45baae5f0d6e069e0b81f42973d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f12a45baae5f0d6e069e0b81f42973d">_ADC1_DB1RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga9f12a45baae5f0d6e069e0b81f42973d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9f12a45baae5f0d6e069e0b81f42973d">More...</a><br /></td></tr>
<tr class="separator:ga9f12a45baae5f0d6e069e0b81f42973d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc901e26c3c85d4251e0800f931bdf51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadc901e26c3c85d4251e0800f931bdf51">_ADC1_DB1RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gadc901e26c3c85d4251e0800f931bdf51"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadc901e26c3c85d4251e0800f931bdf51">More...</a><br /></td></tr>
<tr class="separator:gadc901e26c3c85d4251e0800f931bdf51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16221ae504b0174b94d3526835d0eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae16221ae504b0174b94d3526835d0eb2">_ADC1_DB2RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gae16221ae504b0174b94d3526835d0eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae16221ae504b0174b94d3526835d0eb2">More...</a><br /></td></tr>
<tr class="separator:gae16221ae504b0174b94d3526835d0eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f294708e7672845401fcd216352e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga52f294708e7672845401fcd216352e43">_ADC1_DB2RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga52f294708e7672845401fcd216352e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga52f294708e7672845401fcd216352e43">More...</a><br /></td></tr>
<tr class="separator:ga52f294708e7672845401fcd216352e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406beae7186450d844995dddbb6093c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga406beae7186450d844995dddbb6093c2">_ADC1_DB3RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga406beae7186450d844995dddbb6093c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga406beae7186450d844995dddbb6093c2">More...</a><br /></td></tr>
<tr class="separator:ga406beae7186450d844995dddbb6093c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b7d3ae149628c711fbaa5e1b468722f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b7d3ae149628c711fbaa5e1b468722f">_ADC1_DB3RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga9b7d3ae149628c711fbaa5e1b468722f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9b7d3ae149628c711fbaa5e1b468722f">More...</a><br /></td></tr>
<tr class="separator:ga9b7d3ae149628c711fbaa5e1b468722f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7772501b9ce4c3f67762418b4d959719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7772501b9ce4c3f67762418b4d959719">_ADC1_DB4RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga7772501b9ce4c3f67762418b4d959719"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7772501b9ce4c3f67762418b4d959719">More...</a><br /></td></tr>
<tr class="separator:ga7772501b9ce4c3f67762418b4d959719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41327a0154a83421e08c3586abc1f50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga41327a0154a83421e08c3586abc1f50c">_ADC1_DB4RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga41327a0154a83421e08c3586abc1f50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 4.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga41327a0154a83421e08c3586abc1f50c">More...</a><br /></td></tr>
<tr class="separator:ga41327a0154a83421e08c3586abc1f50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8d085b853b825571ea1691bd588dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f8d085b853b825571ea1691bd588dab">_ADC1_DB5RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga5f8d085b853b825571ea1691bd588dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 5.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f8d085b853b825571ea1691bd588dab">More...</a><br /></td></tr>
<tr class="separator:ga5f8d085b853b825571ea1691bd588dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d6b5be81215f485628c169a75274a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab0d6b5be81215f485628c169a75274a2">_ADC1_DB5RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gab0d6b5be81215f485628c169a75274a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 5.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab0d6b5be81215f485628c169a75274a2">More...</a><br /></td></tr>
<tr class="separator:gab0d6b5be81215f485628c169a75274a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbb7958b5749fa695fd99db5e3b0045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cbb7958b5749fa695fd99db5e3b0045">_ADC1_DB6RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga5cbb7958b5749fa695fd99db5e3b0045"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 6.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cbb7958b5749fa695fd99db5e3b0045">More...</a><br /></td></tr>
<tr class="separator:ga5cbb7958b5749fa695fd99db5e3b0045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a344c6594818dac6d556f6340363373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a344c6594818dac6d556f6340363373">_ADC1_DB6RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga7a344c6594818dac6d556f6340363373"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 6.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a344c6594818dac6d556f6340363373">More...</a><br /></td></tr>
<tr class="separator:ga7a344c6594818dac6d556f6340363373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2368a9f817a462f3bfd8e4f59fc61508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2368a9f817a462f3bfd8e4f59fc61508">_ADC1_DB7RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga2368a9f817a462f3bfd8e4f59fc61508"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 7.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2368a9f817a462f3bfd8e4f59fc61508">More...</a><br /></td></tr>
<tr class="separator:ga2368a9f817a462f3bfd8e4f59fc61508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902460052bbab5f518f8383c80129a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga902460052bbab5f518f8383c80129a30">_ADC1_DB7RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga902460052bbab5f518f8383c80129a30"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 7.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga902460052bbab5f518f8383c80129a30">More...</a><br /></td></tr>
<tr class="separator:ga902460052bbab5f518f8383c80129a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96728613ff7b8fe5f6093ccb6964b194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga96728613ff7b8fe5f6093ccb6964b194">_ADC1_DB8RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:ga96728613ff7b8fe5f6093ccb6964b194"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga96728613ff7b8fe5f6093ccb6964b194">More...</a><br /></td></tr>
<tr class="separator:ga96728613ff7b8fe5f6093ccb6964b194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db6607e99cbaa9ba447f4df66fce923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0db6607e99cbaa9ba447f4df66fce923">_ADC1_DB8RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:ga0db6607e99cbaa9ba447f4df66fce923"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0db6607e99cbaa9ba447f4df66fce923">More...</a><br /></td></tr>
<tr class="separator:ga0db6607e99cbaa9ba447f4df66fce923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5243294ff8e76b6b9b2dc3c500addf03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5243294ff8e76b6b9b2dc3c500addf03">_ADC1_DB9RH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga5243294ff8e76b6b9b2dc3c500addf03"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 9.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5243294ff8e76b6b9b2dc3c500addf03">More...</a><br /></td></tr>
<tr class="separator:ga5243294ff8e76b6b9b2dc3c500addf03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fbd5b13ef90b25e9dd607242c8bd66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4fbd5b13ef90b25e9dd607242c8bd66">_ADC1_DB9RL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:gab4fbd5b13ef90b25e9dd607242c8bd66"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 10-bit Data Buffer Register 9.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab4fbd5b13ef90b25e9dd607242c8bd66">More...</a><br /></td></tr>
<tr class="separator:gab4fbd5b13ef90b25e9dd607242c8bd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b54bf772b3eec17ab9f8d9ad4b30aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5b54bf772b3eec17ab9f8d9ad4b30aa">_ADC1_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x20)</td></tr>
<tr class="memdesc:gaf5b54bf772b3eec17ab9f8d9ad4b30aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 control/status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5b54bf772b3eec17ab9f8d9ad4b30aa">More...</a><br /></td></tr>
<tr class="separator:gaf5b54bf772b3eec17ab9f8d9ad4b30aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdbf069223591b816b5d19591e5d8e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabdbf069223591b816b5d19591e5d8e3e">_ADC1_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x21)</td></tr>
<tr class="memdesc:gabdbf069223591b816b5d19591e5d8e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabdbf069223591b816b5d19591e5d8e3e">More...</a><br /></td></tr>
<tr class="separator:gabdbf069223591b816b5d19591e5d8e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d68b1bb14170c9f8e1f76d7ff375c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab2d68b1bb14170c9f8e1f76d7ff375c5">_ADC1_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x22)</td></tr>
<tr class="memdesc:gab2d68b1bb14170c9f8e1f76d7ff375c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab2d68b1bb14170c9f8e1f76d7ff375c5">More...</a><br /></td></tr>
<tr class="separator:gab2d68b1bb14170c9f8e1f76d7ff375c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f835b8fffdf14535463993c40e16d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f835b8fffdf14535463993c40e16d71">_ADC1_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x23)</td></tr>
<tr class="memdesc:ga3f835b8fffdf14535463993c40e16d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 3.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3f835b8fffdf14535463993c40e16d71">More...</a><br /></td></tr>
<tr class="separator:ga3f835b8fffdf14535463993c40e16d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242491f6b51c08279028d5a42481010f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga242491f6b51c08279028d5a42481010f">_ADC1_DRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x24)</td></tr>
<tr class="memdesc:ga242491f6b51c08279028d5a42481010f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 (unbuffered) 10-bit measurement result.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga242491f6b51c08279028d5a42481010f">More...</a><br /></td></tr>
<tr class="separator:ga242491f6b51c08279028d5a42481010f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20da6431a482877e303e7d64c8c68bae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20da6431a482877e303e7d64c8c68bae">_ADC1_DRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x25)</td></tr>
<tr class="memdesc:ga20da6431a482877e303e7d64c8c68bae"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 (unbuffered) 10-bit measurement result.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga20da6431a482877e303e7d64c8c68bae">More...</a><br /></td></tr>
<tr class="separator:ga20da6431a482877e303e7d64c8c68bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dcd37df25d2ec315730e156b0fa9e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dcd37df25d2ec315730e156b0fa9e0b">_ADC1_TDRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x26)</td></tr>
<tr class="memdesc:ga7dcd37df25d2ec315730e156b0fa9e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Schmitt trigger disable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dcd37df25d2ec315730e156b0fa9e0b">More...</a><br /></td></tr>
<tr class="separator:ga7dcd37df25d2ec315730e156b0fa9e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e374434ed319b9ff67a4ff7600278d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e374434ed319b9ff67a4ff7600278d5">_ADC1_TDRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x27)</td></tr>
<tr class="memdesc:ga5e374434ed319b9ff67a4ff7600278d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Schmitt trigger disable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e374434ed319b9ff67a4ff7600278d5">More...</a><br /></td></tr>
<tr class="separator:ga5e374434ed319b9ff67a4ff7600278d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fb985547e36dec7a085a8d5dc2a94f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac4fb985547e36dec7a085a8d5dc2a94f">_ADC1_HTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x28)</td></tr>
<tr class="memdesc:gac4fb985547e36dec7a085a8d5dc2a94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog high threshold register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac4fb985547e36dec7a085a8d5dc2a94f">More...</a><br /></td></tr>
<tr class="separator:gac4fb985547e36dec7a085a8d5dc2a94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea86d486150c4855b4398470d1ce36e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadea86d486150c4855b4398470d1ce36e">_ADC1_HTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x29)</td></tr>
<tr class="memdesc:gadea86d486150c4855b4398470d1ce36e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog high threshold register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadea86d486150c4855b4398470d1ce36e">More...</a><br /></td></tr>
<tr class="separator:gadea86d486150c4855b4398470d1ce36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a01dedb34120e1945f6b60d910ebda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga89a01dedb34120e1945f6b60d910ebda">_ADC1_LTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x2A)</td></tr>
<tr class="memdesc:ga89a01dedb34120e1945f6b60d910ebda"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog low threshold register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga89a01dedb34120e1945f6b60d910ebda">More...</a><br /></td></tr>
<tr class="separator:ga89a01dedb34120e1945f6b60d910ebda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87a60ad1695ebf71b56f13f138a6603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab87a60ad1695ebf71b56f13f138a6603">_ADC1_LTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x2B)</td></tr>
<tr class="memdesc:gab87a60ad1695ebf71b56f13f138a6603"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog low threshold register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab87a60ad1695ebf71b56f13f138a6603">More...</a><br /></td></tr>
<tr class="separator:gab87a60ad1695ebf71b56f13f138a6603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4498c93cf606b84360bf3134ff86581f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4498c93cf606b84360bf3134ff86581f">_ADC1_AWSRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x2C)</td></tr>
<tr class="memdesc:ga4498c93cf606b84360bf3134ff86581f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4498c93cf606b84360bf3134ff86581f">More...</a><br /></td></tr>
<tr class="separator:ga4498c93cf606b84360bf3134ff86581f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ce82d2d1fdf82d5c5b7dfb1dfb208b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga89ce82d2d1fdf82d5c5b7dfb1dfb208b">_ADC1_AWSRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga89ce82d2d1fdf82d5c5b7dfb1dfb208b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga89ce82d2d1fdf82d5c5b7dfb1dfb208b">More...</a><br /></td></tr>
<tr class="separator:ga89ce82d2d1fdf82d5c5b7dfb1dfb208b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3792f404b51abf0aeb115e3130255046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3792f404b51abf0aeb115e3130255046">_ADC1_AWCRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x2E)</td></tr>
<tr class="memdesc:ga3792f404b51abf0aeb115e3130255046"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3792f404b51abf0aeb115e3130255046">More...</a><br /></td></tr>
<tr class="separator:ga3792f404b51abf0aeb115e3130255046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2811582ed303a971da2ae597e513f532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2811582ed303a971da2ae597e513f532">_ADC1_AWCRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga15ad502b1b3dffbb89e4325c2666f88e">ADC1_AddressBase</a>+0x2F)</td></tr>
<tr class="memdesc:ga2811582ed303a971da2ae597e513f532"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2811582ed303a971da2ae597e513f532">More...</a><br /></td></tr>
<tr class="separator:ga2811582ed303a971da2ae597e513f532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab225b687256b84042e0ca4e25e37b958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab225b687256b84042e0ca4e25e37b958">_ADC1_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab225b687256b84042e0ca4e25e37b958"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 control/status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab225b687256b84042e0ca4e25e37b958">More...</a><br /></td></tr>
<tr class="separator:gab225b687256b84042e0ca4e25e37b958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7e101bffaac6e91ae2af3e8cc04653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaab7e101bffaac6e91ae2af3e8cc04653">_ADC1_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaab7e101bffaac6e91ae2af3e8cc04653"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaab7e101bffaac6e91ae2af3e8cc04653">More...</a><br /></td></tr>
<tr class="separator:gaab7e101bffaac6e91ae2af3e8cc04653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c98b9799724938ccd827c494b8a7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga40c98b9799724938ccd827c494b8a7b2">_ADC1_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga40c98b9799724938ccd827c494b8a7b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga40c98b9799724938ccd827c494b8a7b2">More...</a><br /></td></tr>
<tr class="separator:ga40c98b9799724938ccd827c494b8a7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723f38d175028a256d9ab73d264d4750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga723f38d175028a256d9ab73d264d4750">_ADC1_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga723f38d175028a256d9ab73d264d4750"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Configuration Register 3 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga723f38d175028a256d9ab73d264d4750">More...</a><br /></td></tr>
<tr class="separator:ga723f38d175028a256d9ab73d264d4750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a97baf01244fdb48f930b96cbc5ee10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a97baf01244fdb48f930b96cbc5ee10">_ADC1_TDRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3a97baf01244fdb48f930b96cbc5ee10"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Schmitt trigger disable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a97baf01244fdb48f930b96cbc5ee10">More...</a><br /></td></tr>
<tr class="separator:ga3a97baf01244fdb48f930b96cbc5ee10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae13a3b46c8bd6e118d927ca81cef0b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae13a3b46c8bd6e118d927ca81cef0b70">_ADC1_TDRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae13a3b46c8bd6e118d927ca81cef0b70"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Schmitt trigger disable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae13a3b46c8bd6e118d927ca81cef0b70">More...</a><br /></td></tr>
<tr class="separator:gae13a3b46c8bd6e118d927ca81cef0b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951d1d5e12dbe1ad2d42aa02361daae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga951d1d5e12dbe1ad2d42aa02361daae5">_ADC1_HTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga951d1d5e12dbe1ad2d42aa02361daae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog high threshold register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga951d1d5e12dbe1ad2d42aa02361daae5">More...</a><br /></td></tr>
<tr class="separator:ga951d1d5e12dbe1ad2d42aa02361daae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3519212c2ed5862e1725c56b21fa6934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3519212c2ed5862e1725c56b21fa6934">_ADC1_HTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x03)</td></tr>
<tr class="memdesc:ga3519212c2ed5862e1725c56b21fa6934"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog high threshold register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3519212c2ed5862e1725c56b21fa6934">More...</a><br /></td></tr>
<tr class="separator:ga3519212c2ed5862e1725c56b21fa6934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b017766826d72c23ee5352c3946639f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b017766826d72c23ee5352c3946639f">_ADC1_LTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2b017766826d72c23ee5352c3946639f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog low threshold register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2b017766826d72c23ee5352c3946639f">More...</a><br /></td></tr>
<tr class="separator:ga2b017766826d72c23ee5352c3946639f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf8e00d0acc3d32a7bac8fc47a173e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6cf8e00d0acc3d32a7bac8fc47a173e3">_ADC1_LTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6cf8e00d0acc3d32a7bac8fc47a173e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog low threshold register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6cf8e00d0acc3d32a7bac8fc47a173e3">More...</a><br /></td></tr>
<tr class="separator:ga6cf8e00d0acc3d32a7bac8fc47a173e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1973afa949f26608bbb04d823c5615de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1973afa949f26608bbb04d823c5615de">_ADC1_AWCRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1973afa949f26608bbb04d823c5615de"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1973afa949f26608bbb04d823c5615de">More...</a><br /></td></tr>
<tr class="separator:ga1973afa949f26608bbb04d823c5615de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b9e3dc1f77afe668bba8e4db0dc42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b9e3dc1f77afe668bba8e4db0dc42a">_ADC1_AWCRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae5b9e3dc1f77afe668bba8e4db0dc42a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 watchdog control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae5b9e3dc1f77afe668bba8e4db0dc42a">More...</a><br /></td></tr>
<tr class="separator:gae5b9e3dc1f77afe668bba8e4db0dc42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84f8028d46c420e5f53f1529892e844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac84f8028d46c420e5f53f1529892e844">_ADC1_CH</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac84f8028d46c420e5f53f1529892e844"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Channel selection bits [3:0] (in _ADC1_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac84f8028d46c420e5f53f1529892e844">More...</a><br /></td></tr>
<tr class="separator:gac84f8028d46c420e5f53f1529892e844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c85d457659673ba9bc4826af66729b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac5c85d457659673ba9bc4826af66729b">_ADC1_CH0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac5c85d457659673ba9bc4826af66729b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Channel selection bits [0] (in _ADC1_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac5c85d457659673ba9bc4826af66729b">More...</a><br /></td></tr>
<tr class="separator:gac5c85d457659673ba9bc4826af66729b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431cd26a0775215a006f01db593b8fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga431cd26a0775215a006f01db593b8fc0">_ADC1_CH1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga431cd26a0775215a006f01db593b8fc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Channel selection bits [1] (in _ADC1_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga431cd26a0775215a006f01db593b8fc0">More...</a><br /></td></tr>
<tr class="separator:ga431cd26a0775215a006f01db593b8fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c02cf46b5a45f40550ef3a894f31b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae2c02cf46b5a45f40550ef3a894f31b8">_ADC1_CH2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae2c02cf46b5a45f40550ef3a894f31b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Channel selection bits [2] (in _ADC1_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae2c02cf46b5a45f40550ef3a894f31b8">More...</a><br /></td></tr>
<tr class="separator:gae2c02cf46b5a45f40550ef3a894f31b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27f96527f4433f1af06ba3934d24b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac27f96527f4433f1af06ba3934d24b15">_ADC1_CH3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac27f96527f4433f1af06ba3934d24b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Channel selection bits [3] (in _ADC1_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac27f96527f4433f1af06ba3934d24b15">More...</a><br /></td></tr>
<tr class="separator:gac27f96527f4433f1af06ba3934d24b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fb8f8ec9157df00eb041d7d84fff0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23fb8f8ec9157df00eb041d7d84fff0e">_ADC1_AWDIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga23fb8f8ec9157df00eb041d7d84fff0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Analog watchdog interrupt enable [0] (in _ADC1_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga23fb8f8ec9157df00eb041d7d84fff0e">More...</a><br /></td></tr>
<tr class="separator:ga23fb8f8ec9157df00eb041d7d84fff0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacec6be5082e7c9fc52f21b6d489ccfb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacec6be5082e7c9fc52f21b6d489ccfb6">_ADC1_EOCIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacec6be5082e7c9fc52f21b6d489ccfb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Interrupt enable for EOC [0] (in _ADC1_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacec6be5082e7c9fc52f21b6d489ccfb6">More...</a><br /></td></tr>
<tr class="separator:gacec6be5082e7c9fc52f21b6d489ccfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c3d5a8437966325e1bb068ba05e012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab7c3d5a8437966325e1bb068ba05e012">_ADC1_AWD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab7c3d5a8437966325e1bb068ba05e012"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Analog Watchdog flag [0] (in _ADC1_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab7c3d5a8437966325e1bb068ba05e012">More...</a><br /></td></tr>
<tr class="separator:gab7c3d5a8437966325e1bb068ba05e012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9578197cc46e13ceb26f2269c9179f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9578197cc46e13ceb26f2269c9179f9">_ADC1_EOC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa9578197cc46e13ceb26f2269c9179f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 End of conversion [0] (in _ADC1_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa9578197cc46e13ceb26f2269c9179f9">More...</a><br /></td></tr>
<tr class="separator:gaa9578197cc46e13ceb26f2269c9179f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b32940e0d22ffcdb213913f8a9b6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga25b32940e0d22ffcdb213913f8a9b6f5">_ADC1_ADON</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga25b32940e0d22ffcdb213913f8a9b6f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Conversion on/off [0] (in _ADC1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga25b32940e0d22ffcdb213913f8a9b6f5">More...</a><br /></td></tr>
<tr class="separator:ga25b32940e0d22ffcdb213913f8a9b6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad9b4dbda9448512feb2ab9c78e241d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ad9b4dbda9448512feb2ab9c78e241d">_ADC1_CONT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6ad9b4dbda9448512feb2ab9c78e241d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Continuous conversion [0] (in _ADC1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ad9b4dbda9448512feb2ab9c78e241d">More...</a><br /></td></tr>
<tr class="separator:ga6ad9b4dbda9448512feb2ab9c78e241d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7ec7af0e3fc7073c8c8f96bf3087a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b7ec7af0e3fc7073c8c8f96bf3087a2">_ADC1_SPSEL</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga3b7ec7af0e3fc7073c8c8f96bf3087a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 clock prescaler selection [2:0] (in _ADC1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b7ec7af0e3fc7073c8c8f96bf3087a2">More...</a><br /></td></tr>
<tr class="separator:ga3b7ec7af0e3fc7073c8c8f96bf3087a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9691cc73607cc273fc2bfd9879e0935e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9691cc73607cc273fc2bfd9879e0935e">_ADC1_SPSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga9691cc73607cc273fc2bfd9879e0935e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 clock prescaler selection [0] (in _ADC1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9691cc73607cc273fc2bfd9879e0935e">More...</a><br /></td></tr>
<tr class="separator:ga9691cc73607cc273fc2bfd9879e0935e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdebd8e214c4754a6a8f6c06e905fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5fdebd8e214c4754a6a8f6c06e905fb4">_ADC1_SPSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga5fdebd8e214c4754a6a8f6c06e905fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 clock prescaler selection [1] (in _ADC1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5fdebd8e214c4754a6a8f6c06e905fb4">More...</a><br /></td></tr>
<tr class="separator:ga5fdebd8e214c4754a6a8f6c06e905fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b47d72858e0080f64140f3a6e6ca4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b47d72858e0080f64140f3a6e6ca4de">_ADC1_SPSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga6b47d72858e0080f64140f3a6e6ca4de"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 clock prescaler selection [2] (in _ADC1_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6b47d72858e0080f64140f3a6e6ca4de">More...</a><br /></td></tr>
<tr class="separator:ga6b47d72858e0080f64140f3a6e6ca4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccebedc1fb2d4713a9d15edb2ff731c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabccebedc1fb2d4713a9d15edb2ff731c">_ADC1_SCAN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabccebedc1fb2d4713a9d15edb2ff731c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Scan mode enable [0] (in _ADC1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabccebedc1fb2d4713a9d15edb2ff731c">More...</a><br /></td></tr>
<tr class="separator:gabccebedc1fb2d4713a9d15edb2ff731c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c76ddff02c1f5cd24c22c89c6da830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga21c76ddff02c1f5cd24c22c89c6da830">_ADC1_ALIGN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga21c76ddff02c1f5cd24c22c89c6da830"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Data alignment [0] (in _ADC1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga21c76ddff02c1f5cd24c22c89c6da830">More...</a><br /></td></tr>
<tr class="separator:ga21c76ddff02c1f5cd24c22c89c6da830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabada5292f2fac8d5bc6d43d55e341e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabada5292f2fac8d5bc6d43d55e341e42">_ADC1_EXTSEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gabada5292f2fac8d5bc6d43d55e341e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 External event selection [1:0] (in _ADC1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabada5292f2fac8d5bc6d43d55e341e42">More...</a><br /></td></tr>
<tr class="separator:gabada5292f2fac8d5bc6d43d55e341e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969e0320ce7ebb8bcc42dbfe1068ee61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga969e0320ce7ebb8bcc42dbfe1068ee61">_ADC1_EXTSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga969e0320ce7ebb8bcc42dbfe1068ee61"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 External event selection [0] (in _ADC1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga969e0320ce7ebb8bcc42dbfe1068ee61">More...</a><br /></td></tr>
<tr class="separator:ga969e0320ce7ebb8bcc42dbfe1068ee61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c52b81f9390100d0e88b3ca9edb8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae7c52b81f9390100d0e88b3ca9edb8a6">_ADC1_EXTSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gae7c52b81f9390100d0e88b3ca9edb8a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 External event selection [1] (in _ADC1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae7c52b81f9390100d0e88b3ca9edb8a6">More...</a><br /></td></tr>
<tr class="separator:gae7c52b81f9390100d0e88b3ca9edb8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ed94fc48ecdae4ce0ac20249e8b06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga76ed94fc48ecdae4ce0ac20249e8b06f">_ADC1_EXTTRIG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga76ed94fc48ecdae4ce0ac20249e8b06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 External trigger enable [0] (in _ADC1_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga76ed94fc48ecdae4ce0ac20249e8b06f">More...</a><br /></td></tr>
<tr class="separator:ga76ed94fc48ecdae4ce0ac20249e8b06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d65128f4f4b960a1254b63d97f1de4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d65128f4f4b960a1254b63d97f1de4e">_ADC1_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7d65128f4f4b960a1254b63d97f1de4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Overrun flag [0] (in _ADC1_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d65128f4f4b960a1254b63d97f1de4e">More...</a><br /></td></tr>
<tr class="separator:ga7d65128f4f4b960a1254b63d97f1de4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f8e562498dc5e2c514c71ae6c1e449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59f8e562498dc5e2c514c71ae6c1e449">_ADC1_DBUF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga59f8e562498dc5e2c514c71ae6c1e449"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Data buffer enable [0] (in _ADC1_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59f8e562498dc5e2c514c71ae6c1e449">More...</a><br /></td></tr>
<tr class="separator:ga59f8e562498dc5e2c514c71ae6c1e449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628f55b8e17771e63c7d5e9546322970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga628f55b8e17771e63c7d5e9546322970">_ADC2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_a_d_c2__t.html">ADC2_t</a>,   <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>)</td></tr>
<tr class="memdesc:ga628f55b8e17771e63c7d5e9546322970"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga628f55b8e17771e63c7d5e9546322970">More...</a><br /></td></tr>
<tr class="separator:ga628f55b8e17771e63c7d5e9546322970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497d4e8d58593048236c4d3d19dee2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga497d4e8d58593048236c4d3d19dee2cb">_ADC2_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga497d4e8d58593048236c4d3d19dee2cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 control/status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga497d4e8d58593048236c4d3d19dee2cb">More...</a><br /></td></tr>
<tr class="separator:ga497d4e8d58593048236c4d3d19dee2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c5c4168e74499d7e41f34154b19097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72c5c4168e74499d7e41f34154b19097">_ADC2_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga72c5c4168e74499d7e41f34154b19097"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Configuration Register 1.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72c5c4168e74499d7e41f34154b19097">More...</a><br /></td></tr>
<tr class="separator:ga72c5c4168e74499d7e41f34154b19097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dbe34b0ec6a529b1717f77a04b55cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae0dbe34b0ec6a529b1717f77a04b55cb">_ADC2_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gae0dbe34b0ec6a529b1717f77a04b55cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Configuration Register 2.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae0dbe34b0ec6a529b1717f77a04b55cb">More...</a><br /></td></tr>
<tr class="separator:gae0dbe34b0ec6a529b1717f77a04b55cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2d13bc511eca16f6a16dac282ba316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f2d13bc511eca16f6a16dac282ba316">_ADC2_DRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga0f2d13bc511eca16f6a16dac282ba316"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 (unbuffered) 10-bit measurement result.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0f2d13bc511eca16f6a16dac282ba316">More...</a><br /></td></tr>
<tr class="separator:ga0f2d13bc511eca16f6a16dac282ba316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cfb1cf9d6a0b10bc025dd30be1411d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad8cfb1cf9d6a0b10bc025dd30be1411d">_ADC2_DRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gad8cfb1cf9d6a0b10bc025dd30be1411d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 (unbuffered) 10-bit measurement result.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad8cfb1cf9d6a0b10bc025dd30be1411d">More...</a><br /></td></tr>
<tr class="separator:gad8cfb1cf9d6a0b10bc025dd30be1411d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59399c374f76b9072d9b248b949e9594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59399c374f76b9072d9b248b949e9594">_ADC2_TDRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga59399c374f76b9072d9b248b949e9594"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Schmitt trigger disable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59399c374f76b9072d9b248b949e9594">More...</a><br /></td></tr>
<tr class="separator:ga59399c374f76b9072d9b248b949e9594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af0000c196e97bb7bd597cadb1885ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3af0000c196e97bb7bd597cadb1885ce">_ADC2_TDRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaae5c9dd4bc5f4c829580960d727ea63">ADC2_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga3af0000c196e97bb7bd597cadb1885ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Schmitt trigger disable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3af0000c196e97bb7bd597cadb1885ce">More...</a><br /></td></tr>
<tr class="separator:ga3af0000c196e97bb7bd597cadb1885ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec077a4335c5ea0855c9131b562bc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ec077a4335c5ea0855c9131b562bc45">_ADC2_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8ec077a4335c5ea0855c9131b562bc45"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 control/status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ec077a4335c5ea0855c9131b562bc45">More...</a><br /></td></tr>
<tr class="separator:ga8ec077a4335c5ea0855c9131b562bc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e3d5d9ea6cbc8ba385c59e42136284b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e3d5d9ea6cbc8ba385c59e42136284b">_ADC2_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3e3d5d9ea6cbc8ba385c59e42136284b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Configuration Register 1 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e3d5d9ea6cbc8ba385c59e42136284b">More...</a><br /></td></tr>
<tr class="separator:ga3e3d5d9ea6cbc8ba385c59e42136284b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1ed0a1c9127a480a00f53d53343f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d1ed0a1c9127a480a00f53d53343f56">_ADC2_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3d1ed0a1c9127a480a00f53d53343f56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Configuration Register 2 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d1ed0a1c9127a480a00f53d53343f56">More...</a><br /></td></tr>
<tr class="separator:ga3d1ed0a1c9127a480a00f53d53343f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85cae41a3864e8fa0334b82c62aae117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85cae41a3864e8fa0334b82c62aae117">_ADC2_TDRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga85cae41a3864e8fa0334b82c62aae117"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Schmitt trigger disable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85cae41a3864e8fa0334b82c62aae117">More...</a><br /></td></tr>
<tr class="separator:ga85cae41a3864e8fa0334b82c62aae117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e8946a2d96c278aee32499698c2b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga44e8946a2d96c278aee32499698c2b6f">_ADC2_TDRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga44e8946a2d96c278aee32499698c2b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Schmitt trigger disable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga44e8946a2d96c278aee32499698c2b6f">More...</a><br /></td></tr>
<tr class="separator:ga44e8946a2d96c278aee32499698c2b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7a07c1491a384ae835d8432a53f84d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e7a07c1491a384ae835d8432a53f84d">_ADC2_CH</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7e7a07c1491a384ae835d8432a53f84d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Channel selection bits [3:0] (in _ADC2_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e7a07c1491a384ae835d8432a53f84d">More...</a><br /></td></tr>
<tr class="separator:ga7e7a07c1491a384ae835d8432a53f84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc6cf1bd121abf1a25bbdce21c36052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bc6cf1bd121abf1a25bbdce21c36052">_ADC2_CH0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7bc6cf1bd121abf1a25bbdce21c36052"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Channel selection bits [0] (in _ADC2_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7bc6cf1bd121abf1a25bbdce21c36052">More...</a><br /></td></tr>
<tr class="separator:ga7bc6cf1bd121abf1a25bbdce21c36052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ad50457851fdc13b57e4b10360a8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14ad50457851fdc13b57e4b10360a8e9">_ADC2_CH1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga14ad50457851fdc13b57e4b10360a8e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Channel selection bits [1] (in _ADC2_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga14ad50457851fdc13b57e4b10360a8e9">More...</a><br /></td></tr>
<tr class="separator:ga14ad50457851fdc13b57e4b10360a8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fe8d09b17a06f3318722ad185dd39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga74fe8d09b17a06f3318722ad185dd39f">_ADC2_CH2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga74fe8d09b17a06f3318722ad185dd39f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Channel selection bits [2] (in _ADC2_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga74fe8d09b17a06f3318722ad185dd39f">More...</a><br /></td></tr>
<tr class="separator:ga74fe8d09b17a06f3318722ad185dd39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15675311980187290d354d50308c7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa15675311980187290d354d50308c7e0">_ADC2_CH3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa15675311980187290d354d50308c7e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Channel selection bits [3] (in _ADC2_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa15675311980187290d354d50308c7e0">More...</a><br /></td></tr>
<tr class="separator:gaa15675311980187290d354d50308c7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80969c6b58e19b0ea8449345c764be3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga80969c6b58e19b0ea8449345c764be3c">_ADC2_EOCIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga80969c6b58e19b0ea8449345c764be3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Interrupt enable for EOC [0] (in _ADC2_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga80969c6b58e19b0ea8449345c764be3c">More...</a><br /></td></tr>
<tr class="separator:ga80969c6b58e19b0ea8449345c764be3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff012888d38cd55ac531afc0007cf0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacff012888d38cd55ac531afc0007cf0f">_ADC2_EOC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gacff012888d38cd55ac531afc0007cf0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 End of conversion [0] (in _ADC2_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacff012888d38cd55ac531afc0007cf0f">More...</a><br /></td></tr>
<tr class="separator:gacff012888d38cd55ac531afc0007cf0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064e751c07e423586339e6ae01ba6ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga064e751c07e423586339e6ae01ba6ee9">_ADC2_ADON</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga064e751c07e423586339e6ae01ba6ee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Conversion on/off [0] (in _ADC2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga064e751c07e423586339e6ae01ba6ee9">More...</a><br /></td></tr>
<tr class="separator:ga064e751c07e423586339e6ae01ba6ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7eb9fa1ec80a4caa30d68a44b04deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf7eb9fa1ec80a4caa30d68a44b04deb">_ADC2_CONT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaaf7eb9fa1ec80a4caa30d68a44b04deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Continuous conversion [0] (in _ADC2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf7eb9fa1ec80a4caa30d68a44b04deb">More...</a><br /></td></tr>
<tr class="separator:gaaf7eb9fa1ec80a4caa30d68a44b04deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754102bb54ee04e22e2ec6a3a5ccea3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga754102bb54ee04e22e2ec6a3a5ccea3f">_ADC2_SPSEL</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga754102bb54ee04e22e2ec6a3a5ccea3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 clock prescaler selection [2:0] (in _ADC2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga754102bb54ee04e22e2ec6a3a5ccea3f">More...</a><br /></td></tr>
<tr class="separator:ga754102bb54ee04e22e2ec6a3a5ccea3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926d51770a5343e025bacde459655f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga926d51770a5343e025bacde459655f8b">_ADC2_SPSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga926d51770a5343e025bacde459655f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 clock prescaler selection [0] (in _ADC2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga926d51770a5343e025bacde459655f8b">More...</a><br /></td></tr>
<tr class="separator:ga926d51770a5343e025bacde459655f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb58d7c5828e1988d59e91ab8c5fcf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadb58d7c5828e1988d59e91ab8c5fcf39">_ADC2_SPSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gadb58d7c5828e1988d59e91ab8c5fcf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 clock prescaler selection [1] (in _ADC2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadb58d7c5828e1988d59e91ab8c5fcf39">More...</a><br /></td></tr>
<tr class="separator:gadb58d7c5828e1988d59e91ab8c5fcf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df327c67b0b484b930470065d2c8924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6df327c67b0b484b930470065d2c8924">_ADC2_SPSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga6df327c67b0b484b930470065d2c8924"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 clock prescaler selection [2] (in _ADC2_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6df327c67b0b484b930470065d2c8924">More...</a><br /></td></tr>
<tr class="separator:ga6df327c67b0b484b930470065d2c8924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022af145cecdbe0f75b3a7b31aa022d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga022af145cecdbe0f75b3a7b31aa022d1">_ADC2_ALIGN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga022af145cecdbe0f75b3a7b31aa022d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 Data alignment [0] (in _ADC2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga022af145cecdbe0f75b3a7b31aa022d1">More...</a><br /></td></tr>
<tr class="separator:ga022af145cecdbe0f75b3a7b31aa022d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6669a700fbc9e183e8fbc1b035f957f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6669a700fbc9e183e8fbc1b035f957f9">_ADC2_EXTSEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga6669a700fbc9e183e8fbc1b035f957f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 External event selection [1:0] (in _ADC2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6669a700fbc9e183e8fbc1b035f957f9">More...</a><br /></td></tr>
<tr class="separator:ga6669a700fbc9e183e8fbc1b035f957f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa0cdd575028da27961932a982bc71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3aa0cdd575028da27961932a982bc71c">_ADC2_EXTSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga3aa0cdd575028da27961932a982bc71c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 External event selection [0] (in _ADC2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3aa0cdd575028da27961932a982bc71c">More...</a><br /></td></tr>
<tr class="separator:ga3aa0cdd575028da27961932a982bc71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga244de7a55605c92232396769f66472eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga244de7a55605c92232396769f66472eb">_ADC2_EXTSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga244de7a55605c92232396769f66472eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 External event selection [1] (in _ADC2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga244de7a55605c92232396769f66472eb">More...</a><br /></td></tr>
<tr class="separator:ga244de7a55605c92232396769f66472eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade98b39bf4ac9e515d7b2f04655f8fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gade98b39bf4ac9e515d7b2f04655f8fe4">_ADC2_EXTTRIG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gade98b39bf4ac9e515d7b2f04655f8fe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC2 External trigger enable [0] (in _ADC2_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gade98b39bf4ac9e515d7b2f04655f8fe4">More...</a><br /></td></tr>
<tr class="separator:gade98b39bf4ac9e515d7b2f04655f8fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e7a69f3c23b92c6590120df9fd2fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8e7a69f3c23b92c6590120df9fd2fdc">_CAN</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_c_a_n__t.html">CAN_t</a>,      <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa8e7a69f3c23b92c6590120df9fd2fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa8e7a69f3c23b92c6590120df9fd2fdc">More...</a><br /></td></tr>
<tr class="separator:gaa8e7a69f3c23b92c6590120df9fd2fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927206c1dc911bf4d77cb11da3bc0ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga927206c1dc911bf4d77cb11da3bc0ae3">_CAN_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga927206c1dc911bf4d77cb11da3bc0ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN master control register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga927206c1dc911bf4d77cb11da3bc0ae3">More...</a><br /></td></tr>
<tr class="separator:ga927206c1dc911bf4d77cb11da3bc0ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142315729df777a5d61d02fc58e4c1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga142315729df777a5d61d02fc58e4c1a7">_CAN_MSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga142315729df777a5d61d02fc58e4c1a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN master status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga142315729df777a5d61d02fc58e4c1a7">More...</a><br /></td></tr>
<tr class="separator:ga142315729df777a5d61d02fc58e4c1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6beae747fdce54fda6d6d1b042fe5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac6beae747fdce54fda6d6d1b042fe5cc">_CAN_TSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gac6beae747fdce54fda6d6d1b042fe5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit status register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac6beae747fdce54fda6d6d1b042fe5cc">More...</a><br /></td></tr>
<tr class="separator:gac6beae747fdce54fda6d6d1b042fe5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325c1f3b985952f06d71953ecd42dd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga325c1f3b985952f06d71953ecd42dd4b">_CAN_TPR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga325c1f3b985952f06d71953ecd42dd4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit priority register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga325c1f3b985952f06d71953ecd42dd4b">More...</a><br /></td></tr>
<tr class="separator:ga325c1f3b985952f06d71953ecd42dd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163ea9a21aee7b6445964df549f61f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga163ea9a21aee7b6445964df549f61f05">_CAN_RFR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga163ea9a21aee7b6445964df549f61f05"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN receive FIFO register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga163ea9a21aee7b6445964df549f61f05">More...</a><br /></td></tr>
<tr class="separator:ga163ea9a21aee7b6445964df549f61f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63797f4fa4d75c4c24123fbf051f168c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga63797f4fa4d75c4c24123fbf051f168c">_CAN_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga63797f4fa4d75c4c24123fbf051f168c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN interrupt enable register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga63797f4fa4d75c4c24123fbf051f168c">More...</a><br /></td></tr>
<tr class="separator:ga63797f4fa4d75c4c24123fbf051f168c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5112a312322dfe20e3b2689f1c09895f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5112a312322dfe20e3b2689f1c09895f">_CAN_DGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga5112a312322dfe20e3b2689f1c09895f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN diagnosis register.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5112a312322dfe20e3b2689f1c09895f">More...</a><br /></td></tr>
<tr class="separator:ga5112a312322dfe20e3b2689f1c09895f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c6582f3eeb328030f54f1219c6b4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8c6582f3eeb328030f54f1219c6b4ae">_CAN_PSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gaf8c6582f3eeb328030f54f1219c6b4ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page selection for below paged registers.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf8c6582f3eeb328030f54f1219c6b4ae">More...</a><br /></td></tr>
<tr class="separator:gaf8c6582f3eeb328030f54f1219c6b4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4757edbf12f314114c984b7333f15ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4757edbf12f314114c984b7333f15ba6">_CAN_MCSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x00)</td></tr>
<tr class="memdesc:ga4757edbf12f314114c984b7333f15ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN message control/status register (page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4757edbf12f314114c984b7333f15ba6">More...</a><br /></td></tr>
<tr class="separator:ga4757edbf12f314114c984b7333f15ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5a7605fa3feec3e8ba936249788310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf5a7605fa3feec3e8ba936249788310">_CAN_MDLCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x01)</td></tr>
<tr class="memdesc:gadf5a7605fa3feec3e8ba936249788310"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data length control register (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadf5a7605fa3feec3e8ba936249788310">More...</a><br /></td></tr>
<tr class="separator:gadf5a7605fa3feec3e8ba936249788310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac687ca394b950d113c0ace817885a6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac687ca394b950d113c0ace817885a6c9">_CAN_MIDR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x02)</td></tr>
<tr class="memdesc:gac687ca394b950d113c0ace817885a6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 1 (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac687ca394b950d113c0ace817885a6c9">More...</a><br /></td></tr>
<tr class="separator:gac687ca394b950d113c0ace817885a6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae522e723d653d2dc50f8e2f44ff8182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaae522e723d653d2dc50f8e2f44ff8182">_CAN_MIDR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x03)</td></tr>
<tr class="memdesc:gaae522e723d653d2dc50f8e2f44ff8182"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 2 (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaae522e723d653d2dc50f8e2f44ff8182">More...</a><br /></td></tr>
<tr class="separator:gaae522e723d653d2dc50f8e2f44ff8182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3556130a05e7a9c72e5a2159ca106ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3556130a05e7a9c72e5a2159ca106ba0">_CAN_MIDR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x04)</td></tr>
<tr class="memdesc:ga3556130a05e7a9c72e5a2159ca106ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 3 (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3556130a05e7a9c72e5a2159ca106ba0">More...</a><br /></td></tr>
<tr class="separator:ga3556130a05e7a9c72e5a2159ca106ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ea495049e65fe56f92c9b1ca11e599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga47ea495049e65fe56f92c9b1ca11e599">_CAN_MIDR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x05)</td></tr>
<tr class="memdesc:ga47ea495049e65fe56f92c9b1ca11e599"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox identifier register 4 (page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga47ea495049e65fe56f92c9b1ca11e599">More...</a><br /></td></tr>
<tr class="separator:ga47ea495049e65fe56f92c9b1ca11e599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab600a4667cb24f4b524c12de1cc5c0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab600a4667cb24f4b524c12de1cc5c0b5">_CAN_MDAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x06)</td></tr>
<tr class="memdesc:gab600a4667cb24f4b524c12de1cc5c0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 1 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab600a4667cb24f4b524c12de1cc5c0b5">More...</a><br /></td></tr>
<tr class="separator:gab600a4667cb24f4b524c12de1cc5c0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae403440923b5d6ef27a16bf0fdc8f80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae403440923b5d6ef27a16bf0fdc8f80d">_CAN_MDAR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x07)</td></tr>
<tr class="memdesc:gae403440923b5d6ef27a16bf0fdc8f80d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 2 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae403440923b5d6ef27a16bf0fdc8f80d">More...</a><br /></td></tr>
<tr class="separator:gae403440923b5d6ef27a16bf0fdc8f80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad890093eae7513f5e94d6ba69ec139f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad890093eae7513f5e94d6ba69ec139f2">_CAN_MDAR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x08)</td></tr>
<tr class="memdesc:gad890093eae7513f5e94d6ba69ec139f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 3 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad890093eae7513f5e94d6ba69ec139f2">More...</a><br /></td></tr>
<tr class="separator:gad890093eae7513f5e94d6ba69ec139f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165aafbcf04f909a4266feae29b2b9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga165aafbcf04f909a4266feae29b2b9f7">_CAN_MDAR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x09)</td></tr>
<tr class="memdesc:ga165aafbcf04f909a4266feae29b2b9f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 4 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga165aafbcf04f909a4266feae29b2b9f7">More...</a><br /></td></tr>
<tr class="separator:ga165aafbcf04f909a4266feae29b2b9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4d7a2ec549f8e49293d712536874a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a4d7a2ec549f8e49293d712536874a2">_CAN_MDAR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0A)</td></tr>
<tr class="memdesc:ga0a4d7a2ec549f8e49293d712536874a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 5 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a4d7a2ec549f8e49293d712536874a2">More...</a><br /></td></tr>
<tr class="separator:ga0a4d7a2ec549f8e49293d712536874a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba20c61893914492ec0a18125b8f951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ba20c61893914492ec0a18125b8f951">_CAN_MDAR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0B)</td></tr>
<tr class="memdesc:ga9ba20c61893914492ec0a18125b8f951"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 6 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ba20c61893914492ec0a18125b8f951">More...</a><br /></td></tr>
<tr class="separator:ga9ba20c61893914492ec0a18125b8f951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09fcfaf6030101477ddd93ffc3de7d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga09fcfaf6030101477ddd93ffc3de7d25">_CAN_MDAR7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0C)</td></tr>
<tr class="memdesc:ga09fcfaf6030101477ddd93ffc3de7d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 7 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga09fcfaf6030101477ddd93ffc3de7d25">More...</a><br /></td></tr>
<tr class="separator:ga09fcfaf6030101477ddd93ffc3de7d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dcc9d3d53954db9d8662c31e4399d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dcc9d3d53954db9d8662c31e4399d7e">_CAN_MDAR8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0D)</td></tr>
<tr class="memdesc:ga4dcc9d3d53954db9d8662c31e4399d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data register 8 (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4dcc9d3d53954db9d8662c31e4399d7e">More...</a><br /></td></tr>
<tr class="separator:ga4dcc9d3d53954db9d8662c31e4399d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823e4272f2a6e8168da757ad4af73844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga823e4272f2a6e8168da757ad4af73844">_CAN_MTSRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0E)</td></tr>
<tr class="memdesc:ga823e4272f2a6e8168da757ad4af73844"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox time stamp register low byte (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga823e4272f2a6e8168da757ad4af73844">More...</a><br /></td></tr>
<tr class="separator:ga823e4272f2a6e8168da757ad4af73844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14183515810339149e57442192355705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14183515810339149e57442192355705">_CAN_MTSRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0F)</td></tr>
<tr class="memdesc:ga14183515810339149e57442192355705"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox time stamp register high byte (page 0,1,5,7) */.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga14183515810339149e57442192355705">More...</a><br /></td></tr>
<tr class="separator:ga14183515810339149e57442192355705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69f7a5c327d7eb9d03de6c1a84d31e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac69f7a5c327d7eb9d03de6c1a84d31e5">_CAN_F0R1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x00)</td></tr>
<tr class="memdesc:gac69f7a5c327d7eb9d03de6c1a84d31e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/1 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac69f7a5c327d7eb9d03de6c1a84d31e5">More...</a><br /></td></tr>
<tr class="separator:gac69f7a5c327d7eb9d03de6c1a84d31e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5521f0413efd1c7219ac399d33762c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaef5521f0413efd1c7219ac399d33762c">_CAN_F0R2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x01)</td></tr>
<tr class="memdesc:gaef5521f0413efd1c7219ac399d33762c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/2 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaef5521f0413efd1c7219ac399d33762c">More...</a><br /></td></tr>
<tr class="separator:gaef5521f0413efd1c7219ac399d33762c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3abaef416259ccfabd18a036984162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c3abaef416259ccfabd18a036984162">_CAN_F0R3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x02)</td></tr>
<tr class="memdesc:ga8c3abaef416259ccfabd18a036984162"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/3 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c3abaef416259ccfabd18a036984162">More...</a><br /></td></tr>
<tr class="separator:ga8c3abaef416259ccfabd18a036984162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d79b985b994c9a3e572db9417e9fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72d79b985b994c9a3e572db9417e9fcb">_CAN_F0R4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x03)</td></tr>
<tr class="memdesc:ga72d79b985b994c9a3e572db9417e9fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/4 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72d79b985b994c9a3e572db9417e9fcb">More...</a><br /></td></tr>
<tr class="separator:ga72d79b985b994c9a3e572db9417e9fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e5abcf2eabab8254a9325ac0b72f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72e5abcf2eabab8254a9325ac0b72f35">_CAN_F0R5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x04)</td></tr>
<tr class="memdesc:ga72e5abcf2eabab8254a9325ac0b72f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/5 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72e5abcf2eabab8254a9325ac0b72f35">More...</a><br /></td></tr>
<tr class="separator:ga72e5abcf2eabab8254a9325ac0b72f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab974d85444d38cf825f4353c47b388a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab974d85444d38cf825f4353c47b388a0">_CAN_F0R6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x05)</td></tr>
<tr class="memdesc:gab974d85444d38cf825f4353c47b388a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/6 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab974d85444d38cf825f4353c47b388a0">More...</a><br /></td></tr>
<tr class="separator:gab974d85444d38cf825f4353c47b388a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed751845813bb1cedc3670a1487ea7fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed751845813bb1cedc3670a1487ea7fb">_CAN_F0R7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x06)</td></tr>
<tr class="memdesc:gaed751845813bb1cedc3670a1487ea7fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/7 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaed751845813bb1cedc3670a1487ea7fb">More...</a><br /></td></tr>
<tr class="separator:gaed751845813bb1cedc3670a1487ea7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec086ae5b9cb592b7957a5a62fae48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ec086ae5b9cb592b7957a5a62fae48b">_CAN_F0R8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x07)</td></tr>
<tr class="memdesc:ga6ec086ae5b9cb592b7957a5a62fae48b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 0/8 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6ec086ae5b9cb592b7957a5a62fae48b">More...</a><br /></td></tr>
<tr class="separator:ga6ec086ae5b9cb592b7957a5a62fae48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe28ff0b3e7b680fa286f4a9101cc15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gafbe28ff0b3e7b680fa286f4a9101cc15">_CAN_F1R1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x08)</td></tr>
<tr class="memdesc:gafbe28ff0b3e7b680fa286f4a9101cc15"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/1 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gafbe28ff0b3e7b680fa286f4a9101cc15">More...</a><br /></td></tr>
<tr class="separator:gafbe28ff0b3e7b680fa286f4a9101cc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670312f3f059c6cf4d3ab9c847a45a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga670312f3f059c6cf4d3ab9c847a45a05">_CAN_F1R2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x09)</td></tr>
<tr class="memdesc:ga670312f3f059c6cf4d3ab9c847a45a05"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/2 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga670312f3f059c6cf4d3ab9c847a45a05">More...</a><br /></td></tr>
<tr class="separator:ga670312f3f059c6cf4d3ab9c847a45a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cf944b55c399362aa66fc469e9a1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5cf944b55c399362aa66fc469e9a1fa">_CAN_F1R3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0A)</td></tr>
<tr class="memdesc:gaa5cf944b55c399362aa66fc469e9a1fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/3 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5cf944b55c399362aa66fc469e9a1fa">More...</a><br /></td></tr>
<tr class="separator:gaa5cf944b55c399362aa66fc469e9a1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869b603070463e2ce3ecca9b49bc64d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga869b603070463e2ce3ecca9b49bc64d0">_CAN_F1R4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0B)</td></tr>
<tr class="memdesc:ga869b603070463e2ce3ecca9b49bc64d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/4 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga869b603070463e2ce3ecca9b49bc64d0">More...</a><br /></td></tr>
<tr class="separator:ga869b603070463e2ce3ecca9b49bc64d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f23e4d17d6c01065faa97cbefccd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18f23e4d17d6c01065faa97cbefccd01">_CAN_F1R5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0C)</td></tr>
<tr class="memdesc:ga18f23e4d17d6c01065faa97cbefccd01"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/5 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga18f23e4d17d6c01065faa97cbefccd01">More...</a><br /></td></tr>
<tr class="separator:ga18f23e4d17d6c01065faa97cbefccd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b100220b9ee5f051593c3050f76c799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8b100220b9ee5f051593c3050f76c799">_CAN_F1R6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0D)</td></tr>
<tr class="memdesc:ga8b100220b9ee5f051593c3050f76c799"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/6 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8b100220b9ee5f051593c3050f76c799">More...</a><br /></td></tr>
<tr class="separator:ga8b100220b9ee5f051593c3050f76c799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a0a022d7d3d96ebb3fee4c97a50c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac9a0a022d7d3d96ebb3fee4c97a50c0e">_CAN_F1R7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0E)</td></tr>
<tr class="memdesc:gac9a0a022d7d3d96ebb3fee4c97a50c0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/7 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac9a0a022d7d3d96ebb3fee4c97a50c0e">More...</a><br /></td></tr>
<tr class="separator:gac9a0a022d7d3d96ebb3fee4c97a50c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9cab85034ce71799de471a9406587c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a9cab85034ce71799de471a9406587c">_CAN_F1R8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0F)</td></tr>
<tr class="memdesc:ga7a9cab85034ce71799de471a9406587c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 1/8 (page 2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7a9cab85034ce71799de471a9406587c">More...</a><br /></td></tr>
<tr class="separator:ga7a9cab85034ce71799de471a9406587c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e02a57782de021926abb3404d8e6b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e02a57782de021926abb3404d8e6b5d">_CAN_F2R1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x00)</td></tr>
<tr class="memdesc:ga5e02a57782de021926abb3404d8e6b5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/1 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5e02a57782de021926abb3404d8e6b5d">More...</a><br /></td></tr>
<tr class="separator:ga5e02a57782de021926abb3404d8e6b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdc51817378699d0d73776dfe7b0adda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabdc51817378699d0d73776dfe7b0adda">_CAN_F2R2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x01)</td></tr>
<tr class="memdesc:gabdc51817378699d0d73776dfe7b0adda"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/2 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabdc51817378699d0d73776dfe7b0adda">More...</a><br /></td></tr>
<tr class="separator:gabdc51817378699d0d73776dfe7b0adda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa382d806e638dcf4f94d14199a6731af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa382d806e638dcf4f94d14199a6731af">_CAN_F2R3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x02)</td></tr>
<tr class="memdesc:gaa382d806e638dcf4f94d14199a6731af"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/3 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa382d806e638dcf4f94d14199a6731af">More...</a><br /></td></tr>
<tr class="separator:gaa382d806e638dcf4f94d14199a6731af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8603613ac6a04da97382f7286c9e07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac8603613ac6a04da97382f7286c9e07a">_CAN_F2R4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x03)</td></tr>
<tr class="memdesc:gac8603613ac6a04da97382f7286c9e07a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/4 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac8603613ac6a04da97382f7286c9e07a">More...</a><br /></td></tr>
<tr class="separator:gac8603613ac6a04da97382f7286c9e07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d0c8fe5f568fcc31038b8013cc931f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa6d0c8fe5f568fcc31038b8013cc931f">_CAN_F2R5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x04)</td></tr>
<tr class="memdesc:gaa6d0c8fe5f568fcc31038b8013cc931f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/5 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa6d0c8fe5f568fcc31038b8013cc931f">More...</a><br /></td></tr>
<tr class="separator:gaa6d0c8fe5f568fcc31038b8013cc931f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21647374d790fc42799e3e4bce68098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac21647374d790fc42799e3e4bce68098">_CAN_F2R6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x05)</td></tr>
<tr class="memdesc:gac21647374d790fc42799e3e4bce68098"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/6 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac21647374d790fc42799e3e4bce68098">More...</a><br /></td></tr>
<tr class="separator:gac21647374d790fc42799e3e4bce68098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5b44c0100051204b3d2e9ce0c5f2dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d5b44c0100051204b3d2e9ce0c5f2dd">_CAN_F2R7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x06)</td></tr>
<tr class="memdesc:ga2d5b44c0100051204b3d2e9ce0c5f2dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/7 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2d5b44c0100051204b3d2e9ce0c5f2dd">More...</a><br /></td></tr>
<tr class="separator:ga2d5b44c0100051204b3d2e9ce0c5f2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705ed99e9ff47e6a289a80120d2514e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga705ed99e9ff47e6a289a80120d2514e3">_CAN_F2R8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x07)</td></tr>
<tr class="memdesc:ga705ed99e9ff47e6a289a80120d2514e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 2/8 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga705ed99e9ff47e6a289a80120d2514e3">More...</a><br /></td></tr>
<tr class="separator:ga705ed99e9ff47e6a289a80120d2514e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbbc03c8f1a380e6a700575e8abcb4bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadbbc03c8f1a380e6a700575e8abcb4bc">_CAN_F3R1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x08)</td></tr>
<tr class="memdesc:gadbbc03c8f1a380e6a700575e8abcb4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/1 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadbbc03c8f1a380e6a700575e8abcb4bc">More...</a><br /></td></tr>
<tr class="separator:gadbbc03c8f1a380e6a700575e8abcb4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771373ea92e914ad0defa665188e4c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga771373ea92e914ad0defa665188e4c59">_CAN_F3R2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x09)</td></tr>
<tr class="memdesc:ga771373ea92e914ad0defa665188e4c59"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/2 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga771373ea92e914ad0defa665188e4c59">More...</a><br /></td></tr>
<tr class="separator:ga771373ea92e914ad0defa665188e4c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec43526eab3d4a2c66463f2c0b885a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec43526eab3d4a2c66463f2c0b885a6a">_CAN_F3R3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0A)</td></tr>
<tr class="memdesc:gaec43526eab3d4a2c66463f2c0b885a6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/3 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaec43526eab3d4a2c66463f2c0b885a6a">More...</a><br /></td></tr>
<tr class="separator:gaec43526eab3d4a2c66463f2c0b885a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6e0c4623bafb74610d464ce3c3749a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d6e0c4623bafb74610d464ce3c3749a">_CAN_F3R4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0B)</td></tr>
<tr class="memdesc:ga5d6e0c4623bafb74610d464ce3c3749a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/4 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d6e0c4623bafb74610d464ce3c3749a">More...</a><br /></td></tr>
<tr class="separator:ga5d6e0c4623bafb74610d464ce3c3749a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf251a5b8754dff417c776c136de8242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacf251a5b8754dff417c776c136de8242">_CAN_F3R5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0C)</td></tr>
<tr class="memdesc:gacf251a5b8754dff417c776c136de8242"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/5 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacf251a5b8754dff417c776c136de8242">More...</a><br /></td></tr>
<tr class="separator:gacf251a5b8754dff417c776c136de8242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187167359aeef5c8a5300b93029e7f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga187167359aeef5c8a5300b93029e7f6a">_CAN_F3R6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0D)</td></tr>
<tr class="memdesc:ga187167359aeef5c8a5300b93029e7f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/6 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga187167359aeef5c8a5300b93029e7f6a">More...</a><br /></td></tr>
<tr class="separator:ga187167359aeef5c8a5300b93029e7f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0d2b707a6cd2fbd39a4abf0cb89694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad0d2b707a6cd2fbd39a4abf0cb89694">_CAN_F3R7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0E)</td></tr>
<tr class="memdesc:gaad0d2b707a6cd2fbd39a4abf0cb89694"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/7 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaad0d2b707a6cd2fbd39a4abf0cb89694">More...</a><br /></td></tr>
<tr class="separator:gaad0d2b707a6cd2fbd39a4abf0cb89694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a6a1044a29b182f641ab20a4bd4438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46a6a1044a29b182f641ab20a4bd4438">_CAN_F3R8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0F)</td></tr>
<tr class="memdesc:ga46a6a1044a29b182f641ab20a4bd4438"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 3/8 (page 3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga46a6a1044a29b182f641ab20a4bd4438">More...</a><br /></td></tr>
<tr class="separator:ga46a6a1044a29b182f641ab20a4bd4438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a8e74fb47399e6b397daca75d8907e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga13a8e74fb47399e6b397daca75d8907e">_CAN_F4R1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x00)</td></tr>
<tr class="memdesc:ga13a8e74fb47399e6b397daca75d8907e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/1 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga13a8e74fb47399e6b397daca75d8907e">More...</a><br /></td></tr>
<tr class="separator:ga13a8e74fb47399e6b397daca75d8907e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254b013e0f311eaf3fab71cf823f9c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga254b013e0f311eaf3fab71cf823f9c38">_CAN_F4R2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x01)</td></tr>
<tr class="memdesc:ga254b013e0f311eaf3fab71cf823f9c38"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/2 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga254b013e0f311eaf3fab71cf823f9c38">More...</a><br /></td></tr>
<tr class="separator:ga254b013e0f311eaf3fab71cf823f9c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f2402dca1c6d446caf067c742c4839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad8f2402dca1c6d446caf067c742c4839">_CAN_F4R3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x02)</td></tr>
<tr class="memdesc:gad8f2402dca1c6d446caf067c742c4839"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/3 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad8f2402dca1c6d446caf067c742c4839">More...</a><br /></td></tr>
<tr class="separator:gad8f2402dca1c6d446caf067c742c4839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f74b112e311e323f26bfcaeda65a75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f74b112e311e323f26bfcaeda65a75f">_CAN_F4R4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x03)</td></tr>
<tr class="memdesc:ga2f74b112e311e323f26bfcaeda65a75f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/4 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f74b112e311e323f26bfcaeda65a75f">More...</a><br /></td></tr>
<tr class="separator:ga2f74b112e311e323f26bfcaeda65a75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6121ea942c99c871e8e1057bbd8da877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6121ea942c99c871e8e1057bbd8da877">_CAN_F4R5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x04)</td></tr>
<tr class="memdesc:ga6121ea942c99c871e8e1057bbd8da877"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/5 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6121ea942c99c871e8e1057bbd8da877">More...</a><br /></td></tr>
<tr class="separator:ga6121ea942c99c871e8e1057bbd8da877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655fb1f7b371ebb3d37eec444be4d82e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga655fb1f7b371ebb3d37eec444be4d82e">_CAN_F4R6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x05)</td></tr>
<tr class="memdesc:ga655fb1f7b371ebb3d37eec444be4d82e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/6 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga655fb1f7b371ebb3d37eec444be4d82e">More...</a><br /></td></tr>
<tr class="separator:ga655fb1f7b371ebb3d37eec444be4d82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1615f1b248a2c4bf188ca439744c5454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1615f1b248a2c4bf188ca439744c5454">_CAN_F4R7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x06)</td></tr>
<tr class="memdesc:ga1615f1b248a2c4bf188ca439744c5454"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/7 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1615f1b248a2c4bf188ca439744c5454">More...</a><br /></td></tr>
<tr class="separator:ga1615f1b248a2c4bf188ca439744c5454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1f12894c611194221ea3d5029d1d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b1f12894c611194221ea3d5029d1d4c">_CAN_F4R8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x07)</td></tr>
<tr class="memdesc:ga4b1f12894c611194221ea3d5029d1d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 4/8 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b1f12894c611194221ea3d5029d1d4c">More...</a><br /></td></tr>
<tr class="separator:ga4b1f12894c611194221ea3d5029d1d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c14b5721ff5a47550121653edec66bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c14b5721ff5a47550121653edec66bd">_CAN_F5R1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x08)</td></tr>
<tr class="memdesc:ga8c14b5721ff5a47550121653edec66bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/1 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c14b5721ff5a47550121653edec66bd">More...</a><br /></td></tr>
<tr class="separator:ga8c14b5721ff5a47550121653edec66bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b2571a369f3afc6b88e9a275bcd9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3b2571a369f3afc6b88e9a275bcd9a6">_CAN_F5R2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x09)</td></tr>
<tr class="memdesc:gaf3b2571a369f3afc6b88e9a275bcd9a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/2 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3b2571a369f3afc6b88e9a275bcd9a6">More...</a><br /></td></tr>
<tr class="separator:gaf3b2571a369f3afc6b88e9a275bcd9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7508533df9b9cce86f33b298f8210d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7508533df9b9cce86f33b298f8210d84">_CAN_F5R3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0A)</td></tr>
<tr class="memdesc:ga7508533df9b9cce86f33b298f8210d84"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/3 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7508533df9b9cce86f33b298f8210d84">More...</a><br /></td></tr>
<tr class="separator:ga7508533df9b9cce86f33b298f8210d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad500385a7802705e8186d8376b1046ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad500385a7802705e8186d8376b1046ad">_CAN_F5R4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0B)</td></tr>
<tr class="memdesc:gad500385a7802705e8186d8376b1046ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/4 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad500385a7802705e8186d8376b1046ad">More...</a><br /></td></tr>
<tr class="separator:gad500385a7802705e8186d8376b1046ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4ee7ada2e5c5f6ab27407cff65cd55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e4ee7ada2e5c5f6ab27407cff65cd55">_CAN_F5R5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0C)</td></tr>
<tr class="memdesc:ga3e4ee7ada2e5c5f6ab27407cff65cd55"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/5 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3e4ee7ada2e5c5f6ab27407cff65cd55">More...</a><br /></td></tr>
<tr class="separator:ga3e4ee7ada2e5c5f6ab27407cff65cd55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dec675b88f2a9ed57e0260540fef420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dec675b88f2a9ed57e0260540fef420">_CAN_F5R6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0D)</td></tr>
<tr class="memdesc:ga9dec675b88f2a9ed57e0260540fef420"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/6 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dec675b88f2a9ed57e0260540fef420">More...</a><br /></td></tr>
<tr class="separator:ga9dec675b88f2a9ed57e0260540fef420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0646c874422974716b45b3d8922f3be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0646c874422974716b45b3d8922f3be7">_CAN_F5R7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0E)</td></tr>
<tr class="memdesc:ga0646c874422974716b45b3d8922f3be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/7 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0646c874422974716b45b3d8922f3be7">More...</a><br /></td></tr>
<tr class="separator:ga0646c874422974716b45b3d8922f3be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a8139a68962d64fa82047ffb99952d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad3a8139a68962d64fa82047ffb99952d">_CAN_F5R8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0F)</td></tr>
<tr class="memdesc:gad3a8139a68962d64fa82047ffb99952d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN acceptance filter 5/8 (page 4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad3a8139a68962d64fa82047ffb99952d">More...</a><br /></td></tr>
<tr class="separator:gad3a8139a68962d64fa82047ffb99952d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46881947a8c7eed2e7fcc86605fb66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae46881947a8c7eed2e7fcc86605fb66c">_CAN_ESR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x00)</td></tr>
<tr class="memdesc:gae46881947a8c7eed2e7fcc86605fb66c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN error status register (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae46881947a8c7eed2e7fcc86605fb66c">More...</a><br /></td></tr>
<tr class="separator:gae46881947a8c7eed2e7fcc86605fb66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf7ab28303fe6d515733dd0794d0be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabcf7ab28303fe6d515733dd0794d0be4">_CAN_EIER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x01)</td></tr>
<tr class="memdesc:gabcf7ab28303fe6d515733dd0794d0be4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN error interrupt enable register (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabcf7ab28303fe6d515733dd0794d0be4">More...</a><br /></td></tr>
<tr class="separator:gabcf7ab28303fe6d515733dd0794d0be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1f674f3621bf85216eeba6134ee9342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac1f674f3621bf85216eeba6134ee9342">_CAN_TECR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x02)</td></tr>
<tr class="memdesc:gac1f674f3621bf85216eeba6134ee9342"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit error counter register (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac1f674f3621bf85216eeba6134ee9342">More...</a><br /></td></tr>
<tr class="separator:gac1f674f3621bf85216eeba6134ee9342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83325f1043f313da4c31ebe7e1bb8934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga83325f1043f313da4c31ebe7e1bb8934">_CAN_RECR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x03)</td></tr>
<tr class="memdesc:ga83325f1043f313da4c31ebe7e1bb8934"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN receive error counter register (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga83325f1043f313da4c31ebe7e1bb8934">More...</a><br /></td></tr>
<tr class="separator:ga83325f1043f313da4c31ebe7e1bb8934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d810e4a4daa986594d462fa1f78972b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d810e4a4daa986594d462fa1f78972b">_CAN_BTR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x04)</td></tr>
<tr class="memdesc:ga7d810e4a4daa986594d462fa1f78972b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN bit timing register 1 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7d810e4a4daa986594d462fa1f78972b">More...</a><br /></td></tr>
<tr class="separator:ga7d810e4a4daa986594d462fa1f78972b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a837665ae702596d096a0f282f95011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a837665ae702596d096a0f282f95011">_CAN_BTR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x05)</td></tr>
<tr class="memdesc:ga8a837665ae702596d096a0f282f95011"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN bit timing register 2 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a837665ae702596d096a0f282f95011">More...</a><br /></td></tr>
<tr class="separator:ga8a837665ae702596d096a0f282f95011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338436f475907fa7704d4c2d543779ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga338436f475907fa7704d4c2d543779ab">_CAN_FMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x08)</td></tr>
<tr class="memdesc:ga338436f475907fa7704d4c2d543779ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter mode register 1 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga338436f475907fa7704d4c2d543779ab">More...</a><br /></td></tr>
<tr class="separator:ga338436f475907fa7704d4c2d543779ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db93982f8f51f04b4757a712a627e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7db93982f8f51f04b4757a712a627e79">_CAN_FMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x09)</td></tr>
<tr class="memdesc:ga7db93982f8f51f04b4757a712a627e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter mode register 2 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7db93982f8f51f04b4757a712a627e79">More...</a><br /></td></tr>
<tr class="separator:ga7db93982f8f51f04b4757a712a627e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14e1420162e9c3e2207345dd3d5c7bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga14e1420162e9c3e2207345dd3d5c7bf1">_CAN_FCR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0A)</td></tr>
<tr class="memdesc:ga14e1420162e9c3e2207345dd3d5c7bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter configuration register 1 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga14e1420162e9c3e2207345dd3d5c7bf1">More...</a><br /></td></tr>
<tr class="separator:ga14e1420162e9c3e2207345dd3d5c7bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf79c5d6b15faea51ce449db5bf47f835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf79c5d6b15faea51ce449db5bf47f835">_CAN_FCR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0B)</td></tr>
<tr class="memdesc:gaf79c5d6b15faea51ce449db5bf47f835"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter configuration register 2 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf79c5d6b15faea51ce449db5bf47f835">More...</a><br /></td></tr>
<tr class="separator:gaf79c5d6b15faea51ce449db5bf47f835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b6cbafddebbdaf43b25cee6fa88021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23b6cbafddebbdaf43b25cee6fa88021">_CAN_FCR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x0C)</td></tr>
<tr class="memdesc:ga23b6cbafddebbdaf43b25cee6fa88021"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter configuration register 3 (page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga23b6cbafddebbdaf43b25cee6fa88021">More...</a><br /></td></tr>
<tr class="separator:ga23b6cbafddebbdaf43b25cee6fa88021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3132afb05600c724ead2c709f1d24fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3132afb05600c724ead2c709f1d24fb1">_CAN_MFMIR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72811d81bed8389df63040d1b3f01d7e">CAN_AddressBase</a>+0x08+0x00)</td></tr>
<tr class="memdesc:ga3132afb05600c724ead2c709f1d24fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox filter match index register (page 7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3132afb05600c724ead2c709f1d24fb1">More...</a><br /></td></tr>
<tr class="separator:ga3132afb05600c724ead2c709f1d24fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64d6b997cc7c6b0c1e835298bf89671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa64d6b997cc7c6b0c1e835298bf89671">_CAN_MCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:gaa64d6b997cc7c6b0c1e835298bf89671"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN master control register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa64d6b997cc7c6b0c1e835298bf89671">More...</a><br /></td></tr>
<tr class="separator:gaa64d6b997cc7c6b0c1e835298bf89671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5df5a12f55bdd3a569b3e8ed94ec316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5df5a12f55bdd3a569b3e8ed94ec316">_CAN_MSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:gaf5df5a12f55bdd3a569b3e8ed94ec316"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN master status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf5df5a12f55bdd3a569b3e8ed94ec316">More...</a><br /></td></tr>
<tr class="separator:gaf5df5a12f55bdd3a569b3e8ed94ec316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a6f2c05606452be9f4c260c4c559c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a6f2c05606452be9f4c260c4c559c3e">_CAN_TSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8a6f2c05606452be9f4c260c4c559c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit status register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a6f2c05606452be9f4c260c4c559c3e">More...</a><br /></td></tr>
<tr class="separator:ga8a6f2c05606452be9f4c260c4c559c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96298a2862437207c17845344db4ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab96298a2862437207c17845344db4ae7">_CAN_TPR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x0C)</td></tr>
<tr class="memdesc:gab96298a2862437207c17845344db4ae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit priority register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab96298a2862437207c17845344db4ae7">More...</a><br /></td></tr>
<tr class="separator:gab96298a2862437207c17845344db4ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2eedd9838c4c3f54d9d5f87ec2bcbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad2eedd9838c4c3f54d9d5f87ec2bcbe3">_CAN_RFR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad2eedd9838c4c3f54d9d5f87ec2bcbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN receive FIFO register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad2eedd9838c4c3f54d9d5f87ec2bcbe3">More...</a><br /></td></tr>
<tr class="separator:gad2eedd9838c4c3f54d9d5f87ec2bcbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98ab6a549108e4e32729177914a5123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab98ab6a549108e4e32729177914a5123">_CAN_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab98ab6a549108e4e32729177914a5123"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN interrupt enable register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab98ab6a549108e4e32729177914a5123">More...</a><br /></td></tr>
<tr class="separator:gab98ab6a549108e4e32729177914a5123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad65ee0ede5a839707df0aade2c7113a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad65ee0ede5a839707df0aade2c7113a9">_CAN_DGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x0C)</td></tr>
<tr class="memdesc:gad65ee0ede5a839707df0aade2c7113a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN diagnosis register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad65ee0ede5a839707df0aade2c7113a9">More...</a><br /></td></tr>
<tr class="separator:gad65ee0ede5a839707df0aade2c7113a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf4e24032066ca3c121243f54fd98a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdf4e24032066ca3c121243f54fd98a2">_CAN_PSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacdf4e24032066ca3c121243f54fd98a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN page selection reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacdf4e24032066ca3c121243f54fd98a2">More...</a><br /></td></tr>
<tr class="separator:gacdf4e24032066ca3c121243f54fd98a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9d7ab71627ed10d4f062071d8a134e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f9d7ab71627ed10d4f062071d8a134e">_CAN_MCSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5f9d7ab71627ed10d4f062071d8a134e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN message control/status register (page 0,1,5) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5f9d7ab71627ed10d4f062071d8a134e">More...</a><br /></td></tr>
<tr class="separator:ga5f9d7ab71627ed10d4f062071d8a134e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c486651b804d1d7c55b68d97d9dfb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab5c486651b804d1d7c55b68d97d9dfb0">_CAN_MDLCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab5c486651b804d1d7c55b68d97d9dfb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox data length control register (page 0,1,5,7) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab5c486651b804d1d7c55b68d97d9dfb0">More...</a><br /></td></tr>
<tr class="separator:gab5c486651b804d1d7c55b68d97d9dfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e75c1a957ccb64f506877cdb7e003d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga29e75c1a957ccb64f506877cdb7e003d">_CAN_ESR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga29e75c1a957ccb64f506877cdb7e003d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN error status register (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga29e75c1a957ccb64f506877cdb7e003d">More...</a><br /></td></tr>
<tr class="separator:ga29e75c1a957ccb64f506877cdb7e003d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197feb4c18edc1cb59577a42462828d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga197feb4c18edc1cb59577a42462828d2">_CAN_EIER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga197feb4c18edc1cb59577a42462828d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN error interrupt enable register (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga197feb4c18edc1cb59577a42462828d2">More...</a><br /></td></tr>
<tr class="separator:ga197feb4c18edc1cb59577a42462828d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b477190d84487f027ab480aacf67395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b477190d84487f027ab480aacf67395">_CAN_TECR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3b477190d84487f027ab480aacf67395"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transmit error counter register (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3b477190d84487f027ab480aacf67395">More...</a><br /></td></tr>
<tr class="separator:ga3b477190d84487f027ab480aacf67395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90cf7a7849db484d948168c78517732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf90cf7a7849db484d948168c78517732">_CAN_RECR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf90cf7a7849db484d948168c78517732"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN receive error counter register (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf90cf7a7849db484d948168c78517732">More...</a><br /></td></tr>
<tr class="separator:gaf90cf7a7849db484d948168c78517732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8222d3c14c9b734c37909faeb1a3b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad8222d3c14c9b734c37909faeb1a3b10">_CAN_BTR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x40)</td></tr>
<tr class="memdesc:gad8222d3c14c9b734c37909faeb1a3b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN bit timing register 1 (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad8222d3c14c9b734c37909faeb1a3b10">More...</a><br /></td></tr>
<tr class="separator:gad8222d3c14c9b734c37909faeb1a3b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82a6acfa84f976422d2d47b6ddd5280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf82a6acfa84f976422d2d47b6ddd5280">_CAN_BTR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x23)</td></tr>
<tr class="memdesc:gaf82a6acfa84f976422d2d47b6ddd5280"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN bit timing register 2 (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf82a6acfa84f976422d2d47b6ddd5280">More...</a><br /></td></tr>
<tr class="separator:gaf82a6acfa84f976422d2d47b6ddd5280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3b654247595e6a7274d63f67af0824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d3b654247595e6a7274d63f67af0824">_CAN_FMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8d3b654247595e6a7274d63f67af0824"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter mode register 1 (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d3b654247595e6a7274d63f67af0824">More...</a><br /></td></tr>
<tr class="separator:ga8d3b654247595e6a7274d63f67af0824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c34b2e3e79453d1b1ac73f1e57c35b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c34b2e3e79453d1b1ac73f1e57c35b5">_CAN_FMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8c34b2e3e79453d1b1ac73f1e57c35b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter mode register 2 (page 6) reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c34b2e3e79453d1b1ac73f1e57c35b5">More...</a><br /></td></tr>
<tr class="separator:ga8c34b2e3e79453d1b1ac73f1e57c35b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a4477f1b53793749106c9723cfe550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7a4477f1b53793749106c9723cfe550">_CAN_FCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf7a4477f1b53793749106c9723cfe550"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN filter configuration register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7a4477f1b53793749106c9723cfe550">More...</a><br /></td></tr>
<tr class="separator:gaf7a4477f1b53793749106c9723cfe550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd7fa0d3e83aae486b46702f723f158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dd7fa0d3e83aae486b46702f723f158">_CAN_MFMIR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7dd7fa0d3e83aae486b46702f723f158"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN mailbox filter match index register reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dd7fa0d3e83aae486b46702f723f158">More...</a><br /></td></tr>
<tr class="separator:ga7dd7fa0d3e83aae486b46702f723f158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac098ec27b17f82463e0f79d26d3993fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac098ec27b17f82463e0f79d26d3993fc">_CAN_INRQ</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac098ec27b17f82463e0f79d26d3993fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Initialization Request [0] (in _CAN_MCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac098ec27b17f82463e0f79d26d3993fc">More...</a><br /></td></tr>
<tr class="separator:gac098ec27b17f82463e0f79d26d3993fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d34a20274858d81eaf6902c7956405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga88d34a20274858d81eaf6902c7956405">_CAN_SLEEP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga88d34a20274858d81eaf6902c7956405"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Sleep Mode Request [0] (in _CAN_MCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga88d34a20274858d81eaf6902c7956405">More...</a><br /></td></tr>
<tr class="separator:ga88d34a20274858d81eaf6902c7956405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44e1b99eda13a45f89fd7029d99c177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad44e1b99eda13a45f89fd7029d99c177">_CAN_TXFP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad44e1b99eda13a45f89fd7029d99c177"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Transmit FIFO Priority [0] (in _CAN_MCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad44e1b99eda13a45f89fd7029d99c177">More...</a><br /></td></tr>
<tr class="separator:gad44e1b99eda13a45f89fd7029d99c177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23eb826bc0c54b18b352c305843fc43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga23eb826bc0c54b18b352c305843fc43d">_CAN_RFLM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga23eb826bc0c54b18b352c305843fc43d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Receive FIFO Locked Mode [0] (in _CAN_MCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga23eb826bc0c54b18b352c305843fc43d">More...</a><br /></td></tr>
<tr class="separator:ga23eb826bc0c54b18b352c305843fc43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd55806bc314adf9454c7baacdd66bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bd55806bc314adf9454c7baacdd66bb">_CAN_NART</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1bd55806bc314adf9454c7baacdd66bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel No Automatic Retransmission [0] (in _CAN_MCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1bd55806bc314adf9454c7baacdd66bb">More...</a><br /></td></tr>
<tr class="separator:ga1bd55806bc314adf9454c7baacdd66bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d407e94e447924c6fe8347815b2255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga72d407e94e447924c6fe8347815b2255">_CAN_AWUM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga72d407e94e447924c6fe8347815b2255"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Automatic Wakeup Mode [0] (in _CAN_MCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga72d407e94e447924c6fe8347815b2255">More...</a><br /></td></tr>
<tr class="separator:ga72d407e94e447924c6fe8347815b2255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5fffe308a91a99067ab15f054b6ba4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae5fffe308a91a99067ab15f054b6ba4f">_CAN_ABOM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae5fffe308a91a99067ab15f054b6ba4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Automatic Bus-Off Management [0] (in _CAN_MCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae5fffe308a91a99067ab15f054b6ba4f">More...</a><br /></td></tr>
<tr class="separator:gae5fffe308a91a99067ab15f054b6ba4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeff3cfb03edd8661dd066ddb21eec8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaeff3cfb03edd8661dd066ddb21eec8b">_CAN_TTCM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaaeff3cfb03edd8661dd066ddb21eec8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Channel Time Triggered Communication Mode [0] (in _CAN_MCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaeff3cfb03edd8661dd066ddb21eec8b">More...</a><br /></td></tr>
<tr class="separator:gaaeff3cfb03edd8661dd066ddb21eec8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f9b2cf7a2708a9465effd70fdebcb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20f9b2cf7a2708a9465effd70fdebcb4">_CAN_INAK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga20f9b2cf7a2708a9465effd70fdebcb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Initialization Acknowledge [0] (in _CAN_MSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga20f9b2cf7a2708a9465effd70fdebcb4">More...</a><br /></td></tr>
<tr class="separator:ga20f9b2cf7a2708a9465effd70fdebcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f7ee0acfa321b240894df2882fd038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa1f7ee0acfa321b240894df2882fd038">_CAN_SLAK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa1f7ee0acfa321b240894df2882fd038"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Sleep Acknowledge [0] (in _CAN_MSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa1f7ee0acfa321b240894df2882fd038">More...</a><br /></td></tr>
<tr class="separator:gaa1f7ee0acfa321b240894df2882fd038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a42ffb566690d1b8addf360e6a45ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4a42ffb566690d1b8addf360e6a45ac">_CAN_ERRI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf4a42ffb566690d1b8addf360e6a45ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error Interrupt [0] (in _CAN_MSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf4a42ffb566690d1b8addf360e6a45ac">More...</a><br /></td></tr>
<tr class="separator:gaf4a42ffb566690d1b8addf360e6a45ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e00e7ec64f3127047edd45c02108c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6e00e7ec64f3127047edd45c02108c8">_CAN_WKUI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad6e00e7ec64f3127047edd45c02108c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Wakeup Interrupt [0] (in _CAN_MSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad6e00e7ec64f3127047edd45c02108c8">More...</a><br /></td></tr>
<tr class="separator:gad6e00e7ec64f3127047edd45c02108c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac032b1a4c04aaabe3ca350bc93e9775d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac032b1a4c04aaabe3ca350bc93e9775d">_CAN_TX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac032b1a4c04aaabe3ca350bc93e9775d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit [0] (in _CAN_MSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac032b1a4c04aaabe3ca350bc93e9775d">More...</a><br /></td></tr>
<tr class="separator:gac032b1a4c04aaabe3ca350bc93e9775d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c772291574b47f35012505a10679d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5c772291574b47f35012505a10679d4">_CAN_RX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa5c772291574b47f35012505a10679d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Receive [0] (in _CAN_MSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa5c772291574b47f35012505a10679d4">More...</a><br /></td></tr>
<tr class="separator:gaa5c772291574b47f35012505a10679d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a701af4c2bbc6ef00f0c4fccdb310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae08a701af4c2bbc6ef00f0c4fccdb310">_CAN_RQCP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae08a701af4c2bbc6ef00f0c4fccdb310"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Request Completed for Mailbox 0 [0] (in _CAN_TSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae08a701af4c2bbc6ef00f0c4fccdb310">More...</a><br /></td></tr>
<tr class="separator:gae08a701af4c2bbc6ef00f0c4fccdb310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c53b1632f4e9d9e8f48511a9709b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae0c53b1632f4e9d9e8f48511a9709b12">_CAN_RQCP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae0c53b1632f4e9d9e8f48511a9709b12"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Request Completed for Mailbox 1 [0] (in _CAN_TSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae0c53b1632f4e9d9e8f48511a9709b12">More...</a><br /></td></tr>
<tr class="separator:gae0c53b1632f4e9d9e8f48511a9709b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa085fec9f54574f152f5e89e97352603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa085fec9f54574f152f5e89e97352603">_CAN_RQCP2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa085fec9f54574f152f5e89e97352603"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Request Completed for Mailbox 2 [0] (in _CAN_TSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa085fec9f54574f152f5e89e97352603">More...</a><br /></td></tr>
<tr class="separator:gaa085fec9f54574f152f5e89e97352603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f8b5ac394868205e38a16aa9b75f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga44f8b5ac394868205e38a16aa9b75f21">_CAN_TXOK0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga44f8b5ac394868205e38a16aa9b75f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmission ok for Mailbox 0 [0] (in _CAN_TSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga44f8b5ac394868205e38a16aa9b75f21">More...</a><br /></td></tr>
<tr class="separator:ga44f8b5ac394868205e38a16aa9b75f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2b314e202178d41b3c360ebfc4bc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2b314e202178d41b3c360ebfc4bc71">_CAN_TXOK1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5c2b314e202178d41b3c360ebfc4bc71"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmission ok for Mailbox 1 [0] (in _CAN_TSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5c2b314e202178d41b3c360ebfc4bc71">More...</a><br /></td></tr>
<tr class="separator:ga5c2b314e202178d41b3c360ebfc4bc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07454fb81e1294a6acd10ee8208f4369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07454fb81e1294a6acd10ee8208f4369">_CAN_TXOK2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga07454fb81e1294a6acd10ee8208f4369"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmission ok for Mailbox 2 [0] (in _CAN_TSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07454fb81e1294a6acd10ee8208f4369">More...</a><br /></td></tr>
<tr class="separator:ga07454fb81e1294a6acd10ee8208f4369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9882a06e8df1ff25d6e036122baceec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9882a06e8df1ff25d6e036122baceec7">_CAN_CODE</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9882a06e8df1ff25d6e036122baceec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Mailbox Code [1:0] (in _CAN_TPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9882a06e8df1ff25d6e036122baceec7">More...</a><br /></td></tr>
<tr class="separator:ga9882a06e8df1ff25d6e036122baceec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cdda9151db2b5cb7174025421cce40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga27cdda9151db2b5cb7174025421cce40">_CAN_CODE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga27cdda9151db2b5cb7174025421cce40"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Mailbox Code [0] (in _CAN_TPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga27cdda9151db2b5cb7174025421cce40">More...</a><br /></td></tr>
<tr class="separator:ga27cdda9151db2b5cb7174025421cce40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf953c56ca9b6fb85a5e2b782668a51a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf953c56ca9b6fb85a5e2b782668a51a8">_CAN_CODE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf953c56ca9b6fb85a5e2b782668a51a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Mailbox Code [1] (in _CAN_TPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf953c56ca9b6fb85a5e2b782668a51a8">More...</a><br /></td></tr>
<tr class="separator:gaf953c56ca9b6fb85a5e2b782668a51a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1723c32b8f4ed3a7c74fd77c9b70faa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1723c32b8f4ed3a7c74fd77c9b70faa3">_CAN_TME0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1723c32b8f4ed3a7c74fd77c9b70faa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit Mailbox 0 Empty [0] (in _CAN_TPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1723c32b8f4ed3a7c74fd77c9b70faa3">More...</a><br /></td></tr>
<tr class="separator:ga1723c32b8f4ed3a7c74fd77c9b70faa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c19bb767f3ed93c6968c51cb78855b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga34c19bb767f3ed93c6968c51cb78855b">_CAN_TME1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga34c19bb767f3ed93c6968c51cb78855b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit Mailbox 1 Empty [0] (in _CAN_TPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga34c19bb767f3ed93c6968c51cb78855b">More...</a><br /></td></tr>
<tr class="separator:ga34c19bb767f3ed93c6968c51cb78855b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af5373970564b15ee63ba3565585a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4af5373970564b15ee63ba3565585a58">_CAN_TME2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4af5373970564b15ee63ba3565585a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit Mailbox 2 Empty [0] (in _CAN_TPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4af5373970564b15ee63ba3565585a58">More...</a><br /></td></tr>
<tr class="separator:ga4af5373970564b15ee63ba3565585a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45542b081ffc1672a61cb4336859fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga45542b081ffc1672a61cb4336859fc75">_CAN_LOW0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga45542b081ffc1672a61cb4336859fc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Lowest Priority Flag for Mailbox 0 [0] (in _CAN_TPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga45542b081ffc1672a61cb4336859fc75">More...</a><br /></td></tr>
<tr class="separator:ga45542b081ffc1672a61cb4336859fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35218d78ae0181ea5f9c4445c47d8642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga35218d78ae0181ea5f9c4445c47d8642">_CAN_LOW1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga35218d78ae0181ea5f9c4445c47d8642"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Lowest Priority Flag for Mailbox 1 [0] (in _CAN_TPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga35218d78ae0181ea5f9c4445c47d8642">More...</a><br /></td></tr>
<tr class="separator:ga35218d78ae0181ea5f9c4445c47d8642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4bbd99122d71553448b395bfd670418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac4bbd99122d71553448b395bfd670418">_CAN_LOW2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac4bbd99122d71553448b395bfd670418"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Lowest Priority Flag for Mailbox 2 [0] (in _CAN_TPR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac4bbd99122d71553448b395bfd670418">More...</a><br /></td></tr>
<tr class="separator:gac4bbd99122d71553448b395bfd670418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5451a344770f8f3a3d5974b8f12df24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5451a344770f8f3a3d5974b8f12df24a">_CAN_FMP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5451a344770f8f3a3d5974b8f12df24a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Message Pending [1:0] (in _CAN_RFR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5451a344770f8f3a3d5974b8f12df24a">More...</a><br /></td></tr>
<tr class="separator:ga5451a344770f8f3a3d5974b8f12df24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bab5aafee22508ceee77c12181b8592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bab5aafee22508ceee77c12181b8592">_CAN_FMP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5bab5aafee22508ceee77c12181b8592"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Message Pending [0] (in _CAN_RFR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5bab5aafee22508ceee77c12181b8592">More...</a><br /></td></tr>
<tr class="separator:ga5bab5aafee22508ceee77c12181b8592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf99c8cc4b8febc2793c7e6c10de48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cf99c8cc4b8febc2793c7e6c10de48b">_CAN_FMP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5cf99c8cc4b8febc2793c7e6c10de48b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Message Pending [1] (in _CAN_RFR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cf99c8cc4b8febc2793c7e6c10de48b">More...</a><br /></td></tr>
<tr class="separator:ga5cf99c8cc4b8febc2793c7e6c10de48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4528234a24a5ce5c98ab0c1e711fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f4528234a24a5ce5c98ab0c1e711fde">_CAN_FULL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2f4528234a24a5ce5c98ab0c1e711fde"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Full [0] (in _CAN_RFR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2f4528234a24a5ce5c98ab0c1e711fde">More...</a><br /></td></tr>
<tr class="separator:ga2f4528234a24a5ce5c98ab0c1e711fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d2afaab72d3cd64572561afd0be0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga77d2afaab72d3cd64572561afd0be0e3">_CAN_FOVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga77d2afaab72d3cd64572561afd0be0e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Overrun [0] (in _CAN_RFR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga77d2afaab72d3cd64572561afd0be0e3">More...</a><br /></td></tr>
<tr class="separator:ga77d2afaab72d3cd64572561afd0be0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca2381425f3ec58b45f346c7e81c84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaca2381425f3ec58b45f346c7e81c84b">_CAN_RFOM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaaca2381425f3ec58b45f346c7e81c84b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Release FIFO Output Mailbox [0] (in _CAN_RFR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaca2381425f3ec58b45f346c7e81c84b">More...</a><br /></td></tr>
<tr class="separator:gaaca2381425f3ec58b45f346c7e81c84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb790cfea1b0fdf54202a832370a52a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabb790cfea1b0fdf54202a832370a52a4">_CAN_TMEIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabb790cfea1b0fdf54202a832370a52a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit Mailbox Empty Interrupt Enable [0] (in _CAN_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabb790cfea1b0fdf54202a832370a52a4">More...</a><br /></td></tr>
<tr class="separator:gabb790cfea1b0fdf54202a832370a52a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1d94b505c867e8e678efef681718e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4f1d94b505c867e8e678efef681718e8">_CAN_FMPIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4f1d94b505c867e8e678efef681718e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Message Pending Interrupt Enable [0] (in _CAN_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4f1d94b505c867e8e678efef681718e8">More...</a><br /></td></tr>
<tr class="separator:ga4f1d94b505c867e8e678efef681718e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9067681a9a809f808f3a0fced0d79c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9067681a9a809f808f3a0fced0d79c01">_CAN_FFIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9067681a9a809f808f3a0fced0d79c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Full Interrupt Enable [0] (in _CAN_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9067681a9a809f808f3a0fced0d79c01">More...</a><br /></td></tr>
<tr class="separator:ga9067681a9a809f808f3a0fced0d79c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbeb43d75eac51df060f874722d02d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cbeb43d75eac51df060f874722d02d1">_CAN_FOVIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5cbeb43d75eac51df060f874722d02d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FIFO Overrun Interrupt Enable [0] (in _CAN_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cbeb43d75eac51df060f874722d02d1">More...</a><br /></td></tr>
<tr class="separator:ga5cbeb43d75eac51df060f874722d02d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f1c5acb32d2009681d09ccb707153b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3f1c5acb32d2009681d09ccb707153b">_CAN_WKUIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf3f1c5acb32d2009681d09ccb707153b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Wakeup Interrupt Enable [0] (in _CAN_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3f1c5acb32d2009681d09ccb707153b">More...</a><br /></td></tr>
<tr class="separator:gaf3f1c5acb32d2009681d09ccb707153b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15344ccde4003c2a88d62c37cd48483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab15344ccde4003c2a88d62c37cd48483">_CAN_LBKM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab15344ccde4003c2a88d62c37cd48483"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Loop back mode [0] (in _CAN_DGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab15344ccde4003c2a88d62c37cd48483">More...</a><br /></td></tr>
<tr class="separator:gab15344ccde4003c2a88d62c37cd48483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482e15a271de0af27db2789cf87a46d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga482e15a271de0af27db2789cf87a46d7">_CAN_SILM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga482e15a271de0af27db2789cf87a46d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Silent mode [0] (in _CAN_DGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga482e15a271de0af27db2789cf87a46d7">More...</a><br /></td></tr>
<tr class="separator:ga482e15a271de0af27db2789cf87a46d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60783119f3f8da93effb2ca987cb927e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga60783119f3f8da93effb2ca987cb927e">_CAN_SAMP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga60783119f3f8da93effb2ca987cb927e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Last sample point [0] (in _CAN_DGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga60783119f3f8da93effb2ca987cb927e">More...</a><br /></td></tr>
<tr class="separator:ga60783119f3f8da93effb2ca987cb927e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9a1d97443eb20f608961000a4b8bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e9a1d97443eb20f608961000a4b8bdf">_CAN_RXS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7e9a1d97443eb20f608961000a4b8bdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Rx Signal (=pin status) [0] (in _CAN_DGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7e9a1d97443eb20f608961000a4b8bdf">More...</a><br /></td></tr>
<tr class="separator:ga7e9a1d97443eb20f608961000a4b8bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5460a42972e495293d2b6ea1da2a2506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5460a42972e495293d2b6ea1da2a2506">_CAN_TXM2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5460a42972e495293d2b6ea1da2a2506"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN TX Mailbox 2 enable [0] (in _CAN_DGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5460a42972e495293d2b6ea1da2a2506">More...</a><br /></td></tr>
<tr class="separator:ga5460a42972e495293d2b6ea1da2a2506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da9d8a70d08e7f496e667b581ebac97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2da9d8a70d08e7f496e667b581ebac97">_CAN_PS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2da9d8a70d08e7f496e667b581ebac97"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Page select [2:0] (in _CAN_PSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2da9d8a70d08e7f496e667b581ebac97">More...</a><br /></td></tr>
<tr class="separator:ga2da9d8a70d08e7f496e667b581ebac97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a38d01cb6ac36320d5b22f48e88f1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2a38d01cb6ac36320d5b22f48e88f1f3">_CAN_PS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2a38d01cb6ac36320d5b22f48e88f1f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Page select [0] (in _CAN_PSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2a38d01cb6ac36320d5b22f48e88f1f3">More...</a><br /></td></tr>
<tr class="separator:ga2a38d01cb6ac36320d5b22f48e88f1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fbd474474b8c69a09c5bea0e4166696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7fbd474474b8c69a09c5bea0e4166696">_CAN_PS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7fbd474474b8c69a09c5bea0e4166696"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Page select [1] (in _CAN_PSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7fbd474474b8c69a09c5bea0e4166696">More...</a><br /></td></tr>
<tr class="separator:ga7fbd474474b8c69a09c5bea0e4166696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e4177a40b9aebd0ad19fba6c4955be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga95e4177a40b9aebd0ad19fba6c4955be">_CAN_PS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga95e4177a40b9aebd0ad19fba6c4955be"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Page select [2] (in _CAN_PSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga95e4177a40b9aebd0ad19fba6c4955be">More...</a><br /></td></tr>
<tr class="separator:ga95e4177a40b9aebd0ad19fba6c4955be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980a8260bbe5cb35ff65cb189b94e1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga980a8260bbe5cb35ff65cb189b94e1df">_CAN_TXRQ</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga980a8260bbe5cb35ff65cb189b94e1df"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmission mailbox request [0] (in _CAN_MCSR, page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga980a8260bbe5cb35ff65cb189b94e1df">More...</a><br /></td></tr>
<tr class="separator:ga980a8260bbe5cb35ff65cb189b94e1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b040730f346a9885bd7fa8c640d69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga57b040730f346a9885bd7fa8c640d69c">_CAN_ABRQ</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga57b040730f346a9885bd7fa8c640d69c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Abort request for mailbox [0] (in _CAN_MCSR, page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga57b040730f346a9885bd7fa8c640d69c">More...</a><br /></td></tr>
<tr class="separator:ga57b040730f346a9885bd7fa8c640d69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396745e5c20e38e4042f5b795b91dc4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga396745e5c20e38e4042f5b795b91dc4c">_CAN_RQCP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga396745e5c20e38e4042f5b795b91dc4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Request completed [0] (in _CAN_MCSR, page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga396745e5c20e38e4042f5b795b91dc4c">More...</a><br /></td></tr>
<tr class="separator:ga396745e5c20e38e4042f5b795b91dc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga003ebcf777c4983c5bc6f1d0624e5f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga003ebcf777c4983c5bc6f1d0624e5f59">_CAN_TXOK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga003ebcf777c4983c5bc6f1d0624e5f59"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmission OK [0] (in _CAN_MCSR, page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga003ebcf777c4983c5bc6f1d0624e5f59">More...</a><br /></td></tr>
<tr class="separator:ga003ebcf777c4983c5bc6f1d0624e5f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202490132b858bce8bff46aeb7540f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga202490132b858bce8bff46aeb7540f7a">_CAN_ALST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga202490132b858bce8bff46aeb7540f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Arbitration lost [0] (in _CAN_MCSR, page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga202490132b858bce8bff46aeb7540f7a">More...</a><br /></td></tr>
<tr class="separator:ga202490132b858bce8bff46aeb7540f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f351db7a3702d9814d57c68b0fd1676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f351db7a3702d9814d57c68b0fd1676">_CAN_TERR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1f351db7a3702d9814d57c68b0fd1676"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmission error [0] (in _CAN_MCSR, page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f351db7a3702d9814d57c68b0fd1676">More...</a><br /></td></tr>
<tr class="separator:ga1f351db7a3702d9814d57c68b0fd1676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773ba23a6d5b8d1d253da8cc19702248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga773ba23a6d5b8d1d253da8cc19702248">_CAN_DLC</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga773ba23a6d5b8d1d253da8cc19702248"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Data length code [3:0] (in _CAN_MDLCR, page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga773ba23a6d5b8d1d253da8cc19702248">More...</a><br /></td></tr>
<tr class="separator:ga773ba23a6d5b8d1d253da8cc19702248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284e37fa91d0046d3698d06b4689a80f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga284e37fa91d0046d3698d06b4689a80f">_CAN_DLC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga284e37fa91d0046d3698d06b4689a80f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Data length code [0] (in _CAN_MDLCR, page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga284e37fa91d0046d3698d06b4689a80f">More...</a><br /></td></tr>
<tr class="separator:ga284e37fa91d0046d3698d06b4689a80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953dbb4bb6a3c7c86a82fae62fa2dbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga953dbb4bb6a3c7c86a82fae62fa2dbe3">_CAN_DLC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga953dbb4bb6a3c7c86a82fae62fa2dbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Data length code [1] (in _CAN_MDLCR, page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga953dbb4bb6a3c7c86a82fae62fa2dbe3">More...</a><br /></td></tr>
<tr class="separator:ga953dbb4bb6a3c7c86a82fae62fa2dbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a5a889f4b3882880e92cc0c5d48557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga27a5a889f4b3882880e92cc0c5d48557">_CAN_DLC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga27a5a889f4b3882880e92cc0c5d48557"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Data length code [2] (in _CAN_MDLCR, page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga27a5a889f4b3882880e92cc0c5d48557">More...</a><br /></td></tr>
<tr class="separator:ga27a5a889f4b3882880e92cc0c5d48557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f42e3c6d64d2558efa761958cc5f8c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f42e3c6d64d2558efa761958cc5f8c7">_CAN_DLC3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7f42e3c6d64d2558efa761958cc5f8c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Data length code [3] (in _CAN_MDLCR, page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7f42e3c6d64d2558efa761958cc5f8c7">More...</a><br /></td></tr>
<tr class="separator:ga7f42e3c6d64d2558efa761958cc5f8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c7cb5dccc1171dae1b8769cc88cba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac5c7cb5dccc1171dae1b8769cc88cba2">_CAN_TGT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac5c7cb5dccc1171dae1b8769cc88cba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Transmit global time [0] (in _CAN_MDLCR, page 0,1,5,7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac5c7cb5dccc1171dae1b8769cc88cba2">More...</a><br /></td></tr>
<tr class="separator:gac5c7cb5dccc1171dae1b8769cc88cba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b47aa69eeed63d2adc50940a0eddf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97b47aa69eeed63d2adc50940a0eddf2">_CAN_RTR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga97b47aa69eeed63d2adc50940a0eddf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Remote transmission request [0] (in _CAN_MIDR1, page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97b47aa69eeed63d2adc50940a0eddf2">More...</a><br /></td></tr>
<tr class="separator:ga97b47aa69eeed63d2adc50940a0eddf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00bfc339e92ca72c93d9471eb739fa15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga00bfc339e92ca72c93d9471eb739fa15">_CAN_IDE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga00bfc339e92ca72c93d9471eb739fa15"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Extended identifier [0] (in _CAN_MIDR1, page 0,1,5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga00bfc339e92ca72c93d9471eb739fa15">More...</a><br /></td></tr>
<tr class="separator:ga00bfc339e92ca72c93d9471eb739fa15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e7225b46f3f99325392a1c5edefe53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga99e7225b46f3f99325392a1c5edefe53">_CAN_EWGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga99e7225b46f3f99325392a1c5edefe53"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error warning flag [0] (in _CAN_ESR, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga99e7225b46f3f99325392a1c5edefe53">More...</a><br /></td></tr>
<tr class="separator:ga99e7225b46f3f99325392a1c5edefe53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddb1cdd526550192f4d088b6825b327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaddb1cdd526550192f4d088b6825b327">_CAN_EPVF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaaddb1cdd526550192f4d088b6825b327"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error passive flag [0] (in _CAN_ESR, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaddb1cdd526550192f4d088b6825b327">More...</a><br /></td></tr>
<tr class="separator:gaaddb1cdd526550192f4d088b6825b327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa881f2d87fa91d92d1df9a0a0837bc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa881f2d87fa91d92d1df9a0a0837bc90">_CAN_BOFF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa881f2d87fa91d92d1df9a0a0837bc90"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bus off flag [0] (in _CAN_ESR, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa881f2d87fa91d92d1df9a0a0837bc90">More...</a><br /></td></tr>
<tr class="separator:gaa881f2d87fa91d92d1df9a0a0837bc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa433901108ebe070321aaf6843cb8ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa433901108ebe070321aaf6843cb8ada">_CAN_LEC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa433901108ebe070321aaf6843cb8ada"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Last error code [2:0] (in _CAN_ESR, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa433901108ebe070321aaf6843cb8ada">More...</a><br /></td></tr>
<tr class="separator:gaa433901108ebe070321aaf6843cb8ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4958b23a48ec2ad0eea24241953580c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab4958b23a48ec2ad0eea24241953580c">_CAN_LEC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab4958b23a48ec2ad0eea24241953580c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Last error code [0] (in _CAN_ESR, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab4958b23a48ec2ad0eea24241953580c">More...</a><br /></td></tr>
<tr class="separator:gab4958b23a48ec2ad0eea24241953580c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090ab81de39a1f461e87adae61aeb7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga090ab81de39a1f461e87adae61aeb7e0">_CAN_LEC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga090ab81de39a1f461e87adae61aeb7e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Last error code [1] (in _CAN_ESR, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga090ab81de39a1f461e87adae61aeb7e0">More...</a><br /></td></tr>
<tr class="separator:ga090ab81de39a1f461e87adae61aeb7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe043d9e85e203cf9a0be500e36afd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2fe043d9e85e203cf9a0be500e36afd0">_CAN_LEC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2fe043d9e85e203cf9a0be500e36afd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Last error code [3] (in _CAN_ESR, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2fe043d9e85e203cf9a0be500e36afd0">More...</a><br /></td></tr>
<tr class="separator:ga2fe043d9e85e203cf9a0be500e36afd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ecce24058b1dff83ece249006f03717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ecce24058b1dff83ece249006f03717">_CAN_EWGIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5ecce24058b1dff83ece249006f03717"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error warning interrupt enable [0] (in _CAN_EIER, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5ecce24058b1dff83ece249006f03717">More...</a><br /></td></tr>
<tr class="separator:ga5ecce24058b1dff83ece249006f03717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947ebc0e31158366df563d813a932550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga947ebc0e31158366df563d813a932550">_CAN_EPVIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga947ebc0e31158366df563d813a932550"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error passive interrupt enable [0] (in _CAN_EIER, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga947ebc0e31158366df563d813a932550">More...</a><br /></td></tr>
<tr class="separator:ga947ebc0e31158366df563d813a932550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46398697ef17414d590a71a953e83453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga46398697ef17414d590a71a953e83453">_CAN_BOFIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga46398697ef17414d590a71a953e83453"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bus-Off interrupt enable [0] (in _CAN_EIER, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga46398697ef17414d590a71a953e83453">More...</a><br /></td></tr>
<tr class="separator:ga46398697ef17414d590a71a953e83453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca59e1161127546486edc71519ebc10c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaca59e1161127546486edc71519ebc10c">_CAN_LECIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaca59e1161127546486edc71519ebc10c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Last error code interrupt enable [0] (in _CAN_EIER, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaca59e1161127546486edc71519ebc10c">More...</a><br /></td></tr>
<tr class="separator:gaca59e1161127546486edc71519ebc10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa739a960ebc69025e1ef9322962cffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa739a960ebc69025e1ef9322962cffd">_CAN_ERRIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaaa739a960ebc69025e1ef9322962cffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Error interrupt enable [0] (in _CAN_EIER, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaa739a960ebc69025e1ef9322962cffd">More...</a><br /></td></tr>
<tr class="separator:gaaa739a960ebc69025e1ef9322962cffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6cc03e48b00d97c3254920d412d7686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad6cc03e48b00d97c3254920d412d7686">_CAN_BRP</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad6cc03e48b00d97c3254920d412d7686"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [5:0] (in _CAN_BTR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad6cc03e48b00d97c3254920d412d7686">More...</a><br /></td></tr>
<tr class="separator:gad6cc03e48b00d97c3254920d412d7686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a168f543b15903abc129e58218bfb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a168f543b15903abc129e58218bfb5c">_CAN_BRP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6a168f543b15903abc129e58218bfb5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [0] (in _CAN_BTR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6a168f543b15903abc129e58218bfb5c">More...</a><br /></td></tr>
<tr class="separator:ga6a168f543b15903abc129e58218bfb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8649f461075bc84f046a34fed7beefbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8649f461075bc84f046a34fed7beefbf">_CAN_BRP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8649f461075bc84f046a34fed7beefbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [1] (in _CAN_BTR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8649f461075bc84f046a34fed7beefbf">More...</a><br /></td></tr>
<tr class="separator:ga8649f461075bc84f046a34fed7beefbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c6fd2a451c5efcd1c6a94c9908126b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga32c6fd2a451c5efcd1c6a94c9908126b">_CAN_BRP2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga32c6fd2a451c5efcd1c6a94c9908126b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [2] (in _CAN_BTR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga32c6fd2a451c5efcd1c6a94c9908126b">More...</a><br /></td></tr>
<tr class="separator:ga32c6fd2a451c5efcd1c6a94c9908126b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478c92bf9684e966329f4306ebd3e19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga478c92bf9684e966329f4306ebd3e19f">_CAN_BRP3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga478c92bf9684e966329f4306ebd3e19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [3] (in _CAN_BTR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga478c92bf9684e966329f4306ebd3e19f">More...</a><br /></td></tr>
<tr class="separator:ga478c92bf9684e966329f4306ebd3e19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16734ccdf0754727955b3e9cd28b8c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga16734ccdf0754727955b3e9cd28b8c36">_CAN_BRP4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga16734ccdf0754727955b3e9cd28b8c36"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [4] (in _CAN_BTR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga16734ccdf0754727955b3e9cd28b8c36">More...</a><br /></td></tr>
<tr class="separator:ga16734ccdf0754727955b3e9cd28b8c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad134f57f0c711195db4cf6e1fcc84170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad134f57f0c711195db4cf6e1fcc84170">_CAN_BRP5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad134f57f0c711195db4cf6e1fcc84170"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Baud rate prescaler [5] (in _CAN_BTR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad134f57f0c711195db4cf6e1fcc84170">More...</a><br /></td></tr>
<tr class="separator:gad134f57f0c711195db4cf6e1fcc84170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462a4120dba576ca2f5dbd17355c95c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga462a4120dba576ca2f5dbd17355c95c7">_CAN_SJW</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga462a4120dba576ca2f5dbd17355c95c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Resynchronization jump width [1:0] (in _CAN_EIER, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga462a4120dba576ca2f5dbd17355c95c7">More...</a><br /></td></tr>
<tr class="separator:ga462a4120dba576ca2f5dbd17355c95c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715f37260fc4f7d321e7ea445fe56e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga715f37260fc4f7d321e7ea445fe56e4b">_CAN_SJW0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga715f37260fc4f7d321e7ea445fe56e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Resynchronization jump width [0] (in _CAN_EIER, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga715f37260fc4f7d321e7ea445fe56e4b">More...</a><br /></td></tr>
<tr class="separator:ga715f37260fc4f7d321e7ea445fe56e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4761c69af4fbe4c8f4270b356a820c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4761c69af4fbe4c8f4270b356a820c8">_CAN_SJW1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa4761c69af4fbe4c8f4270b356a820c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Resynchronization jump width [1] (in _CAN_EIER, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4761c69af4fbe4c8f4270b356a820c8">More...</a><br /></td></tr>
<tr class="separator:gaa4761c69af4fbe4c8f4270b356a820c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1b86eb8c982a11d13de52a9359c25f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d1b86eb8c982a11d13de52a9359c25f">_CAN_BS1</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8d1b86eb8c982a11d13de52a9359c25f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 1 [3:0] (in _CAN_BTR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d1b86eb8c982a11d13de52a9359c25f">More...</a><br /></td></tr>
<tr class="separator:ga8d1b86eb8c982a11d13de52a9359c25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7152b5930d726d2acc43ef1229657b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac7152b5930d726d2acc43ef1229657b5">_CAN_BS10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac7152b5930d726d2acc43ef1229657b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 1 [0] (in _CAN_BTR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac7152b5930d726d2acc43ef1229657b5">More...</a><br /></td></tr>
<tr class="separator:gac7152b5930d726d2acc43ef1229657b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e4b96019da6258a4c26fcdbf3325fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4e4b96019da6258a4c26fcdbf3325fb">_CAN_BS11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa4e4b96019da6258a4c26fcdbf3325fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 1 [1] (in _CAN_BTR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa4e4b96019da6258a4c26fcdbf3325fb">More...</a><br /></td></tr>
<tr class="separator:gaa4e4b96019da6258a4c26fcdbf3325fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb4ba76d68a45a5fe7ce2f72e4b9a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fb4ba76d68a45a5fe7ce2f72e4b9a4c">_CAN_BS12</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3fb4ba76d68a45a5fe7ce2f72e4b9a4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 1 [2] (in _CAN_BTR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fb4ba76d68a45a5fe7ce2f72e4b9a4c">More...</a><br /></td></tr>
<tr class="separator:ga3fb4ba76d68a45a5fe7ce2f72e4b9a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84838ab7985c470dbeb3fd171490e71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga84838ab7985c470dbeb3fd171490e71a">_CAN_BS13</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga84838ab7985c470dbeb3fd171490e71a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 1 [3] (in _CAN_BTR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga84838ab7985c470dbeb3fd171490e71a">More...</a><br /></td></tr>
<tr class="separator:ga84838ab7985c470dbeb3fd171490e71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f191862c2c05d753df076d7d41a4dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f191862c2c05d753df076d7d41a4dfe">_CAN_BS2</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6f191862c2c05d753df076d7d41a4dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 2 [2:0] (in _CAN_BTR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6f191862c2c05d753df076d7d41a4dfe">More...</a><br /></td></tr>
<tr class="separator:ga6f191862c2c05d753df076d7d41a4dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192b8f8a0b966e5fe79048b3479e578e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga192b8f8a0b966e5fe79048b3479e578e">_CAN_BS20</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga192b8f8a0b966e5fe79048b3479e578e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 2 [0] (in _CAN_BTR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga192b8f8a0b966e5fe79048b3479e578e">More...</a><br /></td></tr>
<tr class="separator:ga192b8f8a0b966e5fe79048b3479e578e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b39bb31cfe074392fb730051455eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga25b39bb31cfe074392fb730051455eb5">_CAN_BS21</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga25b39bb31cfe074392fb730051455eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 2 [1] (in _CAN_BTR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga25b39bb31cfe074392fb730051455eb5">More...</a><br /></td></tr>
<tr class="separator:ga25b39bb31cfe074392fb730051455eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbeb625b60cbe8006a89bcf398970d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacdbeb625b60cbe8006a89bcf398970d3">_CAN_BS22</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gacdbeb625b60cbe8006a89bcf398970d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Bit segment 2 [2] (in _CAN_BTR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacdbeb625b60cbe8006a89bcf398970d3">More...</a><br /></td></tr>
<tr class="separator:gacdbeb625b60cbe8006a89bcf398970d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71a68692fc36e5606b8427d06a1fef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac71a68692fc36e5606b8427d06a1fef3">_CAN_FML0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac71a68692fc36e5606b8427d06a1fef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 0 mode low [0] (in _CAN_FMR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac71a68692fc36e5606b8427d06a1fef3">More...</a><br /></td></tr>
<tr class="separator:gac71a68692fc36e5606b8427d06a1fef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28b092c4d70829d0171c57d9069d385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa28b092c4d70829d0171c57d9069d385">_CAN_FMH0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa28b092c4d70829d0171c57d9069d385"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 0 mode high [0] (in _CAN_FMR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa28b092c4d70829d0171c57d9069d385">More...</a><br /></td></tr>
<tr class="separator:gaa28b092c4d70829d0171c57d9069d385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6758c3ae01f6c09f390a74201e8d2eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6758c3ae01f6c09f390a74201e8d2eb6">_CAN_FML1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6758c3ae01f6c09f390a74201e8d2eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 1 mode low [0] (in _CAN_FMR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6758c3ae01f6c09f390a74201e8d2eb6">More...</a><br /></td></tr>
<tr class="separator:ga6758c3ae01f6c09f390a74201e8d2eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687dc1471af36de5fa39ee62b1225100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga687dc1471af36de5fa39ee62b1225100">_CAN_FMH1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga687dc1471af36de5fa39ee62b1225100"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 1 mode high [0] (in _CAN_FMR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga687dc1471af36de5fa39ee62b1225100">More...</a><br /></td></tr>
<tr class="separator:ga687dc1471af36de5fa39ee62b1225100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c61396f3626b1552119f580f7cb3de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c61396f3626b1552119f580f7cb3de1">_CAN_FML2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3c61396f3626b1552119f580f7cb3de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 2 mode low [0] (in _CAN_FMR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3c61396f3626b1552119f580f7cb3de1">More...</a><br /></td></tr>
<tr class="separator:ga3c61396f3626b1552119f580f7cb3de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a1aa6cab1b43da0b81fadaeb4c3270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga33a1aa6cab1b43da0b81fadaeb4c3270">_CAN_FMH2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga33a1aa6cab1b43da0b81fadaeb4c3270"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 2 mode high [0] (in _CAN_FMR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga33a1aa6cab1b43da0b81fadaeb4c3270">More...</a><br /></td></tr>
<tr class="separator:ga33a1aa6cab1b43da0b81fadaeb4c3270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55384a04215ce9dd9d2cdc4f9a45a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae55384a04215ce9dd9d2cdc4f9a45a5b">_CAN_FML3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae55384a04215ce9dd9d2cdc4f9a45a5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 3 mode low [0] (in _CAN_FMR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae55384a04215ce9dd9d2cdc4f9a45a5b">More...</a><br /></td></tr>
<tr class="separator:gae55384a04215ce9dd9d2cdc4f9a45a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2f8bffa2a57846c658249737444a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f2f8bffa2a57846c658249737444a14">_CAN_FMH3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1f2f8bffa2a57846c658249737444a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 3 mode high [0] (in _CAN_FMR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1f2f8bffa2a57846c658249737444a14">More...</a><br /></td></tr>
<tr class="separator:ga1f2f8bffa2a57846c658249737444a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16db4fa0667926a55b1ee4427e71fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac16db4fa0667926a55b1ee4427e71fa5">_CAN_FML4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac16db4fa0667926a55b1ee4427e71fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 4 mode low [0] (in _CAN_FMR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac16db4fa0667926a55b1ee4427e71fa5">More...</a><br /></td></tr>
<tr class="separator:gac16db4fa0667926a55b1ee4427e71fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6bbd786e15a0500ad6bc912b35ac26f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf6bbd786e15a0500ad6bc912b35ac26f">_CAN_FMH4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf6bbd786e15a0500ad6bc912b35ac26f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 4 mode high [0] (in _CAN_FMR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf6bbd786e15a0500ad6bc912b35ac26f">More...</a><br /></td></tr>
<tr class="separator:gaf6bbd786e15a0500ad6bc912b35ac26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9daf6ca244bd3c145e4df516cb4b4bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9daf6ca244bd3c145e4df516cb4b4bd6">_CAN_FML5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9daf6ca244bd3c145e4df516cb4b4bd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 5 mode low [0] (in _CAN_FMR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9daf6ca244bd3c145e4df516cb4b4bd6">More...</a><br /></td></tr>
<tr class="separator:ga9daf6ca244bd3c145e4df516cb4b4bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae326577de35b88b4539151635ce27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabae326577de35b88b4539151635ce27c">_CAN_FMH5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabae326577de35b88b4539151635ce27c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 5 mode high [0] (in _CAN_FMR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabae326577de35b88b4539151635ce27c">More...</a><br /></td></tr>
<tr class="separator:gabae326577de35b88b4539151635ce27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10554c0f456239d2a011154c23401641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga10554c0f456239d2a011154c23401641">_CAN_FACT0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga10554c0f456239d2a011154c23401641"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 0 active [0] (in _CAN_FCR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga10554c0f456239d2a011154c23401641">More...</a><br /></td></tr>
<tr class="separator:ga10554c0f456239d2a011154c23401641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63298810fc841a442541e2d776c07319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga63298810fc841a442541e2d776c07319">_CAN_FSC0</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga63298810fc841a442541e2d776c07319"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 0 scale configuration [1:0] (in _CAN_FCR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga63298810fc841a442541e2d776c07319">More...</a><br /></td></tr>
<tr class="separator:ga63298810fc841a442541e2d776c07319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab351f61c609aa64e5b6d59b2a0e3e898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab351f61c609aa64e5b6d59b2a0e3e898">_CAN_FSC00</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab351f61c609aa64e5b6d59b2a0e3e898"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 0 scale configuration [0] (in _CAN_FCR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab351f61c609aa64e5b6d59b2a0e3e898">More...</a><br /></td></tr>
<tr class="separator:gab351f61c609aa64e5b6d59b2a0e3e898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2336281ea16f8ee462a9c9956780bc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga2336281ea16f8ee462a9c9956780bc8d">_CAN_FSC01</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2336281ea16f8ee462a9c9956780bc8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 0 scale configuration [1] (in _CAN_FCR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga2336281ea16f8ee462a9c9956780bc8d">More...</a><br /></td></tr>
<tr class="separator:ga2336281ea16f8ee462a9c9956780bc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d49dba050cf8d5a633047e077ee5c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d49dba050cf8d5a633047e077ee5c62">_CAN_FACT1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4d49dba050cf8d5a633047e077ee5c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 1 active [0] (in _CAN_FCR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4d49dba050cf8d5a633047e077ee5c62">More...</a><br /></td></tr>
<tr class="separator:ga4d49dba050cf8d5a633047e077ee5c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fab0cacd9323d3bd97dbcaff262214b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1fab0cacd9323d3bd97dbcaff262214b">_CAN_FSC1</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1fab0cacd9323d3bd97dbcaff262214b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 1 scale configuration [1:0] (in _CAN_FCR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1fab0cacd9323d3bd97dbcaff262214b">More...</a><br /></td></tr>
<tr class="separator:ga1fab0cacd9323d3bd97dbcaff262214b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b86904798712ebf103b91ed5ec0485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae3b86904798712ebf103b91ed5ec0485">_CAN_FSC10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae3b86904798712ebf103b91ed5ec0485"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 1 scale configuration [0] (in _CAN_FCR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae3b86904798712ebf103b91ed5ec0485">More...</a><br /></td></tr>
<tr class="separator:gae3b86904798712ebf103b91ed5ec0485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7220dad997d1aeafbdd4cc0289d41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabe7220dad997d1aeafbdd4cc0289d41e">_CAN_FSC11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gabe7220dad997d1aeafbdd4cc0289d41e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 1 scale configuration [1] (in _CAN_FCR1, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabe7220dad997d1aeafbdd4cc0289d41e">More...</a><br /></td></tr>
<tr class="separator:gabe7220dad997d1aeafbdd4cc0289d41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63faeaf44daf45a7cebe87975a6c4eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga63faeaf44daf45a7cebe87975a6c4eab">_CAN_FACT2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga63faeaf44daf45a7cebe87975a6c4eab"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 2 active [0] (in _CAN_FCR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga63faeaf44daf45a7cebe87975a6c4eab">More...</a><br /></td></tr>
<tr class="separator:ga63faeaf44daf45a7cebe87975a6c4eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf111823e065239015ae483696c78a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadf111823e065239015ae483696c78a01">_CAN_FSC2</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadf111823e065239015ae483696c78a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 2 scale configuration [1:0] (in _CAN_FCR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadf111823e065239015ae483696c78a01">More...</a><br /></td></tr>
<tr class="separator:gadf111823e065239015ae483696c78a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a22ce28b61aa5eb9861e130eb775c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a22ce28b61aa5eb9861e130eb775c65">_CAN_FSC20</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8a22ce28b61aa5eb9861e130eb775c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 2 scale configuration [0] (in _CAN_FCR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8a22ce28b61aa5eb9861e130eb775c65">More...</a><br /></td></tr>
<tr class="separator:ga8a22ce28b61aa5eb9861e130eb775c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a8572498eb872aa1611c94ac9466d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a8572498eb872aa1611c94ac9466d7d">_CAN_FSC21</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga0a8572498eb872aa1611c94ac9466d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 2 scale configuration [1] (in _CAN_FCR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a8572498eb872aa1611c94ac9466d7d">More...</a><br /></td></tr>
<tr class="separator:ga0a8572498eb872aa1611c94ac9466d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273561241de71cd4dac7d1c6a2d6212d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga273561241de71cd4dac7d1c6a2d6212d">_CAN_FACT3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga273561241de71cd4dac7d1c6a2d6212d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 3 active [0] (in _CAN_FCR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga273561241de71cd4dac7d1c6a2d6212d">More...</a><br /></td></tr>
<tr class="separator:ga273561241de71cd4dac7d1c6a2d6212d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac591fab152c343ff2cd962664a01a313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac591fab152c343ff2cd962664a01a313">_CAN_FSC3</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac591fab152c343ff2cd962664a01a313"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 3 scale configuration [1:0] (in _CAN_FCR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac591fab152c343ff2cd962664a01a313">More...</a><br /></td></tr>
<tr class="separator:gac591fab152c343ff2cd962664a01a313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad081a6b07c8a2b3748d1fc15db9c4eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad081a6b07c8a2b3748d1fc15db9c4eb6">_CAN_FSC30</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad081a6b07c8a2b3748d1fc15db9c4eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 3 scale configuration [0] (in _CAN_FCR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad081a6b07c8a2b3748d1fc15db9c4eb6">More...</a><br /></td></tr>
<tr class="separator:gad081a6b07c8a2b3748d1fc15db9c4eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf514dcec80af3deed32b56fc476098e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf514dcec80af3deed32b56fc476098e5">_CAN_FSC31</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf514dcec80af3deed32b56fc476098e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 3 scale configuration [1] (in _CAN_FCR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf514dcec80af3deed32b56fc476098e5">More...</a><br /></td></tr>
<tr class="separator:gaf514dcec80af3deed32b56fc476098e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90c93e89f0c178683850e49e6ea385b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab90c93e89f0c178683850e49e6ea385b">_CAN_FACT4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab90c93e89f0c178683850e49e6ea385b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 4 active [0] (in _CAN_FCR3, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab90c93e89f0c178683850e49e6ea385b">More...</a><br /></td></tr>
<tr class="separator:gab90c93e89f0c178683850e49e6ea385b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97cca7cd256a7f09e08420db32ffbd79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga97cca7cd256a7f09e08420db32ffbd79">_CAN_FSC4</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga97cca7cd256a7f09e08420db32ffbd79"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 4 scale configuration [1:0] (in _CAN_FCR3, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga97cca7cd256a7f09e08420db32ffbd79">More...</a><br /></td></tr>
<tr class="separator:ga97cca7cd256a7f09e08420db32ffbd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0baa38544d42da75d6ca8398d1aa54e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0baa38544d42da75d6ca8398d1aa54e5">_CAN_FSC40</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0baa38544d42da75d6ca8398d1aa54e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 4 scale configuration [0] (in _CAN_FCR3, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0baa38544d42da75d6ca8398d1aa54e5">More...</a><br /></td></tr>
<tr class="separator:ga0baa38544d42da75d6ca8398d1aa54e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d44e49908f13e1e269d1cb87cad6f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d44e49908f13e1e269d1cb87cad6f85">_CAN_FSC41</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3d44e49908f13e1e269d1cb87cad6f85"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 4 scale configuration [1] (in _CAN_FCR3, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3d44e49908f13e1e269d1cb87cad6f85">More...</a><br /></td></tr>
<tr class="separator:ga3d44e49908f13e1e269d1cb87cad6f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c86df4eaa63e43bc61f06dee3b27c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac2c86df4eaa63e43bc61f06dee3b27c9">_CAN_FACT5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac2c86df4eaa63e43bc61f06dee3b27c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 5 active [0] (in _CAN_FCR2, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac2c86df4eaa63e43bc61f06dee3b27c9">More...</a><br /></td></tr>
<tr class="separator:gac2c86df4eaa63e43bc61f06dee3b27c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21095b163da65338de47ce209480ed6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga21095b163da65338de47ce209480ed6c">_CAN_FSC5</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga21095b163da65338de47ce209480ed6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 5 scale configuration [1:0] (in _CAN_FCR3, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga21095b163da65338de47ce209480ed6c">More...</a><br /></td></tr>
<tr class="separator:ga21095b163da65338de47ce209480ed6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d3d37bba34db524b339d97b3e894f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga16d3d37bba34db524b339d97b3e894f1">_CAN_FSC50</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga16d3d37bba34db524b339d97b3e894f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 5 scale configuration [0] (in _CAN_FCR3, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga16d3d37bba34db524b339d97b3e894f1">More...</a><br /></td></tr>
<tr class="separator:ga16d3d37bba34db524b339d97b3e894f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7dbd454789e0ae6853eeb3d43be09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c7dbd454789e0ae6853eeb3d43be09a">_CAN_FSC51</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6c7dbd454789e0ae6853eeb3d43be09a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN Filter 5 scale configuration [1] (in _CAN_FCR3, page 6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6c7dbd454789e0ae6853eeb3d43be09a">More...</a><br /></td></tr>
<tr class="separator:ga6c7dbd454789e0ae6853eeb3d43be09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab3c73e4690ae9a4f2d8dafe9930e6331">_CFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_c_f_g__t.html">CFG_t</a>,    <a class="el" href="group___s_t_m8_l10_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>)</td></tr>
<tr class="memdesc:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="mdescLeft">&#160;</td><td class="mdescRight">CFG struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab3c73e4690ae9a4f2d8dafe9930e6331">More...</a><br /></td></tr>
<tr class="separator:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7679b5517847c80083efb7f9df207c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7679b5517847c80083efb7f9df207c1">_CFG_GCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf7679b5517847c80083efb7f9df207c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register (CFG_GCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf7679b5517847c80083efb7f9df207c1">More...</a><br /></td></tr>
<tr class="separator:gaf7679b5517847c80083efb7f9df207c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac998e464bee8246900227f404dd76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1ac998e464bee8246900227f404dd76a">_CFG_GCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga1ac998e464bee8246900227f404dd76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb23fec33a6eadc2e746aabd944b810b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabb23fec33a6eadc2e746aabd944b810b">_CFG_SWD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabb23fec33a6eadc2e746aabd944b810b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM disable [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabb23fec33a6eadc2e746aabd944b810b">More...</a><br /></td></tr>
<tr class="separator:gabb23fec33a6eadc2e746aabd944b810b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62193af9c12c16ba237be191868255b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga62193af9c12c16ba237be191868255b8">_CFG_AL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga62193af9c12c16ba237be191868255b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activation level [0].  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga62193af9c12c16ba237be191868255b8">More...</a><br /></td></tr>
<tr class="separator:ga62193af9c12c16ba237be191868255b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698008bf28582986c8fe2f6447acdc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga698008bf28582986c8fe2f6447acdc7c">_ITC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_i_t_c__t.html">ITC_t</a>,    <a class="el" href="group___s_t_m8_l10_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>)</td></tr>
<tr class="memdesc:ga698008bf28582986c8fe2f6447acdc7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC struct/bit access.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga698008bf28582986c8fe2f6447acdc7c">More...</a><br /></td></tr>
<tr class="separator:ga698008bf28582986c8fe2f6447acdc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga367b681dc479c8ee39f4e76b5ed55af5">_ITC_SPR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga367b681dc479c8ee39f4e76b5ed55af5">More...</a><br /></td></tr>
<tr class="separator:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eada758494172adef7affc15bafc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga07eada758494172adef7affc15bafc23">_ITC_SPR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga07eada758494172adef7affc15bafc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga07eada758494172adef7affc15bafc23">More...</a><br /></td></tr>
<tr class="separator:ga07eada758494172adef7affc15bafc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d81daa3a39664da4b2460f6e2d6aa02">_ITC_SPR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5d81daa3a39664da4b2460f6e2d6aa02">More...</a><br /></td></tr>
<tr class="separator:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ddc1ed491c3fd780418d592f14247b8">_ITC_SPR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8ddc1ed491c3fd780418d592f14247b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8ddc1ed491c3fd780418d592f14247b8">More...</a><br /></td></tr>
<tr class="separator:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">_ITC_SPR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">More...</a><br /></td></tr>
<tr class="separator:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga420d208dc3cb9c70b1a12bfd77da474b">_ITC_SPR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga420d208dc3cb9c70b1a12bfd77da474b">More...</a><br /></td></tr>
<tr class="separator:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328e92977f925591fb57f5b918bbd456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga328e92977f925591fb57f5b918bbd456">_ITC_SPR7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga328e92977f925591fb57f5b918bbd456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga328e92977f925591fb57f5b918bbd456">More...</a><br /></td></tr>
<tr class="separator:ga328e92977f925591fb57f5b918bbd456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga52a4cc4405f1e3ce8d1763d5da488b32">_ITC_SPR8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_l10_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga52a4cc4405f1e3ce8d1763d5da488b32">More...</a><br /></td></tr>
<tr class="separator:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c6b7d75b0394e72f748257537f77c3a">_ITC_SPR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga8c6b7d75b0394e72f748257537f77c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c6b7d75b0394e72f748257537f77c3a">More...</a><br /></td></tr>
<tr class="separator:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a68033a4995662ffe1eb6f4a1bba41d">_ITC_SPR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4a68033a4995662ffe1eb6f4a1bba41d">More...</a><br /></td></tr>
<tr class="separator:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf31d3e75b89b5bd0efdf2ac12faca114">_ITC_SPR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf31d3e75b89b5bd0efdf2ac12faca114">More...</a><br /></td></tr>
<tr class="separator:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9e7b662438863dc20111d417353b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaba9e7b662438863dc20111d417353b13">_ITC_SPR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaba9e7b662438863dc20111d417353b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaba9e7b662438863dc20111d417353b13">More...</a><br /></td></tr>
<tr class="separator:gaba9e7b662438863dc20111d417353b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac032a4c32fbbe53d913ef2e7baa127e4">_ITC_SPR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac032a4c32fbbe53d913ef2e7baa127e4">More...</a><br /></td></tr>
<tr class="separator:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e07fe969af04d1788bde095d544ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga933e07fe969af04d1788bde095d544ad">_ITC_SPR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga933e07fe969af04d1788bde095d544ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga933e07fe969af04d1788bde095d544ad">More...</a><br /></td></tr>
<tr class="separator:ga933e07fe969af04d1788bde095d544ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebd827cc7c14075cfde917df65afc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ebd827cc7c14075cfde917df65afc64">_ITC_SPR7_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga9ebd827cc7c14075cfde917df65afc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9ebd827cc7c14075cfde917df65afc64">More...</a><br /></td></tr>
<tr class="separator:ga9ebd827cc7c14075cfde917df65afc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga59420d1c7bde78f40459a4387d07c4a6">_ITC_SPR8_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x0F)</td></tr>
<tr class="memdesc:ga59420d1c7bde78f40459a4387d07c4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8 reset value.  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga59420d1c7bde78f40459a4387d07c4a6">More...</a><br /></td></tr>
<tr class="separator:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c58e876bfbcc3ed96cd8215e9853c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae6c58e876bfbcc3ed96cd8215e9853c8">_ITC_VECT1SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae6c58e876bfbcc3ed96cd8215e9853c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1:0] (in _ITC_SPR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae6c58e876bfbcc3ed96cd8215e9853c8">More...</a><br /></td></tr>
<tr class="separator:gae6c58e876bfbcc3ed96cd8215e9853c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff5c50b05a695bb8dc4a2467212710f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaeff5c50b05a695bb8dc4a2467212710f">_ITC_VECT1SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeff5c50b05a695bb8dc4a2467212710f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [0] (in _ITC_SPR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaeff5c50b05a695bb8dc4a2467212710f">More...</a><br /></td></tr>
<tr class="separator:gaeff5c50b05a695bb8dc4a2467212710f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa42404a90f88ae294834a18feb98a935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa42404a90f88ae294834a18feb98a935">_ITC_VECT1SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa42404a90f88ae294834a18feb98a935"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1] (in _ITC_SPR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa42404a90f88ae294834a18feb98a935">More...</a><br /></td></tr>
<tr class="separator:gaa42404a90f88ae294834a18feb98a935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f230b833ab939fac0d0674f711c239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga08f230b833ab939fac0d0674f711c239">_ITC_VECT2SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga08f230b833ab939fac0d0674f711c239"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1:0] (in _ITC_SPR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga08f230b833ab939fac0d0674f711c239">More...</a><br /></td></tr>
<tr class="separator:ga08f230b833ab939fac0d0674f711c239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe32bee0137eb5e59e2a5f52799326e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fe32bee0137eb5e59e2a5f52799326e">_ITC_VECT2SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3fe32bee0137eb5e59e2a5f52799326e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [0] (in _ITC_SPR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3fe32bee0137eb5e59e2a5f52799326e">More...</a><br /></td></tr>
<tr class="separator:ga3fe32bee0137eb5e59e2a5f52799326e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cf40b27d595b72b7a4ab028d1408b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga35cf40b27d595b72b7a4ab028d1408b2">_ITC_VECT2SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga35cf40b27d595b72b7a4ab028d1408b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1] (in _ITC_SPR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga35cf40b27d595b72b7a4ab028d1408b2">More...</a><br /></td></tr>
<tr class="separator:ga35cf40b27d595b72b7a4ab028d1408b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289c74666220f2d5246dd7f0a45e9341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga289c74666220f2d5246dd7f0a45e9341">_ITC_VECT3SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga289c74666220f2d5246dd7f0a45e9341"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 3 [1:0] (in _ITC_SPR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga289c74666220f2d5246dd7f0a45e9341">More...</a><br /></td></tr>
<tr class="separator:ga289c74666220f2d5246dd7f0a45e9341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494363bd965e80313f1681d62f452042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga494363bd965e80313f1681d62f452042">_ITC_VECT3SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga494363bd965e80313f1681d62f452042"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 3 [0] (in _ITC_SPR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga494363bd965e80313f1681d62f452042">More...</a><br /></td></tr>
<tr class="separator:ga494363bd965e80313f1681d62f452042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac39a874cfc72705d6e381cf6cf15aac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac39a874cfc72705d6e381cf6cf15aac0">_ITC_VECT3SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac39a874cfc72705d6e381cf6cf15aac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 3 [1] (in _ITC_SPR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac39a874cfc72705d6e381cf6cf15aac0">More...</a><br /></td></tr>
<tr class="separator:gac39a874cfc72705d6e381cf6cf15aac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18af64c2e5e16ef5bd5ecae415a49fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga18af64c2e5e16ef5bd5ecae415a49fb2">_ITC_VECT4SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga18af64c2e5e16ef5bd5ecae415a49fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1:0] (in _ITC_SPR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga18af64c2e5e16ef5bd5ecae415a49fb2">More...</a><br /></td></tr>
<tr class="separator:ga18af64c2e5e16ef5bd5ecae415a49fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d87f5b6936a31506192c245aa7fca31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d87f5b6936a31506192c245aa7fca31">_ITC_VECT4SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8d87f5b6936a31506192c245aa7fca31"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [0] (in _ITC_SPR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d87f5b6936a31506192c245aa7fca31">More...</a><br /></td></tr>
<tr class="separator:ga8d87f5b6936a31506192c245aa7fca31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac372440818d9cc28897677e7c5388352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac372440818d9cc28897677e7c5388352">_ITC_VECT4SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac372440818d9cc28897677e7c5388352"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1] (in _ITC_SPR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac372440818d9cc28897677e7c5388352">More...</a><br /></td></tr>
<tr class="separator:gac372440818d9cc28897677e7c5388352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf7e9dd682a3b58ebffae143175eaa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bf7e9dd682a3b58ebffae143175eaa0">_ITC_VECT5SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9bf7e9dd682a3b58ebffae143175eaa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 5 [1:0] (in _ITC_SPR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9bf7e9dd682a3b58ebffae143175eaa0">More...</a><br /></td></tr>
<tr class="separator:ga9bf7e9dd682a3b58ebffae143175eaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c71381b7cc048498d49725a3b9bf52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga20c71381b7cc048498d49725a3b9bf52">_ITC_VECT5SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga20c71381b7cc048498d49725a3b9bf52"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 5 [0] (in _ITC_SPR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga20c71381b7cc048498d49725a3b9bf52">More...</a><br /></td></tr>
<tr class="separator:ga20c71381b7cc048498d49725a3b9bf52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae66a21bd35f868fcd03e0e43122616b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae66a21bd35f868fcd03e0e43122616b5">_ITC_VECT5SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae66a21bd35f868fcd03e0e43122616b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 5 [1] (in _ITC_SPR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae66a21bd35f868fcd03e0e43122616b5">More...</a><br /></td></tr>
<tr class="separator:gae66a21bd35f868fcd03e0e43122616b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc92c7a72258f2a838e2a975aa8086cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gacc92c7a72258f2a838e2a975aa8086cb">_ITC_VECT6SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacc92c7a72258f2a838e2a975aa8086cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1:0] (in _ITC_SPR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gacc92c7a72258f2a838e2a975aa8086cb">More...</a><br /></td></tr>
<tr class="separator:gacc92c7a72258f2a838e2a975aa8086cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9008e6a60e61119e39e9f8d1499482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a9008e6a60e61119e39e9f8d1499482">_ITC_VECT6SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0a9008e6a60e61119e39e9f8d1499482"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [0] (in _ITC_SPR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0a9008e6a60e61119e39e9f8d1499482">More...</a><br /></td></tr>
<tr class="separator:ga0a9008e6a60e61119e39e9f8d1499482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a1058ccb4fa4c0c61e66f7e324b034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0a1058ccb4fa4c0c61e66f7e324b034">_ITC_VECT6SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf0a1058ccb4fa4c0c61e66f7e324b034"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1] (in _ITC_SPR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf0a1058ccb4fa4c0c61e66f7e324b034">More...</a><br /></td></tr>
<tr class="separator:gaf0a1058ccb4fa4c0c61e66f7e324b034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced8dc0e419b84ae117dc986766caf1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaced8dc0e419b84ae117dc986766caf1c">_ITC_VECT7SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaced8dc0e419b84ae117dc986766caf1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1:0] (in _ITC_SPR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaced8dc0e419b84ae117dc986766caf1c">More...</a><br /></td></tr>
<tr class="separator:gaced8dc0e419b84ae117dc986766caf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5599159ee318c97fd0b60279c07f5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gac5599159ee318c97fd0b60279c07f5bc">_ITC_VECT7SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac5599159ee318c97fd0b60279c07f5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [0] (in _ITC_SPR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gac5599159ee318c97fd0b60279c07f5bc">More...</a><br /></td></tr>
<tr class="separator:gac5599159ee318c97fd0b60279c07f5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b3ad81e82424159b7a22ed05815d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad4b3ad81e82424159b7a22ed05815d1e">_ITC_VECT7SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad4b3ad81e82424159b7a22ed05815d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1] (in _ITC_SPR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad4b3ad81e82424159b7a22ed05815d1e">More...</a><br /></td></tr>
<tr class="separator:gad4b3ad81e82424159b7a22ed05815d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0c7961f25c54c6f1b720e1aa572bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b0c7961f25c54c6f1b720e1aa572bcc">_ITC_VECT8SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4b0c7961f25c54c6f1b720e1aa572bcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1:0] (in _ITC_SPR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4b0c7961f25c54c6f1b720e1aa572bcc">More...</a><br /></td></tr>
<tr class="separator:ga4b0c7961f25c54c6f1b720e1aa572bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadec54ea8a2f1b2d6dd2dfc1aaad88ac9">_ITC_VECT8SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [0] (in _ITC_SPR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadec54ea8a2f1b2d6dd2dfc1aaad88ac9">More...</a><br /></td></tr>
<tr class="separator:gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d97d2088e4d9021d1764c1e8dde6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga55d97d2088e4d9021d1764c1e8dde6ff">_ITC_VECT8SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga55d97d2088e4d9021d1764c1e8dde6ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1] (in _ITC_SPR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga55d97d2088e4d9021d1764c1e8dde6ff">More...</a><br /></td></tr>
<tr class="separator:ga55d97d2088e4d9021d1764c1e8dde6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga674bfd561ddaf18bbc8e0509a4476fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga674bfd561ddaf18bbc8e0509a4476fb9">_ITC_VECT9SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga674bfd561ddaf18bbc8e0509a4476fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1:0] (in _ITC_SPR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga674bfd561ddaf18bbc8e0509a4476fb9">More...</a><br /></td></tr>
<tr class="separator:ga674bfd561ddaf18bbc8e0509a4476fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d832bd669992706c227f2e512199520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d832bd669992706c227f2e512199520">_ITC_VECT9SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8d832bd669992706c227f2e512199520"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [0] (in _ITC_SPR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8d832bd669992706c227f2e512199520">More...</a><br /></td></tr>
<tr class="separator:ga8d832bd669992706c227f2e512199520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6d4d89ed84063725d5fe587b3ea2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaed6d4d89ed84063725d5fe587b3ea2ca">_ITC_VECT9SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaed6d4d89ed84063725d5fe587b3ea2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1] (in _ITC_SPR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaed6d4d89ed84063725d5fe587b3ea2ca">More...</a><br /></td></tr>
<tr class="separator:gaed6d4d89ed84063725d5fe587b3ea2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51915df0e2d51e958825184a2401e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa51915df0e2d51e958825184a2401e73">_ITC_VECT10SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa51915df0e2d51e958825184a2401e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1:0] (in _ITC_SPR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa51915df0e2d51e958825184a2401e73">More...</a><br /></td></tr>
<tr class="separator:gaa51915df0e2d51e958825184a2401e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb453ea7804b9ae6a6e5ef376606937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaedb453ea7804b9ae6a6e5ef376606937">_ITC_VECT10SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaedb453ea7804b9ae6a6e5ef376606937"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [0] (in _ITC_SPR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaedb453ea7804b9ae6a6e5ef376606937">More...</a><br /></td></tr>
<tr class="separator:gaedb453ea7804b9ae6a6e5ef376606937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b0e161e4f066f07fab5add18927a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga98b0e161e4f066f07fab5add18927a97">_ITC_VECT10SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga98b0e161e4f066f07fab5add18927a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1] (in _ITC_SPR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga98b0e161e4f066f07fab5add18927a97">More...</a><br /></td></tr>
<tr class="separator:ga98b0e161e4f066f07fab5add18927a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b94bfda28ea2d9e762b9bda3f799cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga08b94bfda28ea2d9e762b9bda3f799cd">_ITC_VECT11SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga08b94bfda28ea2d9e762b9bda3f799cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1:0] (in _ITC_SPR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga08b94bfda28ea2d9e762b9bda3f799cd">More...</a><br /></td></tr>
<tr class="separator:ga08b94bfda28ea2d9e762b9bda3f799cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02fadab7de5e9fcec623d8f31909c3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga02fadab7de5e9fcec623d8f31909c3c4">_ITC_VECT11SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga02fadab7de5e9fcec623d8f31909c3c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [0] (in _ITC_SPR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga02fadab7de5e9fcec623d8f31909c3c4">More...</a><br /></td></tr>
<tr class="separator:ga02fadab7de5e9fcec623d8f31909c3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf625dae85c76f325b2d2452f279939d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf625dae85c76f325b2d2452f279939d">_ITC_VECT11SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaaf625dae85c76f325b2d2452f279939d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1] (in _ITC_SPR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaaf625dae85c76f325b2d2452f279939d">More...</a><br /></td></tr>
<tr class="separator:gaaf625dae85c76f325b2d2452f279939d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57f56bddc857e9d4288aa030ae0c573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaa57f56bddc857e9d4288aa030ae0c573">_ITC_VECT12SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa57f56bddc857e9d4288aa030ae0c573"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1:0] (in _ITC_SPR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaa57f56bddc857e9d4288aa030ae0c573">More...</a><br /></td></tr>
<tr class="separator:gaa57f56bddc857e9d4288aa030ae0c573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae389a1bf07b186b625482e321b5d8b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae389a1bf07b186b625482e321b5d8b09">_ITC_VECT12SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae389a1bf07b186b625482e321b5d8b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [0] (in _ITC_SPR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae389a1bf07b186b625482e321b5d8b09">More...</a><br /></td></tr>
<tr class="separator:gae389a1bf07b186b625482e321b5d8b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1388aaadd3a01aae93d2a28d980ce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae1388aaadd3a01aae93d2a28d980ce1c">_ITC_VECT12SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae1388aaadd3a01aae93d2a28d980ce1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1] (in _ITC_SPR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae1388aaadd3a01aae93d2a28d980ce1c">More...</a><br /></td></tr>
<tr class="separator:gae1388aaadd3a01aae93d2a28d980ce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b4b2fcb8e1844b37e52489980f5ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga86b4b2fcb8e1844b37e52489980f5ad3">_ITC_VECT13SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga86b4b2fcb8e1844b37e52489980f5ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1:0] (in _ITC_SPR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga86b4b2fcb8e1844b37e52489980f5ad3">More...</a><br /></td></tr>
<tr class="separator:ga86b4b2fcb8e1844b37e52489980f5ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94af0f2fcaf29d1cad079c3fc6c585dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga94af0f2fcaf29d1cad079c3fc6c585dc">_ITC_VECT13SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga94af0f2fcaf29d1cad079c3fc6c585dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [0] (in _ITC_SPR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga94af0f2fcaf29d1cad079c3fc6c585dc">More...</a><br /></td></tr>
<tr class="separator:ga94af0f2fcaf29d1cad079c3fc6c585dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b4ea8d80b196c06315241da9be1738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3b4ea8d80b196c06315241da9be1738">_ITC_VECT13SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf3b4ea8d80b196c06315241da9be1738"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1] (in _ITC_SPR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf3b4ea8d80b196c06315241da9be1738">More...</a><br /></td></tr>
<tr class="separator:gaf3b4ea8d80b196c06315241da9be1738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45eeb5a221ec0432417e65eccb5e000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf45eeb5a221ec0432417e65eccb5e000">_ITC_VECT14SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf45eeb5a221ec0432417e65eccb5e000"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1:0] (in _ITC_SPR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf45eeb5a221ec0432417e65eccb5e000">More...</a><br /></td></tr>
<tr class="separator:gaf45eeb5a221ec0432417e65eccb5e000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6b80240a8b591d32fcbbc059707287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gace6b80240a8b591d32fcbbc059707287">_ITC_VECT14SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gace6b80240a8b591d32fcbbc059707287"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [0] (in _ITC_SPR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gace6b80240a8b591d32fcbbc059707287">More...</a><br /></td></tr>
<tr class="separator:gace6b80240a8b591d32fcbbc059707287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a858d5f1bd35703e9ccd7c67a65f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga16a858d5f1bd35703e9ccd7c67a65f9d">_ITC_VECT14SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga16a858d5f1bd35703e9ccd7c67a65f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1] (in _ITC_SPR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga16a858d5f1bd35703e9ccd7c67a65f9d">More...</a><br /></td></tr>
<tr class="separator:ga16a858d5f1bd35703e9ccd7c67a65f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92cf9de0eb050b291a5aa4f186b8ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab92cf9de0eb050b291a5aa4f186b8ef1">_ITC_VECT15SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab92cf9de0eb050b291a5aa4f186b8ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1:0] (in _ITC_SPR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab92cf9de0eb050b291a5aa4f186b8ef1">More...</a><br /></td></tr>
<tr class="separator:gab92cf9de0eb050b291a5aa4f186b8ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e276351c7da71b52bdae618b996a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56e276351c7da71b52bdae618b996a6f">_ITC_VECT15SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga56e276351c7da71b52bdae618b996a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [0] (in _ITC_SPR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga56e276351c7da71b52bdae618b996a6f">More...</a><br /></td></tr>
<tr class="separator:ga56e276351c7da71b52bdae618b996a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628415f64793a85b1cc1e1c493b33b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga628415f64793a85b1cc1e1c493b33b9d">_ITC_VECT15SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga628415f64793a85b1cc1e1c493b33b9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1] (in _ITC_SPR4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga628415f64793a85b1cc1e1c493b33b9d">More...</a><br /></td></tr>
<tr class="separator:ga628415f64793a85b1cc1e1c493b33b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace20690cdb9e9885c104f6afc98081e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gace20690cdb9e9885c104f6afc98081e7">_ITC_VECT16SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gace20690cdb9e9885c104f6afc98081e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 16 [1:0] (in _ITC_SPR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gace20690cdb9e9885c104f6afc98081e7">More...</a><br /></td></tr>
<tr class="separator:gace20690cdb9e9885c104f6afc98081e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc1f935de0761400365316b94c8b229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0dc1f935de0761400365316b94c8b229">_ITC_VECT16SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0dc1f935de0761400365316b94c8b229"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 16 [0] (in _ITC_SPR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0dc1f935de0761400365316b94c8b229">More...</a><br /></td></tr>
<tr class="separator:ga0dc1f935de0761400365316b94c8b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b242ffb9485398cf2f72e143f90d3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b242ffb9485398cf2f72e143f90d3a8">_ITC_VECT16SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0b242ffb9485398cf2f72e143f90d3a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 16 [1] (in _ITC_SPR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga0b242ffb9485398cf2f72e143f90d3a8">More...</a><br /></td></tr>
<tr class="separator:ga0b242ffb9485398cf2f72e143f90d3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ca4136f64e5c9efb486cb2cead5580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga75ca4136f64e5c9efb486cb2cead5580">_ITC_VECT17SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga75ca4136f64e5c9efb486cb2cead5580"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 17 [1:0] (in _ITC_SPR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga75ca4136f64e5c9efb486cb2cead5580">More...</a><br /></td></tr>
<tr class="separator:ga75ca4136f64e5c9efb486cb2cead5580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3eceda164c002e589b9f5f0dc3cb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabc3eceda164c002e589b9f5f0dc3cb4d">_ITC_VECT17SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabc3eceda164c002e589b9f5f0dc3cb4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 17 [0] (in _ITC_SPR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabc3eceda164c002e589b9f5f0dc3cb4d">More...</a><br /></td></tr>
<tr class="separator:gabc3eceda164c002e589b9f5f0dc3cb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a73630672f3eac60afa65de168baa51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a73630672f3eac60afa65de168baa51">_ITC_VECT17SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3a73630672f3eac60afa65de168baa51"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 17 [1] (in _ITC_SPR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a73630672f3eac60afa65de168baa51">More...</a><br /></td></tr>
<tr class="separator:ga3a73630672f3eac60afa65de168baa51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a29abc4dced63b94d82feec1641e878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a29abc4dced63b94d82feec1641e878">_ITC_VECT18SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3a29abc4dced63b94d82feec1641e878"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 18 [1:0] (in _ITC_SPR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3a29abc4dced63b94d82feec1641e878">More...</a><br /></td></tr>
<tr class="separator:ga3a29abc4dced63b94d82feec1641e878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dbaa3ea544903666258f44669399c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga3dbaa3ea544903666258f44669399c46">_ITC_VECT18SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3dbaa3ea544903666258f44669399c46"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 18 [0] (in _ITC_SPR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga3dbaa3ea544903666258f44669399c46">More...</a><br /></td></tr>
<tr class="separator:ga3dbaa3ea544903666258f44669399c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ef9b8367f8176072d4835e1082b2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga93ef9b8367f8176072d4835e1082b2e7">_ITC_VECT18SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga93ef9b8367f8176072d4835e1082b2e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 18 [1] (in _ITC_SPR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga93ef9b8367f8176072d4835e1082b2e7">More...</a><br /></td></tr>
<tr class="separator:ga93ef9b8367f8176072d4835e1082b2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565b6ad012b443718f3486781e98fb9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga565b6ad012b443718f3486781e98fb9b">_ITC_VECT19SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga565b6ad012b443718f3486781e98fb9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1:0] (in _ITC_SPR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga565b6ad012b443718f3486781e98fb9b">More...</a><br /></td></tr>
<tr class="separator:ga565b6ad012b443718f3486781e98fb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a587fdab046f9e5f22ef38a0f5ac3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga85a587fdab046f9e5f22ef38a0f5ac3d">_ITC_VECT19SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga85a587fdab046f9e5f22ef38a0f5ac3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [0] (in _ITC_SPR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga85a587fdab046f9e5f22ef38a0f5ac3d">More...</a><br /></td></tr>
<tr class="separator:ga85a587fdab046f9e5f22ef38a0f5ac3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc1334402d2a009a1ea058aa617d903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dc1334402d2a009a1ea058aa617d903">_ITC_VECT19SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7dc1334402d2a009a1ea058aa617d903"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1] (in _ITC_SPR5)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga7dc1334402d2a009a1ea058aa617d903">More...</a><br /></td></tr>
<tr class="separator:ga7dc1334402d2a009a1ea058aa617d903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9da736d510318f2c75cd73fc1a0e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c9da736d510318f2c75cd73fc1a0e5a">_ITC_VECT20SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8c9da736d510318f2c75cd73fc1a0e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1:0] (in _ITC_SPR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8c9da736d510318f2c75cd73fc1a0e5a">More...</a><br /></td></tr>
<tr class="separator:ga8c9da736d510318f2c75cd73fc1a0e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af497078d404a8c84911184a5da3dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5af497078d404a8c84911184a5da3dbf">_ITC_VECT20SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5af497078d404a8c84911184a5da3dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [0] (in _ITC_SPR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5af497078d404a8c84911184a5da3dbf">More...</a><br /></td></tr>
<tr class="separator:ga5af497078d404a8c84911184a5da3dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb88094a3ebbfb623b1f2b98607fc5c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gadb88094a3ebbfb623b1f2b98607fc5c9">_ITC_VECT20SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadb88094a3ebbfb623b1f2b98607fc5c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1] (in _ITC_SPR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gadb88094a3ebbfb623b1f2b98607fc5c9">More...</a><br /></td></tr>
<tr class="separator:gadb88094a3ebbfb623b1f2b98607fc5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d67b7b645c4c9979a8305e270460917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d67b7b645c4c9979a8305e270460917">_ITC_VECT21SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1d67b7b645c4c9979a8305e270460917"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1:0] (in _ITC_SPR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1d67b7b645c4c9979a8305e270460917">More...</a><br /></td></tr>
<tr class="separator:ga1d67b7b645c4c9979a8305e270460917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd3a55a309ff73fa80efe0dc2aedae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4bd3a55a309ff73fa80efe0dc2aedae7">_ITC_VECT21SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4bd3a55a309ff73fa80efe0dc2aedae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [0] (in _ITC_SPR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4bd3a55a309ff73fa80efe0dc2aedae7">More...</a><br /></td></tr>
<tr class="separator:ga4bd3a55a309ff73fa80efe0dc2aedae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c523ff340e23d85fb83e1f824ecb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gab1c523ff340e23d85fb83e1f824ecb0d">_ITC_VECT21SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab1c523ff340e23d85fb83e1f824ecb0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1] (in _ITC_SPR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gab1c523ff340e23d85fb83e1f824ecb0d">More...</a><br /></td></tr>
<tr class="separator:gab1c523ff340e23d85fb83e1f824ecb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8b93ed2bb2ec0d77c57eb052d7604c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e8b93ed2bb2ec0d77c57eb052d7604c">_ITC_VECT22SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4e8b93ed2bb2ec0d77c57eb052d7604c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1:0] (in _ITC_SPR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga4e8b93ed2bb2ec0d77c57eb052d7604c">More...</a><br /></td></tr>
<tr class="separator:ga4e8b93ed2bb2ec0d77c57eb052d7604c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad422661da3f0c4c27ebd1ce98f2caef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaad422661da3f0c4c27ebd1ce98f2caef">_ITC_VECT22SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaad422661da3f0c4c27ebd1ce98f2caef"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [0] (in _ITC_SPR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaad422661da3f0c4c27ebd1ce98f2caef">More...</a><br /></td></tr>
<tr class="separator:gaad422661da3f0c4c27ebd1ce98f2caef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec72fa81395ffc372b5dd675b02467e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gabec72fa81395ffc372b5dd675b02467e">_ITC_VECT22SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabec72fa81395ffc372b5dd675b02467e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1] (in _ITC_SPR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gabec72fa81395ffc372b5dd675b02467e">More...</a><br /></td></tr>
<tr class="separator:gabec72fa81395ffc372b5dd675b02467e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b60f5eeb220c848dcae6c95ffd4411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga79b60f5eeb220c848dcae6c95ffd4411">_ITC_VECT23SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga79b60f5eeb220c848dcae6c95ffd4411"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 23 [1:0] (in _ITC_SPR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga79b60f5eeb220c848dcae6c95ffd4411">More...</a><br /></td></tr>
<tr class="separator:ga79b60f5eeb220c848dcae6c95ffd4411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56490cf9b959d9671cb09e240cec70a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga56490cf9b959d9671cb09e240cec70a6">_ITC_VECT23SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga56490cf9b959d9671cb09e240cec70a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 23 [0] (in _ITC_SPR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga56490cf9b959d9671cb09e240cec70a6">More...</a><br /></td></tr>
<tr class="separator:ga56490cf9b959d9671cb09e240cec70a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5845236dcedc3b75118ea9d52b76a99f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5845236dcedc3b75118ea9d52b76a99f">_ITC_VECT23SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5845236dcedc3b75118ea9d52b76a99f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 23 [1] (in _ITC_SPR6)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5845236dcedc3b75118ea9d52b76a99f">More...</a><br /></td></tr>
<tr class="separator:ga5845236dcedc3b75118ea9d52b76a99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1131a55a8f73d3498eecee1fb862ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gad1131a55a8f73d3498eecee1fb862ba5">_ITC_VECT24SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad1131a55a8f73d3498eecee1fb862ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 24 [1:0] (in _ITC_SPR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gad1131a55a8f73d3498eecee1fb862ba5">More...</a><br /></td></tr>
<tr class="separator:gad1131a55a8f73d3498eecee1fb862ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cfa8633512ff8bd263a81a14c9db00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cfa8633512ff8bd263a81a14c9db00f">_ITC_VECT24SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5cfa8633512ff8bd263a81a14c9db00f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 24 [0] (in _ITC_SPR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5cfa8633512ff8bd263a81a14c9db00f">More...</a><br /></td></tr>
<tr class="separator:ga5cfa8633512ff8bd263a81a14c9db00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec80ad21767b9dd9dc33c5e4567d39e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaec80ad21767b9dd9dc33c5e4567d39e9">_ITC_VECT24SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaec80ad21767b9dd9dc33c5e4567d39e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 24 [1] (in _ITC_SPR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaec80ad21767b9dd9dc33c5e4567d39e9">More...</a><br /></td></tr>
<tr class="separator:gaec80ad21767b9dd9dc33c5e4567d39e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6921fbcc08513a86e88a4f728f70bc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga6921fbcc08513a86e88a4f728f70bc79">_ITC_VECT25SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6921fbcc08513a86e88a4f728f70bc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1:0] (in _ITC_SPR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga6921fbcc08513a86e88a4f728f70bc79">More...</a><br /></td></tr>
<tr class="separator:ga6921fbcc08513a86e88a4f728f70bc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1711d38fc49c6c7263d14f04bbb7a060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1711d38fc49c6c7263d14f04bbb7a060">_ITC_VECT25SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1711d38fc49c6c7263d14f04bbb7a060"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [0] (in _ITC_SPR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1711d38fc49c6c7263d14f04bbb7a060">More...</a><br /></td></tr>
<tr class="separator:ga1711d38fc49c6c7263d14f04bbb7a060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b00e34f06e206e460f0dcf29e5aa2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga8b00e34f06e206e460f0dcf29e5aa2ca">_ITC_VECT25SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8b00e34f06e206e460f0dcf29e5aa2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1] (in _ITC_SPR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga8b00e34f06e206e460f0dcf29e5aa2ca">More...</a><br /></td></tr>
<tr class="separator:ga8b00e34f06e206e460f0dcf29e5aa2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5789d0ceb1750bc199247fd2fc798bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5789d0ceb1750bc199247fd2fc798bd4">_ITC_VECT26SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5789d0ceb1750bc199247fd2fc798bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1:0] (in _ITC_SPR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5789d0ceb1750bc199247fd2fc798bd4">More...</a><br /></td></tr>
<tr class="separator:ga5789d0ceb1750bc199247fd2fc798bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d98115b8cc679190a9eba3e32ce72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gae0d98115b8cc679190a9eba3e32ce72d">_ITC_VECT26SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae0d98115b8cc679190a9eba3e32ce72d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [0] (in _ITC_SPR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gae0d98115b8cc679190a9eba3e32ce72d">More...</a><br /></td></tr>
<tr class="separator:gae0d98115b8cc679190a9eba3e32ce72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c7e2e8bf1c452f18606a3088ebcc93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga40c7e2e8bf1c452f18606a3088ebcc93">_ITC_VECT26SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga40c7e2e8bf1c452f18606a3088ebcc93"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1] (in _ITC_SPR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga40c7e2e8bf1c452f18606a3088ebcc93">More...</a><br /></td></tr>
<tr class="separator:ga40c7e2e8bf1c452f18606a3088ebcc93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b4f882899adfb351a0068225b511f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga21b4f882899adfb351a0068225b511f6">_ITC_VECT27SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga21b4f882899adfb351a0068225b511f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1:0] (in _ITC_SPR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga21b4f882899adfb351a0068225b511f6">More...</a><br /></td></tr>
<tr class="separator:ga21b4f882899adfb351a0068225b511f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ef401805f32d216125269ae32022c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga52ef401805f32d216125269ae32022c7">_ITC_VECT27SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga52ef401805f32d216125269ae32022c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [0] (in _ITC_SPR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga52ef401805f32d216125269ae32022c7">More...</a><br /></td></tr>
<tr class="separator:ga52ef401805f32d216125269ae32022c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf703a1c3b14a0744eba2e4c3098e970d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#gaf703a1c3b14a0744eba2e4c3098e970d">_ITC_VECT27SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf703a1c3b14a0744eba2e4c3098e970d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1] (in _ITC_SPR7)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#gaf703a1c3b14a0744eba2e4c3098e970d">More...</a><br /></td></tr>
<tr class="separator:gaf703a1c3b14a0744eba2e4c3098e970d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090e09af0c01b327ff876ea5d926d4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga090e09af0c01b327ff876ea5d926d4e0">_ITC_VECT28SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga090e09af0c01b327ff876ea5d926d4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1:0] (in _ITC_SPR8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga090e09af0c01b327ff876ea5d926d4e0">More...</a><br /></td></tr>
<tr class="separator:ga090e09af0c01b327ff876ea5d926d4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450e8fed1918c7958275ba8d35ed267d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga450e8fed1918c7958275ba8d35ed267d">_ITC_VECT28SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga450e8fed1918c7958275ba8d35ed267d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [0] (in _ITC_SPR8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga450e8fed1918c7958275ba8d35ed267d">More...</a><br /></td></tr>
<tr class="separator:ga450e8fed1918c7958275ba8d35ed267d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e93d43b2647bde77745922794952b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga19e93d43b2647bde77745922794952b0">_ITC_VECT28SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga19e93d43b2647bde77745922794952b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1] (in _ITC_SPR8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga19e93d43b2647bde77745922794952b0">More...</a><br /></td></tr>
<tr class="separator:ga19e93d43b2647bde77745922794952b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa8c0fe60eda7bb1345a666c46dbb11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga1aa8c0fe60eda7bb1345a666c46dbb11">_ITC_VECT29SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1aa8c0fe60eda7bb1345a666c46dbb11"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1:0] (in _ITC_SPR8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga1aa8c0fe60eda7bb1345a666c46dbb11">More...</a><br /></td></tr>
<tr class="separator:ga1aa8c0fe60eda7bb1345a666c46dbb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd56a0460e5787d201b67747a561a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dd56a0460e5787d201b67747a561a18">_ITC_VECT29SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9dd56a0460e5787d201b67747a561a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [0] (in _ITC_SPR8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga9dd56a0460e5787d201b67747a561a18">More...</a><br /></td></tr>
<tr class="separator:ga9dd56a0460e5787d201b67747a561a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1a5cf512f9089ef80dca778d022f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#ga5b1a5cf512f9089ef80dca778d022f22">_ITC_VECT29SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5b1a5cf512f9089ef80dca778d022f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1] (in _ITC_SPR8)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#ga5b1a5cf512f9089ef80dca778d022f22">More...</a><br /></td></tr>
<tr class="separator:ga5b1a5cf512f9089ef80dca778d022f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
