Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.1 (lin64) Build 248050 Wed Mar 27 17:11:51 MDT 2013
| Date         : Wed Jun 26 18:05:28 2013
| Host         : centipede.ddns.uark.edu running 64-bit Red Hat Enterprise Linux Client release 5.2 (Tikanga)
| Command      : report_timing_summary -label_reused -file fpgaTop_timing_summary_routed.rpt -pb fpgaTop_timing_summary_routed.pb
| Design       : fpgaTop
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.09 2013-03-09
----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 2 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 20 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.128        0.000                      0                30371        0.058        0.000                      0                30371        3.232        0.000                       0                 16947  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
GMII_GTX_CLK  {0.000 4.000}        8.000           125.000         
GMII_RX_CLK   {0.000 4.000}        8.000           125.000         
sys0_clkp     {0.000 4.000}        8.000           125.000         
sys1_clkp     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GMII_RX_CLK         1.235        0.000                      0                  340        0.120        0.000                      0                  340        3.232        0.000                       0                   143  
sys0_clkp           1.128        0.000                      0                28582        0.058        0.000                      0                28582        3.232        0.000                       0                 16236  
sys1_clkp           3.679        0.000                      0                 1229        0.065        0.000                      0                 1229        3.232        0.000                       0                   568  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys1_clkp     GMII_RX_CLK         4.813        0.000                      0                    5        0.246        0.000                      0                    5  
sys1_clkp     sys0_clkp           4.797        0.000                      0                   48        0.262        0.000                      0                   48  
GMII_RX_CLK   sys1_clkp           4.746        0.000                      0                   14        0.447        0.000                      0                   14  
sys0_clkp     sys1_clkp           5.323        0.000                      0                   49        0.231        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Path Group Table
| ----------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  GMII_RX_CLK        GMII_RX_CLK              4.448        0.000                      0                   19        1.709        0.000                      0                   19  
**async_default**  sys1_clkp          GMII_RX_CLK              2.891        0.000                      0                    4        1.231        0.000                      0                    4  
**async_default**  sys0_clkp          sys0_clkp                6.982        0.000                      0                    2        0.411        0.000                      0                    2  
**async_default**  sys1_clkp          sys0_clkp                3.776        0.000                      0                   59        0.524        0.000                      0                   59  
**async_default**  GMII_RX_CLK        sys1_clkp                4.224        0.000                      0                   29        0.773        0.000                      0                   29  
**async_default**  sys0_clkp          sys1_clkp                2.176        0.000                      0                    1        2.562        0.000                      0                    1  
**async_default**  sys1_clkp          sys1_clkp                4.870        0.000                      0                   80        0.896        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 gmii_rx_er
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxER_reg/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        4.131ns  (logic 1.240ns (30.010%)  route 2.891ns (69.990%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 10.932 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  gmii_rx_er
                         net (fo=0)                   0.000     5.500    gmii_rx_er
    (N)V26                                                            r  gmii_rx_er_IBUF_inst/I
    (N)V26               IBUF (Prop_ibuf_I_O)         1.240     6.740 r  gmii_rx_er_IBUF_inst/O
                         net (fo=1, routed)           2.891     9.631    ftop/gmac/gmac/gmii_rx_rx_er_i
    (N)SLICE_X13Y131                                                  r  ftop/gmac/gmac/rxRS_rxER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.138    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.713 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.357    10.070    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289    10.359 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.573    10.932    ftop/gmac/gmac/n_4126_rxClk_BUFR
    SLICE_X13Y131                                                     r  ftop/gmac/gmac/rxRS_rxER_reg/C
                         clock pessimism              0.000    10.932    
                         clock uncertainty           -0.035    10.897    
    (N)SLICE_X13Y131     FDRE (Setup_fdre_C_D)       -0.031    10.866    ftop/gmac/gmac/rxRS_rxER_reg
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  1.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ftop/gmac/gmac/rxRS_crc/rRemainder_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_crc/rRemainder_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        0.218ns  (logic 0.128ns (58.762%)  route 0.090ns (41.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.297     1.509    ftop/gmac/gmac/rxRS_crc/I3
    SLICE_X15Y127                                                     r  ftop/gmac/gmac/rxRS_crc/rRemainder_reg[17]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X15Y127     FDSE (Prop_fdse_C_Q)         0.100     1.609 r  ftop/gmac/gmac/rxRS_crc/rRemainder_reg[17]/Q
                         net (fo=2, routed)           0.090     1.699    ftop/gmac/gmac/rxRS_crc/n_4126_rRemainder_reg[17]
    (N)SLICE_X14Y127                                                  r  ftop/gmac/gmac/rxRS_crc/rRemainder_reg[25]_i_1/I4
    (N)SLICE_X14Y127     LUT6 (Prop_lut6_I4_O)        0.028     1.727 r  ftop/gmac/gmac/rxRS_crc/rRemainder_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.727    ftop/gmac/gmac/rxRS_crc/rRemainder$D_IN[25]
    (N)SLICE_X14Y127                                                  r  ftop/gmac/gmac/rxRS_crc/rRemainder_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.334     1.816    ftop/gmac/gmac/rxRS_crc/I3
    SLICE_X14Y127                                                     r  ftop/gmac/gmac/rxRS_crc/rRemainder_reg[25]/C
                         clock pessimism             -0.296     1.520    
    (N)SLICE_X14Y127     FDSE (Hold_fdse_C_D)         0.087     1.607    ftop/gmac/gmac/rxRS_crc/rRemainder_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform:           { 0 4 }
Period:             8.000
Sources:            { gmii_rx_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFR/I      n/a            1.851     8.000   6.149  BUFR_X0Y9      ftop/gmac/gmac/rxClk_BUFR/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     4.000   3.232  SLICE_X14Y134  ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768     4.000   3.232  SLICE_X14Y134  ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys0_clkp
  To Clock:  sys0_clkp

Setup :            0  Failing Endpoints,  Worst Slack        1.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 ftop/rstndb/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/cycleCount_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys0_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        6.117ns  (logic 0.272ns (4.447%)  route 5.845ns (95.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 12.264 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clock_buf/O
                         net (fo=1, routed)           2.299     3.205    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sys0_bufg/O
                         net (fo=16236, routed)       1.528     4.826    ftop/rstndb/sys0_clk
    SLICE_X3Y103                                                      r  ftop/rstndb/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X3Y103      FDCE (Prop_fdce_C_Q)         0.223     5.049 f  ftop/rstndb/reset_hold_reg[15]/Q
                         net (fo=255, routed)         2.499     7.548    ftop/rstndb/rstndb_OUT_RST
    (N)SLICE_X36Y159                                                  f  ftop/rstndb/fsCnt_reg[0]_i_1/I0
    (N)SLICE_X36Y159     LUT1 (Prop_lut1_I0_O)        0.049     7.597 r  ftop/rstndb/fsCnt_reg[0]_i_1/O
                         net (fo=1763, routed)        3.346    10.943    ftop/n_4128_rstndb
    (N)SLICE_X7Y248                                                   r  ftop/cycleCount_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  sys0_clkp
                         net (fo=0)                   0.000     8.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clock_buf/O
                         net (fo=1, routed)           2.173    10.976    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  sys0_bufg/O
                         net (fo=16236, routed)       1.205    12.264    ftop/sys0_clk
    SLICE_X7Y248                                                      r  ftop/cycleCount_reg[19]/C
                         clock pessimism              0.238    12.503    
                         clock uncertainty           -0.035    12.467    
    (N)SLICE_X7Y248      FDRE (Setup_fdre_C_R)       -0.397    12.070    ftop/cycleCount_reg[19]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                  1.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ftop/fau2DM1/datagramIngressF/data0_reg_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/fau2DM1/bram_memory/RAM_reg_3/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys0_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        0.258ns  (logic 0.100ns (38.754%)  route 0.158ns (61.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clock_buf/O
                         net (fo=1, routed)           1.083     1.471    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sys0_bufg/O
                         net (fo=16236, routed)       0.595     2.092    ftop/fau2DM1/datagramIngressF/sys0_clk
    SLICE_X51Y109                                                     r  ftop/fau2DM1/datagramIngressF/data0_reg_reg[123]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X51Y109     FDRE (Prop_fdre_C_Q)         0.100     2.192 r  ftop/fau2DM1/datagramIngressF/data0_reg_reg[123]/Q
                         net (fo=2, routed)           0.158     2.350    ftop/fau2DM1/bram_memory/DIA[123]
    (N)RAMB36_X2Y21                                                   r  ftop/fau2DM1/bram_memory/RAM_reg_3/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clock_buf/O
                         net (fo=1, routed)           1.154     1.624    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sys0_bufg/O
                         net (fo=16236, routed)       0.845     2.498    ftop/fau2DM1/bram_memory/sys0_clk
    RAMB36_X2Y21                                                      r  ftop/fau2DM1/bram_memory/RAM_reg_3/CLKBWRCLK
                         clock pessimism             -0.361     2.137    
    (N)RAMB36_X2Y21      RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.155     2.292    ftop/fau2DM1/bram_memory/RAM_reg_3
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys0_clkp
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sys0_clkp }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     8.000   5.905  RAMB36_X2Y27   ftop/fau1DM1/bram_memory/RAM_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     4.000   3.232  SLICE_X66Y129  ftop/fau1DM1/bram_serverAdapterB_outDataCore/arr_reg_0_1_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     4.000   3.232  SLICE_X38Y170  ftop/fdu1DM1/bram_serverAdapterB_outDataCore/arr_reg_0_1_72_77/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys1_clkp
  To Clock:  sys1_clkp

Setup :            0  Failing Endpoints,  Worst Slack        3.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 ftop/gmac/gmac/txRS_emitFCS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/txRS_txF/dDoutReg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys1_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        4.083ns  (logic 0.498ns (12.196%)  route 3.585ns (87.804%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 11.767 - 8.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    1.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.355     4.922    ftop/gmac/gmac/sys1_clk_O
    SLICE_X5Y159                                                      r  ftop/gmac/gmac/txRS_emitFCS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X5Y159      FDRE (Prop_fdre_C_Q)         0.223     5.145 f  ftop/gmac/gmac/txRS_emitFCS_reg[0]/Q
                         net (fo=40, routed)          1.425     6.571    ftop/gmac/gmac/txRS_txOperateS/I5[0]
    (N)SLICE_X2Y152                                                   f  ftop/gmac/gmac/txRS_txOperateS/txRS_doPad_reg_i_3/I1
    (N)SLICE_X2Y152      LUT4 (Prop_lut4_I1_O)        0.051     6.622 f  ftop/gmac/gmac/txRS_txOperateS/txRS_doPad_reg_i_3/O
                         net (fo=4, routed)           0.375     6.997    ftop/gmac/gmac/txRS_txF/I6
    (N)SLICE_X5Y157                                                   f  ftop/gmac/gmac/txRS_txF/txRS_doPad_reg_i_1/I0
    (N)SLICE_X5Y157      LUT6 (Prop_lut6_I0_O)        0.138     7.135 r  ftop/gmac/gmac/txRS_txF/txRS_doPad_reg_i_1/O
                         net (fo=7, routed)           0.486     7.621    ftop/gmac/gmac/txRS_txF/WILL_FIRE_RL_txRS_egress_EOF
    (N)SLICE_X4Y157                                                   r  ftop/gmac/gmac/txRS_txF/dDoutReg_reg[9]_i_3/I0
    (N)SLICE_X4Y157      LUT6 (Prop_lut6_I0_O)        0.043     7.664 r  ftop/gmac/gmac/txRS_txF/dDoutReg_reg[9]_i_3/O
                         net (fo=2, routed)           0.584     8.248    ftop/gmac/gmac/txRS_txF/n_4126_dDoutReg_reg[9]_i_3
    (N)SLICE_X5Y149                                                   r  ftop/gmac/gmac/txRS_txF/dDoutReg_reg[9]_i_1__0/I1
    (N)SLICE_X5Y149      LUT3 (Prop_lut3_I1_O)        0.043     8.291 r  ftop/gmac/gmac/txRS_txF/dDoutReg_reg[9]_i_1__0/O
                         net (fo=22, routed)          0.715     9.006    ftop/gmac/gmac/txRS_txF/n_4126_dDoutReg_reg[9]_i_1__0
    (N)SLICE_X6Y157                                                   r  ftop/gmac/gmac/txRS_txF/dDoutReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.044    10.462    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.545 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.222    11.767    ftop/gmac/gmac/txRS_txF/sys1_clk_O
    SLICE_X6Y157                                                      r  ftop/gmac/gmac/txRS_txF/dDoutReg_reg[6]/C
                         clock pessimism              1.131    12.898    
                         clock uncertainty           -0.035    12.863    
    (N)SLICE_X6Y157      FDCE (Setup_fdce_C_CE)      -0.178    12.685    ftop/gmac/gmac/txRS_txF/dDoutReg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  3.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ftop/gmac/rxfun_outF/data0_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/rxF/fifoMem_reg_0_7_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys1_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        0.208ns  (logic 0.100ns (48.020%)  route 0.108ns (51.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.673     1.681    ftop/gmac/rxfun_outF/sys1_clk_O
    SLICE_X4Y137                                                      r  ftop/gmac/rxfun_outF/data0_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X4Y137      FDRE (Prop_fdre_C_Q)         0.100     1.781 r  ftop/gmac/rxfun_outF/data0_reg_reg[24]/Q
                         net (fo=2, routed)           0.108     1.889    ftop/gmac/rxF/fifoMem_reg_0_7_24_29/DIA0
    (N)SLICE_X6Y136                                                   r  ftop/gmac/rxF/fifoMem_reg_0_7_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.892     2.235    ftop/gmac/rxF/fifoMem_reg_0_7_24_29/WCLK
    SLICE_X6Y136                                                      r  ftop/gmac/rxF/fifoMem_reg_0_7_24_29/RAMA/CLK
                         clock pessimism             -0.542     1.693    
    (N)SLICE_X6Y136      RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.824    ftop/gmac/rxF/fifoMem_reg_0_7_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys1_clkp
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sys1_clkp }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.408     8.000   6.591  BUFGCTRL_X0Y16  ftop/sys1_clk/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     4.000   3.232  SLICE_X6Y156    ftop/gmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     4.000   3.232  SLICE_X6Y156    ftop/gmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys1_clkp
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 ftop/gmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        0.978ns  (logic 0.236ns (24.142%)  route 0.742ns (75.858%))
  Logic Levels:           0  
  Clock Path Skew:        -2.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 10.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.467     5.034    ftop/gmac/gmac/rxRS_rxF/sys1_clk_O
    SLICE_X12Y135                                                     r  ftop/gmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X12Y135     FDCE (Prop_fdce_C_Q)         0.236     5.270 r  ftop/gmac/gmac/rxRS_rxF/dGDeqPtr_reg[1]/Q
                         net (fo=14, routed)          0.742     6.012    ftop/gmac/gmac/rxRS_rxF/Q[0]
    (N)SLICE_X14Y136                                                  r  ftop/gmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.138    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.713 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.357    10.070    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289    10.359 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.578    10.937    ftop/gmac/gmac/rxRS_rxF/I1
    SLICE_X14Y136                                                     r  ftop/gmac/gmac/rxRS_rxF/sSyncReg1_reg[0]/C
                         clock pessimism              0.000    10.937    
                         clock uncertainty           -0.035    10.902    
    (N)SLICE_X14Y136     FDCE (Setup_fdce_C_D)       -0.077    10.825    ftop/gmac/gmac/rxRS_rxF/sSyncReg1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  4.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ftop/gmac/gmac/txRS_txOperateS/sSyncReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        0.494ns  (logic 0.118ns (23.902%)  route 0.376ns (76.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.646     1.654    ftop/gmac/gmac/txRS_txOperateS/sys1_clk_O
    SLICE_X8Y147                                                      r  ftop/gmac/gmac/txRS_txOperateS/sSyncReg_reg/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y147      FDCE (Prop_fdce_C_Q)         0.118     1.772 r  ftop/gmac/gmac/txRS_txOperateS/sSyncReg_reg/Q
                         net (fo=2, routed)           0.376     2.148    ftop/gmac/gmac/rxRS_rxOperateS/I2
    (N)SLICE_X11Y145                                                  r  ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.344     1.826    ftop/gmac/gmac/rxRS_rxOperateS/CLK
    SLICE_X11Y145                                                     r  ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/C
                         clock pessimism              0.000     1.826    
                         clock uncertainty            0.035     1.862    
    (N)SLICE_X11Y145     FDCE (Hold_fdce_C_D)         0.040     1.902    ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  sys1_clkp
  To Clock:  sys0_clkp

Setup :            0  Failing Endpoints,  Worst Slack        4.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 ftop/gmac/rxF/fifoMem_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/rxF/dDoutReg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys0_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        2.510ns  (logic 0.696ns (27.733%)  route 1.814ns (72.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.525     5.092    ftop/gmac/rxF/fifoMem_reg_0_7_6_11/WCLK
    SLICE_X6Y137                                                      r  ftop/gmac/rxF/fifoMem_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X6Y137      RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     5.788 r  ftop/gmac/rxF/fifoMem_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           1.814     7.602    ftop/gmac/rxF/p_0_out__1[11]
    (N)SLICE_X5Y133                                                   r  ftop/gmac/rxF/dDoutReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  sys0_clkp
                         net (fo=0)                   0.000     8.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clock_buf/O
                         net (fo=1, routed)           2.173    10.976    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  sys0_bufg/O
                         net (fo=16236, routed)       1.384    12.443    ftop/gmac/rxF/sys0_clk
    SLICE_X5Y133                                                      r  ftop/gmac/rxF/dDoutReg_reg[11]/C
                         clock pessimism              0.000    12.443    
                         clock uncertainty           -0.035    12.408    
    (N)SLICE_X5Y133      FDCE (Setup_fdce_C_D)       -0.009    12.399    ftop/gmac/rxF/dDoutReg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  4.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ftop/gmac/rxF/fifoMem_reg_0_7_24_29/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/rxF/dDoutReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys0_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        1.163ns  (logic 0.296ns (25.445%)  route 0.867ns (74.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.672     1.680    ftop/gmac/rxF/fifoMem_reg_0_7_24_29/WCLK
    SLICE_X6Y136                                                      r  ftop/gmac/rxF/fifoMem_reg_0_7_24_29/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X6Y136      RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.976 r  ftop/gmac/rxF/fifoMem_reg_0_7_24_29/RAMC/O
                         net (fo=1, routed)           0.867     2.843    ftop/gmac/rxF/p_0_out__1[28]
    (N)SLICE_X7Y133                                                   r  ftop/gmac/rxF/dDoutReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clock_buf/O
                         net (fo=1, routed)           1.154     1.624    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sys0_bufg/O
                         net (fo=16236, routed)       0.888     2.542    ftop/gmac/rxF/sys0_clk
    SLICE_X7Y133                                                      r  ftop/gmac/rxF/dDoutReg_reg[28]/C
                         clock pessimism              0.000     2.542    
                         clock uncertainty            0.035     2.577    
    (N)SLICE_X7Y133      FDCE (Hold_fdce_C_D)         0.004     2.581    ftop/gmac/rxF/dDoutReg_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  sys1_clkp

Setup :            0  Failing Endpoints,  Worst Slack        4.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 ftop/gmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/dSyncReg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys1_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        3.784ns  (logic 0.223ns (5.894%)  route 3.561ns (94.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 11.879 - 8.000 ) 
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.251    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.917 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.436     2.353    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     2.667 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.637     3.304    ftop/gmac/gmac/rxRS_rxF/I1
    SLICE_X15Y136                                                     r  ftop/gmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X15Y136     FDCE (Prop_fdce_C_Q)         0.223     3.527 r  ftop/gmac/gmac/rxRS_rxF/sGEnqPtr_reg[2]/Q
                         net (fo=18, routed)          3.561     7.088    ftop/gmac/gmac/rxRS_rxF/n_4126_sGEnqPtr_reg[2]
    (N)SLICE_X13Y136                                                  r  ftop/gmac/gmac/rxRS_rxF/dSyncReg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.044    10.462    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.545 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.334    11.879    ftop/gmac/gmac/rxRS_rxF/sys1_clk_O
    SLICE_X13Y136                                                     r  ftop/gmac/gmac/rxRS_rxF/dSyncReg1_reg[1]/C
                         clock pessimism              0.000    11.879    
                         clock uncertainty           -0.035    11.844    
    (N)SLICE_X13Y136     FDCE (Setup_fdce_C_D)       -0.010    11.834    ftop/gmac/gmac/rxRS_rxF/dSyncReg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                  4.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys1_clkp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        2.616ns  (logic 0.569ns (21.754%)  route 2.047ns (78.246%))
  Logic Levels:           0  
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.138    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     1.713 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.357     2.070    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     2.359 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.577     2.936    ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/WCLK
    SLICE_X14Y135                                                     r  ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X14Y135     RAMD32 (Prop_ramd32_CLK_O)
                                                      0.569     3.505 r  ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMB/O
                         net (fo=1, routed)           2.047     5.552    ftop/gmac/gmac/rxRS_rxF/p_0_out[8]
    (N)SLICE_X15Y135                                                  r  ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.467     5.034    ftop/gmac/gmac/rxRS_rxF/sys1_clk_O
    SLICE_X15Y135                                                     r  ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[8]/C
                         clock pessimism              0.000     5.034    
                         clock uncertainty            0.035     5.069    
    (N)SLICE_X15Y135     FDCE (Hold_fdce_C_D)         0.035     5.104    ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.104    
                         arrival time                           5.552    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
From Clock:  sys0_clkp
  To Clock:  sys1_clkp

Setup :            0  Failing Endpoints,  Worst Slack        5.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 ftop/gmac/txF/sGEnqPtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/txF/dSyncReg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys1_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        1.759ns  (logic 0.259ns (14.722%)  route 1.500ns (85.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.711ns = ( 11.711 - 8.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clock_buf/O
                         net (fo=1, routed)           2.299     3.205    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sys0_bufg/O
                         net (fo=16236, routed)       1.296     4.594    ftop/gmac/txF/sys0_clk
    SLICE_X18Y160                                                     r  ftop/gmac/txF/sGEnqPtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X18Y160     FDCE (Prop_fdce_C_Q)         0.259     4.853 r  ftop/gmac/txF/sGEnqPtr_reg[4]/Q
                         net (fo=2, routed)           1.500     6.353    ftop/gmac/txF/n_4126_sGEnqPtr_reg[4]
    (N)SLICE_X10Y160                                                  r  ftop/gmac/txF/dSyncReg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.044    10.462    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.545 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.166    11.711    ftop/gmac/txF/sys1_clk_O
    SLICE_X10Y160                                                     r  ftop/gmac/txF/dSyncReg1_reg[3]/C
                         clock pessimism              0.000    11.711    
                         clock uncertainty           -0.035    11.676    
    (N)SLICE_X10Y160     FDCE (Setup_fdce_C_D)        0.000    11.676    ftop/gmac/txF/dSyncReg1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  5.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ftop/gmac/rxF/dGDeqPtr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/rxF/sSyncReg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys1_clkp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        1.050ns  (logic 0.178ns (16.952%)  route 0.872ns (83.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clock_buf/O
                         net (fo=1, routed)           2.173     2.976    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  sys0_bufg/O
                         net (fo=16236, routed)       1.388     4.447    ftop/gmac/rxF/sys0_clk
    SLICE_X1Y137                                                      r  ftop/gmac/rxF/dGDeqPtr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X1Y137      FDCE (Prop_fdce_C_Q)         0.178     4.625 r  ftop/gmac/rxF/dGDeqPtr_reg[4]/Q
                         net (fo=3, routed)           0.872     5.497    ftop/gmac/rxF/p_0_in[3]
    (N)SLICE_X2Y140                                                   r  ftop/gmac/rxF/sSyncReg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.528     5.095    ftop/gmac/rxF/sys1_clk_O
    SLICE_X2Y140                                                      r  ftop/gmac/rxF/sSyncReg1_reg[3]/C
                         clock pessimism              0.000     5.095    
                         clock uncertainty            0.035     5.130    
    (N)SLICE_X2Y140      FDCE (Hold_fdce_C_D)         0.136     5.266    ftop/gmac/rxF/sSyncReg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.266    
                         arrival time                           5.497    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/sGEnqPtr1_reg[0]/PRE
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        3.270ns  (logic 0.302ns (9.235%)  route 2.968ns (90.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 10.939 - 8.000 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.251    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.917 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.436     2.353    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     2.667 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.639     3.306    ftop/gmac/gmac/rxRS_rxRst/I1
    SLICE_X12Y139                                                     r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X12Y139     FDCE (Prop_fdce_C_Q)         0.259     3.565 r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=3, routed)           1.897     5.462    ftop/rxRS_rxRst_OUT_RST
    (N)SLICE_X12Y136                                                  r  ftop/dDoutReg_reg[9]_i_2__0/I0
    (N)SLICE_X12Y136     LUT1 (Prop_lut1_I0_O)        0.043     5.505 f  ftop/dDoutReg_reg[9]_i_2__0/O
                         net (fo=93, routed)          1.071     6.576    ftop/gmac/gmac/rxRS_rxF/I2
    (N)SLICE_X16Y136                                                  f  ftop/gmac/gmac/rxRS_rxF/sGEnqPtr1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.138    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.713 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.357    10.070    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289    10.359 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.580    10.939    ftop/gmac/gmac/rxRS_rxF/I1
    SLICE_X16Y136                                                     r  ftop/gmac/gmac/rxRS_rxF/sGEnqPtr1_reg[0]/C
                         clock pessimism              0.308    11.247    
                         clock uncertainty           -0.035    11.212    
    (N)SLICE_X16Y136     FDPE (Recov_fdpe_C_PRE)     -0.187    11.025    ftop/gmac/gmac/rxRS_rxF/sGEnqPtr1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.025    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  4.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.709ns  (arrival time - required time)
  Source:                 ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/sGEnqPtr_reg[0]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        1.697ns  (logic 0.146ns (8.604%)  route 1.551ns (91.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.306     1.518    ftop/gmac/gmac/rxRS_rxRst/I1
    SLICE_X12Y139                                                     r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X12Y139     FDCE (Prop_fdce_C_Q)         0.118     1.636 r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=3, routed)           1.032     2.668    ftop/rxRS_rxRst_OUT_RST
    (N)SLICE_X12Y136                                                  r  ftop/dDoutReg_reg[9]_i_2__0/I0
    (N)SLICE_X12Y136     LUT1 (Prop_lut1_I0_O)        0.028     2.696 f  ftop/dDoutReg_reg[9]_i_2__0/O
                         net (fo=93, routed)          0.519     3.215    ftop/gmac/gmac/rxRS_rxF/I2
    (N)SLICE_X16Y135                                                  f  ftop/gmac/gmac/rxRS_rxF/sGEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.344     1.826    ftop/gmac/gmac/rxRS_rxF/I1
    SLICE_X16Y135                                                     r  ftop/gmac/gmac/rxRS_rxF/sGEnqPtr_reg[0]/C
                         clock pessimism             -0.270     1.556    
    (N)SLICE_X16Y135     FDCE (Remov_fdce_C_CLR)     -0.050     1.506    ftop/gmac/gmac/rxRS_rxF/sGEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  1.709    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys1_clkp
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        3.001ns  (logic 0.302ns (10.064%)  route 2.699ns (89.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 10.938 - 8.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.290     4.857    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y180                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y180      FDCE (Prop_fdce_C_Q)         0.259     5.116 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=10, routed)          1.552     6.668    ftop/O1
    (N)SLICE_X6Y146                                                   r  ftop/dDoutReg_reg[9]_i_2/I0
    (N)SLICE_X6Y146      LUT1 (Prop_lut1_I0_O)        0.043     6.711 f  ftop/dDoutReg_reg[9]_i_2/O
                         net (fo=148, routed)         1.147     7.858    ftop/gmac/gmac/rxRS_rxRst/I2
    (N)SLICE_X12Y139                                                  f  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.138    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.713 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.357    10.070    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289    10.359 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.579    10.938    ftop/gmac/gmac/rxRS_rxRst/I1
    SLICE_X12Y139                                                     r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[0]/C
                         clock pessimism              0.000    10.938    
                         clock uncertainty           -0.035    10.903    
    (N)SLICE_X12Y139     FDCE (Recov_fdce_C_CLR)     -0.154    10.749    ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  2.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        1.430ns  (logic 0.146ns (10.208%)  route 1.284ns (89.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.585     1.593    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y180                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y180      FDCE (Prop_fdce_C_Q)         0.118     1.711 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=10, routed)          0.847     2.558    ftop/O1
    (N)SLICE_X6Y146                                                   r  ftop/dDoutReg_reg[9]_i_2/I0
    (N)SLICE_X6Y146      LUT1 (Prop_lut1_I0_O)        0.028     2.586 f  ftop/dDoutReg_reg[9]_i_2/O
                         net (fo=148, routed)         0.437     3.023    ftop/gmac/gmac/rxRS_rxOperateS/I1
    (N)SLICE_X11Y145                                                  f  ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.344     1.826    ftop/gmac/gmac/rxRS_rxOperateS/CLK
    SLICE_X11Y145                                                     r  ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/C
                         clock pessimism              0.000     1.826    
                         clock uncertainty            0.035     1.862    
    (N)SLICE_X11Y145     FDCE (Remov_fdce_C_CLR)     -0.069     1.793    ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  1.231    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys0_clkp
  To Clock:  sys0_clkp

Setup :            0  Failing Endpoints,  Worst Slack        6.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 ftop/idc_idcRst/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/idc_idcRst/rstSync/reset_hold_reg[0]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        0.747ns  (logic 0.266ns (35.632%)  route 0.481ns (64.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 12.445 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clock_buf/O
                         net (fo=1, routed)           2.299     3.205    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sys0_bufg/O
                         net (fo=16236, routed)       1.521     4.819    ftop/idc_idcRst/sys0_clk
    SLICE_X0Y135                                                      r  ftop/idc_idcRst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X0Y135      FDCE (Prop_fdce_C_Q)         0.223     5.042 r  ftop/idc_idcRst/rst_reg/Q
                         net (fo=1, routed)           0.270     5.311    ftop/idc_idcRst/rstSync/rst
    (N)SLICE_X0Y135                                                   r  ftop/idc_idcRst/rstSync/reset_hold_reg[1]_i_1/I0
    (N)SLICE_X0Y135      LUT1 (Prop_lut1_I0_O)        0.043     5.354 f  ftop/idc_idcRst/rstSync/reset_hold_reg[1]_i_1/O
                         net (fo=2, routed)           0.211     5.565    ftop/idc_idcRst/rstSync/n_4126_reset_hold_reg[1]_i_1
    (N)SLICE_X0Y134                                                   f  ftop/idc_idcRst/rstSync/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  sys0_clkp
                         net (fo=0)                   0.000     8.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clock_buf/O
                         net (fo=1, routed)           2.173    10.976    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  sys0_bufg/O
                         net (fo=16236, routed)       1.386    12.445    ftop/idc_idcRst/rstSync/sys0_clk
    SLICE_X0Y134                                                      r  ftop/idc_idcRst/rstSync/reset_hold_reg[0]/C
                         clock pessimism              0.349    12.795    
                         clock uncertainty           -0.035    12.759    
    (N)SLICE_X0Y134      FDCE (Recov_fdce_C_CLR)     -0.212    12.547    ftop/idc_idcRst/rstSync/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         12.547    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  6.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 ftop/idc_idcRst/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/idc_idcRst/rstSync/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        0.354ns  (logic 0.128ns (36.207%)  route 0.226ns (63.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clock_buf/O
                         net (fo=1, routed)           1.083     1.471    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sys0_bufg/O
                         net (fo=16236, routed)       0.672     2.169    ftop/idc_idcRst/sys0_clk
    SLICE_X0Y135                                                      r  ftop/idc_idcRst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X0Y135      FDCE (Prop_fdce_C_Q)         0.100     2.269 r  ftop/idc_idcRst/rst_reg/Q
                         net (fo=1, routed)           0.133     2.402    ftop/idc_idcRst/rstSync/rst
    (N)SLICE_X0Y135                                                   r  ftop/idc_idcRst/rstSync/reset_hold_reg[1]_i_1/I0
    (N)SLICE_X0Y135      LUT1 (Prop_lut1_I0_O)        0.028     2.430 f  ftop/idc_idcRst/rstSync/reset_hold_reg[1]_i_1/O
                         net (fo=2, routed)           0.093     2.523    ftop/idc_idcRst/rstSync/n_4126_reset_hold_reg[1]_i_1
    (N)SLICE_X0Y134                                                   f  ftop/idc_idcRst/rstSync/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clock_buf/O
                         net (fo=1, routed)           1.154     1.624    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sys0_bufg/O
                         net (fo=16236, routed)       0.890     2.544    ftop/idc_idcRst/rstSync/sys0_clk
    SLICE_X0Y134                                                      r  ftop/idc_idcRst/rstSync/reset_hold_reg[0]/C
                         clock pessimism             -0.362     2.181    
    (N)SLICE_X0Y134      FDCE (Remov_fdce_C_CLR)     -0.069     2.112    ftop/idc_idcRst/rstSync/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.411    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys1_clkp
  To Clock:  sys0_clkp

Setup :            0  Failing Endpoints,  Worst Slack        3.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/rxF/dDoutReg_reg[26]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        3.561ns  (logic 0.302ns (8.480%)  route 3.259ns (91.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 12.441 - 8.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.290     4.857    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y180                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y180      FDCE (Prop_fdce_C_Q)         0.259     5.116 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=10, routed)          1.552     6.668    ftop/O1
    (N)SLICE_X6Y146                                                   r  ftop/dDoutReg_reg[9]_i_2/I0
    (N)SLICE_X6Y146      LUT1 (Prop_lut1_I0_O)        0.043     6.711 f  ftop/dDoutReg_reg[9]_i_2/O
                         net (fo=148, routed)         1.707     8.418    ftop/gmac/rxF/I1
    (N)SLICE_X4Y131                                                   f  ftop/gmac/rxF/dDoutReg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  sys0_clkp
                         net (fo=0)                   0.000     8.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clock_buf/O
                         net (fo=1, routed)           2.173    10.976    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  sys0_bufg/O
                         net (fo=16236, routed)       1.382    12.441    ftop/gmac/rxF/sys0_clk
    SLICE_X4Y131                                                      r  ftop/gmac/rxF/dDoutReg_reg[26]/C
                         clock pessimism              0.000    12.441    
                         clock uncertainty           -0.035    12.406    
    (N)SLICE_X4Y131      FDCE (Recov_fdce_C_CLR)     -0.212    12.194    ftop/gmac/rxF/dDoutReg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  3.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/rxF/dEnqPtr_reg[3]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        1.464ns  (logic 0.146ns (9.970%)  route 1.318ns (90.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.585     1.593    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y180                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y180      FDCE (Prop_fdce_C_Q)         0.118     1.711 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=10, routed)          0.847     2.558    ftop/O1
    (N)SLICE_X6Y146                                                   r  ftop/dDoutReg_reg[9]_i_2/I0
    (N)SLICE_X6Y146      LUT1 (Prop_lut1_I0_O)        0.028     2.586 f  ftop/dDoutReg_reg[9]_i_2/O
                         net (fo=148, routed)         0.471     3.058    ftop/gmac/rxF/I1
    (N)SLICE_X2Y141                                                   f  ftop/gmac/rxF/dEnqPtr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clock_buf/O
                         net (fo=1, routed)           1.154     1.624    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sys0_bufg/O
                         net (fo=16236, routed)       0.895     2.549    ftop/gmac/rxF/sys0_clk
    SLICE_X2Y141                                                      r  ftop/gmac/rxF/dEnqPtr_reg[3]/C
                         clock pessimism              0.000     2.549    
                         clock uncertainty            0.035     2.584    
    (N)SLICE_X2Y141      FDCE (Remov_fdce_C_CLR)     -0.050     2.534    ftop/gmac/rxF/dEnqPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.524    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_RX_CLK
  To Clock:  sys1_clkp

Setup :            0  Failing Endpoints,  Worst Slack        4.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/dEnqPtr_reg[1]/CLR
                            (recovery check against rising-edge clock sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        4.102ns  (logic 0.302ns (7.362%)  route 3.800ns (92.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 11.879 - 8.000 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.251    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.917 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.436     2.353    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     2.667 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.639     3.306    ftop/gmac/gmac/rxRS_rxRst/I1
    SLICE_X12Y139                                                     r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X12Y139     FDCE (Prop_fdce_C_Q)         0.259     3.565 r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=3, routed)           1.897     5.462    ftop/rxRS_rxRst_OUT_RST
    (N)SLICE_X12Y136                                                  r  ftop/dDoutReg_reg[9]_i_2__0/I0
    (N)SLICE_X12Y136     LUT1 (Prop_lut1_I0_O)        0.043     5.505 f  ftop/dDoutReg_reg[9]_i_2__0/O
                         net (fo=93, routed)          1.903     7.408    ftop/gmac/gmac/rxRS_rxF/I2
    (N)SLICE_X13Y136                                                  f  ftop/gmac/gmac/rxRS_rxF/dEnqPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.044    10.462    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.545 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.334    11.879    ftop/gmac/gmac/rxRS_rxF/sys1_clk_O
    SLICE_X13Y136                                                     r  ftop/gmac/gmac/rxRS_rxF/dEnqPtr_reg[1]/C
                         clock pessimism              0.000    11.879    
                         clock uncertainty           -0.035    11.844    
    (N)SLICE_X13Y136     FDCE (Recov_fdce_C_CLR)     -0.212    11.632    ftop/gmac/gmac/rxRS_rxF/dEnqPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.632    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  4.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[4]/CLR
                            (removal check against rising-edge clock sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        2.799ns  (logic 0.242ns (8.647%)  route 2.557ns (91.353%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.034ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.138    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     1.713 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.357     2.070    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     2.359 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.579     2.938    ftop/gmac/gmac/rxRS_rxRst/I1
    SLICE_X12Y139                                                     r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X12Y139     FDCE (Prop_fdce_C_Q)         0.206     3.144 r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=3, routed)           1.600     4.744    ftop/rxRS_rxRst_OUT_RST
    (N)SLICE_X12Y136                                                  r  ftop/dDoutReg_reg[9]_i_2__0/I0
    (N)SLICE_X12Y136     LUT1 (Prop_lut1_I0_O)        0.036     4.780 f  ftop/dDoutReg_reg[9]_i_2__0/O
                         net (fo=93, routed)          0.957     5.737    ftop/gmac/gmac/rxRS_rxF/I2
    (N)SLICE_X12Y135                                                  f  ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.467     5.034    ftop/gmac/gmac/rxRS_rxF/sys1_clk_O
    SLICE_X12Y135                                                     r  ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[4]/C
                         clock pessimism              0.000     5.034    
                         clock uncertainty            0.035     5.069    
    (N)SLICE_X12Y135     FDCE (Remov_fdce_C_CLR)     -0.106     4.963    ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.963    
                         arrival time                           5.737    
  -------------------------------------------------------------------
                         slack                                  0.773    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys0_clkp
  To Clock:  sys1_clkp

Setup :            0  Failing Endpoints,  Worst Slack        2.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 ftop/rstndb/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/sys1_rst/reset_hold_reg[0]/CLR
                            (recovery check against rising-edge clock sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        4.420ns  (logic 0.272ns (6.154%)  route 4.148ns (93.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.704ns = ( 11.704 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clock_buf/O
                         net (fo=1, routed)           2.299     3.205    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sys0_bufg/O
                         net (fo=16236, routed)       1.528     4.826    ftop/rstndb/sys0_clk
    SLICE_X3Y103                                                      r  ftop/rstndb/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X3Y103      FDCE (Prop_fdce_C_Q)         0.223     5.049 r  ftop/rstndb/reset_hold_reg[15]/Q
                         net (fo=255, routed)         2.499     7.548    ftop/rstndb/rstndb_OUT_RST
    (N)SLICE_X36Y159                                                  r  ftop/rstndb/fsCnt_reg[0]_i_1/I0
    (N)SLICE_X36Y159     LUT1 (Prop_lut1_I0_O)        0.049     7.597 f  ftop/rstndb/fsCnt_reg[0]_i_1/O
                         net (fo=1763, routed)        1.649     9.246    ftop/sys1_rst/I1
    (N)SLICE_X8Y180                                                   f  ftop/sys1_rst/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.044    10.462    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.545 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.159    11.704    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y180                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
                         clock pessimism              0.000    11.704    
                         clock uncertainty           -0.035    11.669    
    (N)SLICE_X8Y180      FDCE (Recov_fdce_C_CLR)     -0.247    11.422    ftop/sys1_rst/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         11.422    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  2.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.562ns  (arrival time - required time)
  Source:                 ftop/rstndb/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/sys1_rst/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        2.460ns  (logic 0.130ns (5.284%)  route 2.330ns (94.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clock_buf/O
                         net (fo=1, routed)           1.083     1.471    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sys0_bufg/O
                         net (fo=16236, routed)       0.676     2.173    ftop/rstndb/sys0_clk
    SLICE_X3Y103                                                      r  ftop/rstndb/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X3Y103      FDCE (Prop_fdce_C_Q)         0.100     2.273 r  ftop/rstndb/reset_hold_reg[15]/Q
                         net (fo=255, routed)         1.422     3.696    ftop/rstndb/rstndb_OUT_RST
    (N)SLICE_X36Y159                                                  r  ftop/rstndb/fsCnt_reg[0]_i_1/I0
    (N)SLICE_X36Y159     LUT1 (Prop_lut1_I0_O)        0.030     3.726 f  ftop/rstndb/fsCnt_reg[0]_i_1/O
                         net (fo=1763, routed)        0.908     4.634    ftop/sys1_rst/I1
    (N)SLICE_X8Y180                                                   f  ftop/sys1_rst/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.784     2.127    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y180                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
                         clock pessimism              0.000     2.127    
                         clock uncertainty            0.035     2.162    
    (N)SLICE_X8Y180      FDCE (Remov_fdce_C_CLR)     -0.091     2.071    ftop/sys1_rst/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           4.634    
  -------------------------------------------------------------------
                         slack                                  2.562    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys1_clkp
  To Clock:  sys1_clkp

Setup :            0  Failing Endpoints,  Worst Slack        4.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/txRS_txF/dDoutReg_reg[6]/CLR
                            (recovery check against rising-edge clock sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        2.926ns  (logic 0.302ns (10.322%)  route 2.624ns (89.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 11.767 - 8.000 ) 
    Source Clock Delay      (SCD):    4.857ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.290     4.857    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y180                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y180      FDCE (Prop_fdce_C_Q)         0.259     5.116 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=10, routed)          1.552     6.668    ftop/O1
    (N)SLICE_X6Y146                                                   r  ftop/dDoutReg_reg[9]_i_2/I0
    (N)SLICE_X6Y146      LUT1 (Prop_lut1_I0_O)        0.043     6.711 f  ftop/dDoutReg_reg[9]_i_2/O
                         net (fo=148, routed)         1.072     7.783    ftop/gmac/gmac/txRS_txF/I1
    (N)SLICE_X6Y157                                                   f  ftop/gmac/gmac/txRS_txF/dDoutReg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.044    10.462    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.545 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.222    11.767    ftop/gmac/gmac/txRS_txF/sys1_clk_O
    SLICE_X6Y157                                                      r  ftop/gmac/gmac/txRS_txF/dDoutReg_reg[6]/C
                         clock pessimism              1.108    12.875    
                         clock uncertainty           -0.035    12.840    
    (N)SLICE_X6Y157      FDCE (Recov_fdce_C_CLR)     -0.187    12.653    ftop/gmac/gmac/txRS_txF/dDoutReg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  4.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/txRS_txF/sDeqPtr_reg[4]/CLR
                            (removal check against rising-edge clock sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        1.151ns  (logic 0.146ns (12.682%)  route 1.005ns (87.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.585     1.593    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y180                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y180      FDCE (Prop_fdce_C_Q)         0.118     1.711 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=10, routed)          0.847     2.558    ftop/O1
    (N)SLICE_X6Y146                                                   r  ftop/dDoutReg_reg[9]_i_2/I0
    (N)SLICE_X6Y146      LUT1 (Prop_lut1_I0_O)        0.028     2.586 f  ftop/dDoutReg_reg[9]_i_2/O
                         net (fo=148, routed)         0.158     2.744    ftop/gmac/gmac/txRS_txF/I1
    (N)SLICE_X6Y147                                                   f  ftop/gmac/gmac/txRS_txF/sDeqPtr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.898     2.241    ftop/gmac/gmac/txRS_txF/sys1_clk_O
    SLICE_X6Y147                                                      r  ftop/gmac/gmac/txRS_txF/sDeqPtr_reg[4]/C
                         clock pessimism             -0.343     1.898    
    (N)SLICE_X6Y147      FDCE (Remov_fdce_C_CLR)     -0.050     1.848    ftop/gmac/gmac/txRS_txF/sDeqPtr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.896    





