[submodule "verilog/rtl/hack_soc"]
	path = verilog/rtl/hack_soc
	url = https://github.com/mbalestrini/hack_soc
