Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 24 14:48:54 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.231        0.000                      0                  220        0.144        0.000                      0                  220        3.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.231        0.000                      0                  192        0.144        0.000                      0                  192        3.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.670        0.000                      0                   28        0.757        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 2.243ns (47.337%)  route 2.495ns (52.663%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.751     5.385    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X37Y12         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.456     5.841 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/Q
                         net (fo=2, routed)           0.541     6.382    Inst_i2c_adc_user/Inst_i2c_master/count[1]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.056 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.056    Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.390 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]_i_2/O[1]
                         net (fo=6, routed)           0.813     8.203    Inst_i2c_adc_user/Inst_i2c_master/data0[5]
    SLICE_X39Y12         LUT2 (Prop_lut2_I0_O)        0.329     8.532 r  Inst_i2c_adc_user/Inst_i2c_master/stretch_i_5/O
                         net (fo=2, routed)           0.687     9.219    Inst_i2c_adc_user/Inst_i2c_master/stretch_i_5_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.326     9.545 r  Inst_i2c_adc_user/Inst_i2c_master/data_clk_i_3/O
                         net (fo=1, routed)           0.454    10.000    Inst_i2c_adc_user/Inst_i2c_master/data_clk_i_3_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.124 r  Inst_i2c_adc_user/Inst_i2c_master/data_clk_i_1/O
                         net (fo=1, routed)           0.000    10.124    Inst_i2c_adc_user/Inst_i2c_master/data_clk_i_1_n_0
    SLICE_X39Y13         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.573    12.931    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X39Y13         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.428    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X39Y13         FDRE (Setup_fdre_C_D)        0.031    13.355    Inst_i2c_adc_user/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 2.010ns (42.719%)  route 2.695ns (57.280%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.751     5.385    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X37Y12         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.456     5.841 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/Q
                         net (fo=2, routed)           0.541     6.382    Inst_i2c_adc_user/Inst_i2c_master/count[1]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.146 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]_i_2/O[3]
                         net (fo=4, routed)           0.829     7.975    Inst_i2c_adc_user/Inst_i2c_master/data0[3]
    SLICE_X36Y12         LUT4 (Prop_lut4_I2_O)        0.334     8.309 r  Inst_i2c_adc_user/Inst_i2c_master/stretch_i_4/O
                         net (fo=2, routed)           0.809     9.117    Inst_i2c_adc_user/Inst_i2c_master/stretch_i_4_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I0_O)        0.332     9.449 r  Inst_i2c_adc_user/Inst_i2c_master/stretch_i_2/O
                         net (fo=1, routed)           0.517     9.966    Inst_i2c_adc_user/Inst_i2c_master/stretch_i_2_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I1_O)        0.124    10.090 r  Inst_i2c_adc_user/Inst_i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000    10.090    Inst_i2c_adc_user/Inst_i2c_master/stretch_i_1_n_0
    SLICE_X38Y12         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.574    12.932    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y12         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.428    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X38Y12         FDCE (Setup_fdce_C_D)        0.079    13.404    Inst_i2c_adc_user/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 Inst_state_toggle/btn_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.952ns (23.382%)  route 3.120ns (76.618%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.755     5.389    Inst_state_toggle/CLK
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  Inst_state_toggle/btn_cntr_reg[6]/Q
                         net (fo=2, routed)           0.808     6.654    Inst_state_toggle/btn_cntr_reg[6]
    SLICE_X42Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.778 r  Inst_state_toggle/btn_cntr[0]_i_7/O
                         net (fo=1, routed)           0.162     6.939    Inst_state_toggle/btn_cntr[0]_i_7_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  Inst_state_toggle/btn_cntr[0]_i_6/O
                         net (fo=1, routed)           0.717     7.781    Inst_state_toggle/btn_cntr[0]_i_6_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.905 r  Inst_state_toggle/btn_cntr[0]_i_3/O
                         net (fo=2, routed)           0.553     8.458    Inst_state_toggle/eqOp
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.582 r  Inst_state_toggle/btn_cntr[0]_i_1/O
                         net (fo=16, routed)          0.879     9.461    Inst_state_toggle/btn_cntr[0]_i_1_n_0
    SLICE_X43Y10         FDRE                                         r  Inst_state_toggle/btn_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.577    12.935    Inst_state_toggle/CLK
    SLICE_X43Y10         FDRE                                         r  Inst_state_toggle/btn_cntr_reg[10]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X43Y10         FDRE (Setup_fdre_C_R)       -0.429    12.900    Inst_state_toggle/btn_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 Inst_state_toggle/btn_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.952ns (23.382%)  route 3.120ns (76.618%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.755     5.389    Inst_state_toggle/CLK
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  Inst_state_toggle/btn_cntr_reg[6]/Q
                         net (fo=2, routed)           0.808     6.654    Inst_state_toggle/btn_cntr_reg[6]
    SLICE_X42Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.778 r  Inst_state_toggle/btn_cntr[0]_i_7/O
                         net (fo=1, routed)           0.162     6.939    Inst_state_toggle/btn_cntr[0]_i_7_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  Inst_state_toggle/btn_cntr[0]_i_6/O
                         net (fo=1, routed)           0.717     7.781    Inst_state_toggle/btn_cntr[0]_i_6_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.905 r  Inst_state_toggle/btn_cntr[0]_i_3/O
                         net (fo=2, routed)           0.553     8.458    Inst_state_toggle/eqOp
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.582 r  Inst_state_toggle/btn_cntr[0]_i_1/O
                         net (fo=16, routed)          0.879     9.461    Inst_state_toggle/btn_cntr[0]_i_1_n_0
    SLICE_X43Y10         FDRE                                         r  Inst_state_toggle/btn_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.577    12.935    Inst_state_toggle/CLK
    SLICE_X43Y10         FDRE                                         r  Inst_state_toggle/btn_cntr_reg[11]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X43Y10         FDRE (Setup_fdre_C_R)       -0.429    12.900    Inst_state_toggle/btn_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 Inst_state_toggle/btn_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.952ns (23.382%)  route 3.120ns (76.618%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.755     5.389    Inst_state_toggle/CLK
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  Inst_state_toggle/btn_cntr_reg[6]/Q
                         net (fo=2, routed)           0.808     6.654    Inst_state_toggle/btn_cntr_reg[6]
    SLICE_X42Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.778 r  Inst_state_toggle/btn_cntr[0]_i_7/O
                         net (fo=1, routed)           0.162     6.939    Inst_state_toggle/btn_cntr[0]_i_7_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  Inst_state_toggle/btn_cntr[0]_i_6/O
                         net (fo=1, routed)           0.717     7.781    Inst_state_toggle/btn_cntr[0]_i_6_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.905 r  Inst_state_toggle/btn_cntr[0]_i_3/O
                         net (fo=2, routed)           0.553     8.458    Inst_state_toggle/eqOp
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.582 r  Inst_state_toggle/btn_cntr[0]_i_1/O
                         net (fo=16, routed)          0.879     9.461    Inst_state_toggle/btn_cntr[0]_i_1_n_0
    SLICE_X43Y10         FDRE                                         r  Inst_state_toggle/btn_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.577    12.935    Inst_state_toggle/CLK
    SLICE_X43Y10         FDRE                                         r  Inst_state_toggle/btn_cntr_reg[8]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X43Y10         FDRE (Setup_fdre_C_R)       -0.429    12.900    Inst_state_toggle/btn_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.439ns  (required time - arrival time)
  Source:                 Inst_state_toggle/btn_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.952ns (23.382%)  route 3.120ns (76.618%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.755     5.389    Inst_state_toggle/CLK
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  Inst_state_toggle/btn_cntr_reg[6]/Q
                         net (fo=2, routed)           0.808     6.654    Inst_state_toggle/btn_cntr_reg[6]
    SLICE_X42Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.778 r  Inst_state_toggle/btn_cntr[0]_i_7/O
                         net (fo=1, routed)           0.162     6.939    Inst_state_toggle/btn_cntr[0]_i_7_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  Inst_state_toggle/btn_cntr[0]_i_6/O
                         net (fo=1, routed)           0.717     7.781    Inst_state_toggle/btn_cntr[0]_i_6_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.905 r  Inst_state_toggle/btn_cntr[0]_i_3/O
                         net (fo=2, routed)           0.553     8.458    Inst_state_toggle/eqOp
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.582 r  Inst_state_toggle/btn_cntr[0]_i_1/O
                         net (fo=16, routed)          0.879     9.461    Inst_state_toggle/btn_cntr[0]_i_1_n_0
    SLICE_X43Y10         FDRE                                         r  Inst_state_toggle/btn_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.577    12.935    Inst_state_toggle/CLK
    SLICE_X43Y10         FDRE                                         r  Inst_state_toggle/btn_cntr_reg[9]/C
                         clock pessimism              0.429    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X43Y10         FDRE (Setup_fdre_C_R)       -0.429    12.900    Inst_state_toggle/btn_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 2.263ns (50.073%)  route 2.256ns (49.927%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.385ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.751     5.385    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X37Y12         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.456     5.841 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/Q
                         net (fo=2, routed)           0.541     6.382    Inst_i2c_adc_user/Inst_i2c_master/count[1]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.056 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.056    Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.170    Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.409 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[11]_i_3/O[2]
                         net (fo=4, routed)           0.812     8.221    Inst_i2c_adc_user/Inst_i2c_master/data0[10]
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.330     8.551 r  Inst_i2c_adc_user/Inst_i2c_master/count[10]_i_1/O
                         net (fo=4, routed)           0.614     9.165    Inst_i2c_adc_user/Inst_i2c_master/count_0[10]
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.326     9.491 r  Inst_i2c_adc_user/Inst_i2c_master/scl_clk_i_2/O
                         net (fo=1, routed)           0.289     9.781    Inst_i2c_adc_user/Inst_i2c_master/scl_clk_i_2_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124     9.905 r  Inst_i2c_adc_user/Inst_i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.000     9.905    Inst_i2c_adc_user/Inst_i2c_master/scl_clk_i_1_n_0
    SLICE_X39Y13         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.573    12.931    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X39Y13         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/scl_clk_reg/C
                         clock pessimism              0.428    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X39Y13         FDRE (Setup_fdre_C_D)        0.031    13.355    Inst_i2c_adc_user/Inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 Inst_state_toggle/btn_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.952ns (23.364%)  route 3.123ns (76.636%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.755     5.389    Inst_state_toggle/CLK
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  Inst_state_toggle/btn_cntr_reg[6]/Q
                         net (fo=2, routed)           0.808     6.654    Inst_state_toggle/btn_cntr_reg[6]
    SLICE_X42Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.778 r  Inst_state_toggle/btn_cntr[0]_i_7/O
                         net (fo=1, routed)           0.162     6.939    Inst_state_toggle/btn_cntr[0]_i_7_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  Inst_state_toggle/btn_cntr[0]_i_6/O
                         net (fo=1, routed)           0.717     7.781    Inst_state_toggle/btn_cntr[0]_i_6_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.905 r  Inst_state_toggle/btn_cntr[0]_i_3/O
                         net (fo=2, routed)           0.553     8.458    Inst_state_toggle/eqOp
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.582 r  Inst_state_toggle/btn_cntr[0]_i_1/O
                         net (fo=16, routed)          0.882     9.464    Inst_state_toggle/btn_cntr[0]_i_1_n_0
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.577    12.935    Inst_state_toggle/CLK
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[4]/C
                         clock pessimism              0.454    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X43Y9          FDRE (Setup_fdre_C_R)       -0.429    12.925    Inst_state_toggle/btn_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 Inst_state_toggle/btn_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.952ns (23.364%)  route 3.123ns (76.636%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.755     5.389    Inst_state_toggle/CLK
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  Inst_state_toggle/btn_cntr_reg[6]/Q
                         net (fo=2, routed)           0.808     6.654    Inst_state_toggle/btn_cntr_reg[6]
    SLICE_X42Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.778 r  Inst_state_toggle/btn_cntr[0]_i_7/O
                         net (fo=1, routed)           0.162     6.939    Inst_state_toggle/btn_cntr[0]_i_7_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  Inst_state_toggle/btn_cntr[0]_i_6/O
                         net (fo=1, routed)           0.717     7.781    Inst_state_toggle/btn_cntr[0]_i_6_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.905 r  Inst_state_toggle/btn_cntr[0]_i_3/O
                         net (fo=2, routed)           0.553     8.458    Inst_state_toggle/eqOp
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.582 r  Inst_state_toggle/btn_cntr[0]_i_1/O
                         net (fo=16, routed)          0.882     9.464    Inst_state_toggle/btn_cntr[0]_i_1_n_0
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.577    12.935    Inst_state_toggle/CLK
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[5]/C
                         clock pessimism              0.454    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X43Y9          FDRE (Setup_fdre_C_R)       -0.429    12.925    Inst_state_toggle/btn_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 Inst_state_toggle/btn_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.952ns (23.364%)  route 3.123ns (76.636%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.755     5.389    Inst_state_toggle/CLK
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.456     5.845 r  Inst_state_toggle/btn_cntr_reg[6]/Q
                         net (fo=2, routed)           0.808     6.654    Inst_state_toggle/btn_cntr_reg[6]
    SLICE_X42Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.778 r  Inst_state_toggle/btn_cntr[0]_i_7/O
                         net (fo=1, routed)           0.162     6.939    Inst_state_toggle/btn_cntr[0]_i_7_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I4_O)        0.124     7.063 f  Inst_state_toggle/btn_cntr[0]_i_6/O
                         net (fo=1, routed)           0.717     7.781    Inst_state_toggle/btn_cntr[0]_i_6_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.905 r  Inst_state_toggle/btn_cntr[0]_i_3/O
                         net (fo=2, routed)           0.553     8.458    Inst_state_toggle/eqOp
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.582 r  Inst_state_toggle/btn_cntr[0]_i_1/O
                         net (fo=16, routed)          0.882     9.464    Inst_state_toggle/btn_cntr[0]_i_1_n_0
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.577    12.935    Inst_state_toggle/CLK
    SLICE_X43Y9          FDRE                                         r  Inst_state_toggle/btn_cntr_reg[6]/C
                         clock pessimism              0.454    13.389    
                         clock uncertainty           -0.035    13.354    
    SLICE_X43Y9          FDRE (Setup_fdre_C_R)       -0.429    12.925    Inst_state_toggle/btn_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  3.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/i2c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.032%)  route 0.091ns (32.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.588     1.466    Inst_i2c_adc_user/CLK
    SLICE_X39Y14         FDRE                                         r  Inst_i2c_adc_user/i2c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  Inst_i2c_adc_user/i2c_enable_reg/Q
                         net (fo=10, routed)          0.091     1.698    Inst_i2c_adc_user/Inst_i2c_master/ena
    SLICE_X38Y14         LUT3 (Prop_lut3_I1_O)        0.045     1.743 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.743    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X38Y14         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.856     1.981    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y14         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.479    
    SLICE_X38Y14         FDPE (Hold_fdpe_C_D)         0.120     1.599    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.588     1.466    Inst_i2c_adc_user/CLK
    SLICE_X38Y13         FDSE                                         r  Inst_i2c_adc_user/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDSE (Prop_fdse_C_Q)         0.164     1.630 r  Inst_i2c_adc_user/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.068     1.698    Inst_i2c_adc_user/FSM_onehot_state_reg_n_0_[0]
    SLICE_X38Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.856     1.981    Inst_i2c_adc_user/CLK
    SLICE_X38Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.515     1.466    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.060     1.526    Inst_i2c_adc_user/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_state_toggle/btn_pulse_f_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_system_controller/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.982%)  route 0.092ns (33.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.468    Inst_state_toggle/CLK
    SLICE_X41Y13         FDRE                                         r  Inst_state_toggle/btn_pulse_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_state_toggle/btn_pulse_f_reg/Q
                         net (fo=7, routed)           0.092     1.701    Inst_system_controller/state_pulse
    SLICE_X40Y13         LUT5 (Prop_lut5_I2_O)        0.045     1.746 r  Inst_system_controller/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.746    Inst_system_controller/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X40Y13         FDRE                                         r  Inst_system_controller/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.858     1.983    Inst_system_controller/CLK
    SLICE_X40Y13         FDRE                                         r  Inst_system_controller/FSM_sequential_next_state_reg[1]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X40Y13         FDRE (Hold_fdre_C_D)         0.092     1.573    Inst_system_controller/FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Inst_state_toggle/btn_pulse_f_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_system_controller/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.742%)  route 0.093ns (33.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.468    Inst_state_toggle/CLK
    SLICE_X41Y13         FDRE                                         r  Inst_state_toggle/btn_pulse_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_state_toggle/btn_pulse_f_reg/Q
                         net (fo=7, routed)           0.093     1.702    Inst_system_controller/state_pulse
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.747 r  Inst_system_controller/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.747    Inst_system_controller/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X40Y13         FDRE                                         r  Inst_system_controller/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.858     1.983    Inst_system_controller/CLK
    SLICE_X40Y13         FDRE                                         r  Inst_system_controller/FSM_sequential_next_state_reg[0]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X40Y13         FDRE (Hold_fdre_C_D)         0.091     1.572    Inst_system_controller/FSM_sequential_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.221%)  route 0.110ns (36.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.468    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y15         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.609 f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/Q
                         net (fo=12, routed)          0.110     1.719    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt[1]
    SLICE_X41Y15         LUT4 (Prop_lut4_I1_O)        0.048     1.767 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[3]_i_1_n_0
    SLICE_X41Y15         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.857     1.982    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y15         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X41Y15         FDCE (Hold_fdce_C_D)         0.107     1.588    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.468    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y15         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/Q
                         net (fo=12, routed)          0.110     1.719    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt[1]
    SLICE_X41Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.764 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[2]_i_1_n_0
    SLICE_X41Y15         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.857     1.982    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y15         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X41Y15         FDCE (Hold_fdce_C_D)         0.091     1.572    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/i2c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.066%)  route 0.112ns (34.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.588     1.466    Inst_i2c_adc_user/CLK
    SLICE_X38Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  Inst_i2c_adc_user/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.112     1.742    Inst_i2c_adc_user/rw
    SLICE_X39Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.787 r  Inst_i2c_adc_user/i2c_enable_i_1/O
                         net (fo=1, routed)           0.000     1.787    Inst_i2c_adc_user/i2c_enable_i_1_n_0
    SLICE_X39Y14         FDRE                                         r  Inst_i2c_adc_user/i2c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.856     1.981    Inst_i2c_adc_user/CLK
    SLICE_X39Y14         FDRE                                         r  Inst_i2c_adc_user/i2c_enable_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.092     1.573    Inst_i2c_adc_user/i2c_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.124%)  route 0.090ns (26.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.588     1.466    Inst_i2c_adc_user/CLK
    SLICE_X38Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  Inst_i2c_adc_user/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.090     1.704    Inst_i2c_adc_user/Inst_i2c_master/Q[1]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.098     1.802 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    Inst_i2c_adc_user/Inst_i2c_master_n_2
    SLICE_X38Y13         FDSE                                         r  Inst_i2c_adc_user/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.856     1.981    Inst_i2c_adc_user/CLK
    SLICE_X38Y13         FDSE                                         r  Inst_i2c_adc_user/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.515     1.466    
    SLICE_X38Y13         FDSE (Hold_fdse_C_D)         0.120     1.586    Inst_i2c_adc_user/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/rw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.588     1.466    Inst_i2c_adc_user/CLK
    SLICE_X38Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  Inst_i2c_adc_user/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.115     1.745    Inst_i2c_adc_user/rw
    SLICE_X39Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.790 r  Inst_i2c_adc_user/rw_i_1/O
                         net (fo=1, routed)           0.000     1.790    Inst_i2c_adc_user/rw_i_1_n_0
    SLICE_X39Y14         FDRE                                         r  Inst_i2c_adc_user/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.856     1.981    Inst_i2c_adc_user/CLK
    SLICE_X39Y14         FDRE                                         r  Inst_i2c_adc_user/rw_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.092     1.573    Inst_i2c_adc_user/rw_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Inst_state_toggle/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.745%)  route 0.174ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.590     1.468    Inst_state_toggle/CLK
    SLICE_X43Y13         FDRE                                         r  Inst_state_toggle/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_state_toggle/btn_reg_reg/Q
                         net (fo=3, routed)           0.174     1.783    Inst_state_toggle/btn_reg_reg_n_0
    SLICE_X41Y13         FDRE                                         r  Inst_state_toggle/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.858     1.983    Inst_state_toggle/CLK
    SLICE_X41Y13         FDRE                                         r  Inst_state_toggle/btn_sync_reg[0]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.075     1.558    Inst_state_toggle/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y11    Inst_PWM/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y11    Inst_PWM/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y11    Inst_PWM/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y10    Inst_PWM/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y10    Inst_PWM/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y10    Inst_PWM/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y10    Inst_PWM/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y10    Inst_PWM/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y11    Inst_PWM/pwm_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y11    Inst_PWM/pwm_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X38Y13    Inst_i2c_adc_user/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y13    Inst_i2c_adc_user/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y13    Inst_i2c_adc_user/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y13    Inst_i2c_adc_user/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y16    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y15    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y15    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y16    Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X40Y15    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y11    Inst_PWM/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y11    Inst_PWM/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y11    Inst_PWM/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y10    Inst_PWM/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y10    Inst_PWM/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y10    Inst_PWM/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y10    Inst_PWM/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y10    Inst_PWM/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y11    Inst_PWM/pwm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y12    Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.746ns (28.105%)  route 1.908ns (71.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.752     5.386    Inst_reset_delay/CLK
    SLICE_X43Y13         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=12, routed)          0.854     6.659    Inst_reset_delay/oRESET
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.327     6.986 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          1.055     8.041    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X40Y16         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.572    12.930    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y16         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.429    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X40Y16         FDCE (Recov_fdce_C_CLR)     -0.613    12.711    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.746ns (28.105%)  route 1.908ns (71.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.752     5.386    Inst_reset_delay/CLK
    SLICE_X43Y13         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=12, routed)          0.854     6.659    Inst_reset_delay/oRESET
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.327     6.986 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          1.055     8.041    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X40Y16         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.572    12.930    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y16         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.429    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X40Y16         FDCE (Recov_fdce_C_CLR)     -0.613    12.711    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.746ns (28.105%)  route 1.908ns (71.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.752     5.386    Inst_reset_delay/CLK
    SLICE_X43Y13         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=12, routed)          0.854     6.659    Inst_reset_delay/oRESET
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.327     6.986 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          1.055     8.041    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X40Y16         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.572    12.930    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y16         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.429    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X40Y16         FDCE (Recov_fdce_C_CLR)     -0.613    12.711    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.746ns (28.597%)  route 1.863ns (71.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.752     5.386    Inst_reset_delay/CLK
    SLICE_X43Y13         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=12, routed)          0.854     6.659    Inst_reset_delay/oRESET
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.327     6.986 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          1.009     7.995    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X38Y12         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.574    12.932    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y12         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/C
                         clock pessimism              0.391    13.323    
                         clock uncertainty           -0.035    13.288    
    SLICE_X38Y12         FDCE (Recov_fdce_C_CLR)     -0.527    12.761    Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.746ns (28.597%)  route 1.863ns (71.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.752     5.386    Inst_reset_delay/CLK
    SLICE_X43Y13         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=12, routed)          0.854     6.659    Inst_reset_delay/oRESET
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.327     6.986 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          1.009     7.995    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X38Y12         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.574    12.932    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y12         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.391    13.323    
                         clock uncertainty           -0.035    13.288    
    SLICE_X38Y12         FDCE (Recov_fdce_C_CLR)     -0.527    12.761    Inst_i2c_adc_user/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.746ns (29.223%)  route 1.807ns (70.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.752     5.386    Inst_reset_delay/CLK
    SLICE_X43Y13         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=12, routed)          0.854     6.659    Inst_reset_delay/oRESET
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.327     6.986 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.953     7.939    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X38Y14         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.573    12.931    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y14         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.391    13.322    
                         clock uncertainty           -0.035    13.287    
    SLICE_X38Y14         FDPE (Recov_fdpe_C_PRE)     -0.569    12.718    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.746ns (30.170%)  route 1.727ns (69.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.752     5.386    Inst_reset_delay/CLK
    SLICE_X43Y13         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=12, routed)          0.854     6.659    Inst_reset_delay/oRESET
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.327     6.986 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.873     7.859    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X39Y15         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.572    12.930    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X39Y15         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.391    13.321    
                         clock uncertainty           -0.035    13.286    
    SLICE_X39Y15         FDCE (Recov_fdce_C_CLR)     -0.613    12.673    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.746ns (30.170%)  route 1.727ns (69.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.752     5.386    Inst_reset_delay/CLK
    SLICE_X43Y13         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=12, routed)          0.854     6.659    Inst_reset_delay/oRESET
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.327     6.986 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.873     7.859    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X39Y15         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.572    12.930    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X39Y15         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.391    13.321    
                         clock uncertainty           -0.035    13.286    
    SLICE_X39Y15         FDCE (Recov_fdce_C_CLR)     -0.613    12.673    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.746ns (30.170%)  route 1.727ns (69.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.752     5.386    Inst_reset_delay/CLK
    SLICE_X43Y13         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=12, routed)          0.854     6.659    Inst_reset_delay/oRESET
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.327     6.986 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.873     7.859    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X39Y15         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.572    12.930    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X39Y15         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.391    13.321    
                         clock uncertainty           -0.035    13.286    
    SLICE_X39Y15         FDCE (Recov_fdce_C_CLR)     -0.613    12.673    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/busy_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.746ns (30.170%)  route 1.727ns (69.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.752     5.386    Inst_reset_delay/CLK
    SLICE_X43Y13         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.419     5.805 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=12, routed)          0.854     6.659    Inst_reset_delay/oRESET
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.327     6.986 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.873     7.859    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X38Y15         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.572    12.930    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y15         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/busy_reg/C
                         clock pessimism              0.391    13.321    
                         clock uncertainty           -0.035    13.286    
    SLICE_X38Y15         FDPE (Recov_fdpe_C_PRE)     -0.569    12.717    Inst_i2c_adc_user/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  4.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/scl_ena_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.190ns (31.056%)  route 0.422ns (68.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.469    Inst_reset_deb/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=14, routed)          0.206     1.816    Inst_reset_delay/btn_o
    SLICE_X41Y13         LUT3 (Prop_lut3_I1_O)        0.049     1.865 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.215     2.081    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X40Y14         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/scl_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.858     1.983    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y14         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X40Y14         FDCE (Remov_fdce_C_CLR)     -0.159     1.324    Inst_i2c_adc_user/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.190ns (31.056%)  route 0.422ns (68.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.469    Inst_reset_deb/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=14, routed)          0.206     1.816    Inst_reset_delay/btn_o
    SLICE_X41Y13         LUT3 (Prop_lut3_I1_O)        0.049     1.865 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.215     2.081    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X40Y14         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.858     1.983    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y14         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X40Y14         FDPE (Remov_fdpe_C_PRE)     -0.162     1.321    Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.190ns (30.039%)  route 0.443ns (69.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.469    Inst_reset_deb/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=14, routed)          0.206     1.816    Inst_reset_delay/btn_o
    SLICE_X41Y13         LUT3 (Prop_lut3_I1_O)        0.049     1.865 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.236     2.102    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X41Y15         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.857     1.982    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y15         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X41Y15         FDCE (Remov_fdce_C_CLR)     -0.159     1.323    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.190ns (30.039%)  route 0.443ns (69.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.469    Inst_reset_deb/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=14, routed)          0.206     1.816    Inst_reset_delay/btn_o
    SLICE_X41Y13         LUT3 (Prop_lut3_I1_O)        0.049     1.865 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.236     2.102    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X41Y15         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.857     1.982    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y15         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X41Y15         FDCE (Remov_fdce_C_CLR)     -0.159     1.323    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.190ns (29.833%)  route 0.447ns (70.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.469    Inst_reset_deb/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=14, routed)          0.206     1.816    Inst_reset_delay/btn_o
    SLICE_X41Y13         LUT3 (Prop_lut3_I1_O)        0.049     1.865 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.240     2.106    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X40Y15         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.857     1.982    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y15         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X40Y15         FDPE (Remov_fdpe_C_PRE)     -0.162     1.320    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.190ns (29.833%)  route 0.447ns (70.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.469    Inst_reset_deb/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=14, routed)          0.206     1.816    Inst_reset_delay/btn_o
    SLICE_X41Y13         LUT3 (Prop_lut3_I1_O)        0.049     1.865 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.240     2.106    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X40Y15         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.857     1.982    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y15         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X40Y15         FDPE (Remov_fdpe_C_PRE)     -0.162     1.320    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.190ns (29.833%)  route 0.447ns (70.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.469    Inst_reset_deb/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=14, routed)          0.206     1.816    Inst_reset_delay/btn_o
    SLICE_X41Y13         LUT3 (Prop_lut3_I1_O)        0.049     1.865 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.240     2.106    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X40Y15         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.857     1.982    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y15         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X40Y15         FDPE (Remov_fdpe_C_PRE)     -0.162     1.320    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.190ns (27.367%)  route 0.504ns (72.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.469    Inst_reset_deb/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=14, routed)          0.206     1.816    Inst_reset_delay/btn_o
    SLICE_X41Y13         LUT3 (Prop_lut3_I1_O)        0.049     1.865 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.298     2.163    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X37Y13         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.856     1.981    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X37Y13         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[10]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X37Y13         FDCE (Remov_fdce_C_CLR)     -0.159     1.342    Inst_i2c_adc_user/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.190ns (27.367%)  route 0.504ns (72.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.469    Inst_reset_deb/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=14, routed)          0.206     1.816    Inst_reset_delay/btn_o
    SLICE_X41Y13         LUT3 (Prop_lut3_I1_O)        0.049     1.865 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.298     2.163    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X37Y13         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.856     1.981    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X37Y13         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[11]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X37Y13         FDCE (Remov_fdce_C_CLR)     -0.159     1.342    Inst_i2c_adc_user/Inst_i2c_master/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.190ns (27.214%)  route 0.508ns (72.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.469    Inst_reset_deb/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=14, routed)          0.206     1.816    Inst_reset_delay/btn_o
    SLICE_X41Y13         LUT3 (Prop_lut3_I1_O)        0.049     1.865 f  Inst_reset_delay/FSM_onehot_state[8]_i_3/O
                         net (fo=37, routed)          0.302     2.167    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X37Y12         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.857     1.982    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X37Y12         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/C
                         clock pessimism             -0.480     1.502    
    SLICE_X37Y12         FDCE (Remov_fdce_C_CLR)     -0.159     1.343    Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.824    





