{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744221458984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744221458991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 20:57:38 2025 " "Processing started: Wed Apr 09 20:57:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744221458991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1744221458991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_module -c top_module " "Command: quartus_sta top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744221458991 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1744221459132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1744221459353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1744221459353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744221459395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744221459395 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "672 " "The Timing Analyzer is analyzing 672 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1744221459860 ""}
{ "Info" "ISTA_SDC_FOUND" "db/SDC1.sdc " "Reading SDC File: 'db/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1744221460001 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder\|Re_o1\[21\] MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder\|Re_o1\[21\] is being clocked by MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221460035 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221460035 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[21\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[21\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221460035 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221460035 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221460035 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221460035 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[21\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[21\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221460035 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221460035 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221460035 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221460035 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221460035 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221460035 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o2\[20\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o2\[20\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221460035 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221460035 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221460035 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221460035 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1744221460055 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1744221460055 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1744221460058 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744221460081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.693 " "Worst-case setup slack is 12.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221460137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221460137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.693               0.000 clk  " "   12.693               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221460137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744221460137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.219 " "Worst-case hold slack is 0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221460148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221460148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 clk  " "    0.219               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221460148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744221460148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744221460152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744221460155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.412 " "Worst-case minimum pulse width slack is 9.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221460160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221460160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.412               0.000 clk  " "    9.412               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221460160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744221460160 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 312 synchronizer chains. " "Report Metastability: Found 312 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221460270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 312 " "Number of Synchronizer Chains Found: 312" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221460270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221460270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221460270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.631 ns " "Worst Case Available Settling Time: 16.631 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221460270 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221460270 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744221460270 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744221460275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744221460306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744221460909 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder\|Re_o1\[21\] MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder\|Re_o1\[21\] is being clocked by MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461192 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[21\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[21\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461192 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461192 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[21\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[21\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461192 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461192 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461192 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o2\[20\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o2\[20\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461192 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461192 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461193 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461193 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1744221461202 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1744221461202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.189 " "Worst-case setup slack is 13.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.189               0.000 clk  " "   13.189               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744221461238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk  " "    0.182               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744221461248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744221461252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744221461258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.439 " "Worst-case minimum pulse width slack is 9.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.439               0.000 clk  " "    9.439               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744221461263 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 312 synchronizer chains. " "Report Metastability: Found 312 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221461362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 312 " "Number of Synchronizer Chains Found: 312" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221461362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221461362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221461362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.949 ns " "Worst Case Available Settling Time: 16.949 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221461362 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221461362 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744221461362 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744221461371 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder\|Re_o1\[21\] MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder\|Re_o1\[21\] is being clocked by MODIFY_FFT:MODIFY_FFT\|final_state:final_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461526 "|top_module|MODIFY_FFT:MODIFY_FFT|final_state:final_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[21\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[21\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[7\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461526 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[7].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[6\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461526 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[6].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[21\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[21\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[5\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461526 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[5].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[4\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461526 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461526 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[4].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[3\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461527 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461527 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[3].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o2\[20\] MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|RADIX:radix2_inst\|adder:adder_inst\|Re_o2\[20\] is being clocked by MODIFY_FFT:MODIFY_FFT\|inter_state:processor\[2\].inter_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461527 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461527 "|top_module|MODIFY_FFT:MODIFY_FFT|inter_state:processor[2].inter_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|RADIX_WITH_NO_MULTIPLIER:modify_radix2_inst\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|first_state:first_state_ins\|demultiplexor:demux_inst\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744221461527 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744221461527 "|top_module|MODIFY_FFT:MODIFY_FFT|first_state:first_state_ins|demultiplexor:demux_inst|out_valid"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1744221461533 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1744221461533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.974 " "Worst-case setup slack is 15.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.974               0.000 clk  " "   15.974               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744221461542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.074 " "Worst-case hold slack is 0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 clk  " "    0.074               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744221461550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744221461554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744221461557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.199 " "Worst-case minimum pulse width slack is 9.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199               0.000 clk  " "    9.199               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744221461560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744221461560 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 312 synchronizer chains. " "Report Metastability: Found 312 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221461637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 312 " "Number of Synchronizer Chains Found: 312" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221461637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221461637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221461637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.089 ns " "Worst Case Available Settling Time: 18.089 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221461637 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744221461637 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744221461637 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744221461968 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744221461973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744221462042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 20:57:42 2025 " "Processing ended: Wed Apr 09 20:57:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744221462042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744221462042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744221462042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744221462042 ""}
