#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  6 18:24:50 2019
# Process ID: 26032
# Current directory: C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5820 C:\Users\taylan\iCloudDrive\Fall2019\CMPEN331\Labs\Lab3\Lab3_Unal\Lab3_Unal.xpr
# Log file: C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/vivado.log
# Journal file: C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 869.500 ; gain = 226.957
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstructMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim'
"xelab -wto e153842f42e348b4ad69e2c5a3607096 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e153842f42e348b4ad69e2c5a3607096 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 128 into 'instr_mem' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:39]
WARNING: [VRFC 10-3705] select index 132 into 'instr_mem' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:40]
WARNING: [VRFC 10-3705] select index 136 into 'instr_mem' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim/xsim.dir/CPU_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim/xsim.dir/CPU_Test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  6 18:32:55 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  6 18:32:55 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 896.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 928.063 ; gain = 24.680
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 928.063 ; gain = 31.199
set_property top CPU [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 933.184 ; gain = 5.121
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstructMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim'
"xelab -wto e153842f42e348b4ad69e2c5a3607096 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e153842f42e348b4ad69e2c5a3607096 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 128 into 'instr_mem' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:39]
WARNING: [VRFC 10-3705] select index 132 into 'instr_mem' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:40]
WARNING: [VRFC 10-3705] select index 136 into 'instr_mem' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 933.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module InstructMem
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module ControlMux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IDEXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim'
"xelab -wto e153842f42e348b4ad69e2c5a3607096 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e153842f42e348b4ad69e2c5a3607096 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 100 into 'if_idout' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:29]
WARNING: [VRFC 10-3705] select index 104 into 'if_idout' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:30]
WARNING: [VRFC 10-3705] select index 108 into 'if_idout' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:31]
WARNING: [VRFC 10-3705] select index 112 into 'if_idout' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:32]
WARNING: [VRFC 10-3705] select index 116 into 'if_idout' is out of bounds [C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.srcs/sources_1/new/CPU.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructMem
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ControlMux
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEXE
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 942.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: The cloud file provider exited unexpectedly: "C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim/compile.log"
archive_project C:/Users/taylan/Desktop/Lab3_Unal.xpr.zip -temp_dir C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/.Xil/Vivado-26032-XPS -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/.Xil/Vivado-26032-XPS' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/.Xil/Vivado-26032-XPS/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/taylan/Desktop/Lab3_Unal.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.742 ; gain = 54.254
launch_simulation
boost::filesystem::remove: The cloud file provider exited unexpectedly: "C:/Users/taylan/iCloudDrive/Fall2019/CMPEN331/Labs/Lab3/Lab3_Unal/Lab3_Unal.sim/sim_1/behav/xsim/compile.log"
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 19:03:25 2019...
