Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.1.259.1

Sat Jun 21 21:14:39 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 8_High-Performance_1.0V -hsp m -pwrprd -html -rpt my_soc_impl_1.twr my_soc_impl_1.udb -gui -msgset C:/fpga/my_soc/promote.xml

-------------------------------------------
Design:          my_soc
Family:          LFD2NX
Device:          LFD2NX-40
Package:         CABGA256
Performance:     8_High-Performance_1.0V
Package Status:                     Final          Version 4
Performance Hardware Data Status :   Final Version 107.1
-------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade 8_High-Performance_1.0V Corner at 85 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Setup at Speed Grade 8_High-Performance_1.0V Corner at 0 Degrees
        3.1  Clock Summary
        3.2  Endpoint slacks
        3.3  Detailed Report
    4  Hold at Speed Grade m Corner at 0 Degrees
        4.1  Endpoint slacks
        4.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 
create_generated_clock -name {pll0_inst_clkop_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 6 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 
create_clock -name {osc0_inst_hf_clk_out_o} -period 55.556 -waveform {0.000 27.778} [get_pins osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst/HFCLKOUT]

Operating conditions:
--------------------
ldc_set_vcc -bank 0 1.8
    Bank 0 voltage: 1.8 V
ldc_set_vcc -bank 1 3.3
    Bank 1 voltage: 3.3 V
ldc_set_vcc -bank 2 3.3
    Bank 2 voltage: 3.3 V
ldc_set_vcc -bank 6 3.3
    Bank 6 voltage: 3.3 V
ldc_set_vcc -bank 3 1.8
    Bank 3 voltage: 1.8 V
ldc_set_vcc -bank 4 1.8
    Bank 4 voltage: 1.8 V
ldc_set_vcc -bank 5 1.8
    Bank 5 voltage: 1.8 V
ldc_set_vcc -bank 7 3.3
    Bank 7 voltage: 3.3 V

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 96.6417%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade 8_High-Performance_1.0V Corner at 85 Degrees    Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Setup at Speed Grade 8_High-Performance_1.0V Corner at 0 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_79/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_80/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_81/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_82/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_83/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_84/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_85/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_86/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_87/Q                           
                                        |          No required time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_88/Q                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        33
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_74/secured_instance_36_2/secured_instance_35_1/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_74/secured_instance_36_5/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_3/secured_instance_37_74/secured_instance_36_6/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_6/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_7/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_8/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_9/LSR                           
                                        |           No arrival time
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_in/D                           
                                        |           No arrival time
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[3].genblk1.genblk1.u_BB_data.PIC_inst_in/D                           
                                        |           No arrival time
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[2].genblk1.genblk1.u_BB_data.PIC_inst_in/D                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        17
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
led_o[0]                                |                     input
led_o[3]                                |                     input
led_o[2]                                |                     input
led_o[1]                                |                     input
led_o[4]                                |                     input
led_o[7]                                |                     input
led_o[6]                                |                     input
led_o[5]                                |                     input
rxd_i                                   |                     input
rstn_i                                  |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        25
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
cpu0_inst.riscvsmall_inst.Ib1w9tjglomgvCgAIkup60xKDx.IbCuo3aEvk5cF25j4DHzkJGG2F.NbqAaKcoy7LeAHb1                           
                                        |cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_2/secured_instance_34_17/secured_instance_81_40/JTCK
cpu0_inst.riscvsmall_inst.Ib1w9tjglomgvCgAIkup60xKDx.NbbICH                           
                                        |cpu0_inst/riscvsmall_inst/secured_instance_41_4/secured_instance_39_2/secured_instance_34_16/CLKO
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade 8_High-Performance_1.0V Corner at 85 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "pll0_inst_clkop_o_net"
=======================
create_generated_clock -name {pll0_inst_clkop_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 6 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |             Target |           9.259 ns |        107.999 MHz 
                                        | Actual (all paths) |           8.698 ns |        114.969 MHz 
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4062/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           3.226 ns |        309.981 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |                     9.259 ns |             slack = 5.392 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "pll0_inst_clkos_o_net"
=======================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           5.175 ns |        193.237 MHz 
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_in/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                     9.259 ns |             slack = 3.872 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "osc0_inst_hf_clk_out_o"
=======================
create_clock -name {osc0_inst_hf_clk_out_o} -period 55.556 -waveform {0.000 27.778} [get_pins osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst/HFCLKOUT]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From osc0_inst_hf_clk_out_o            |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           4.354 ns |        229.674 MHz 
osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst/HFCLKOUT (MPW)                                                                
                                        |   (50% duty cycle) |           4.354 ns |        229.674 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA              
                                         |    0.561 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0              
                                         |    0.563 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1              
                                         |    0.616 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA              
                                         |    0.685 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0              
                                         |    0.687 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA2              
                                         |    0.688 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1              
                                         |    0.720 ns 
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4063/ADR5              
                                         |    0.722 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB              
                                         |    0.730 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA              
                                         |    0.752 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA  (EBR_CORE_EBR_CORE_R10C63)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.8% (route), 28.2% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.561 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.319                  3.060  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.701                  3.761  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.233                  3.994  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.295                  4.289  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.226                  4.515  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.596                  5.111  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.226                  5.337  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.884                  6.221  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.226                  6.447  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.536                  6.983  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.226                  7.209  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.515                  7.724  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.233                  7.957  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.166                  8.123  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.233                  8.356  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.367                  8.723  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.226                  8.949  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.504                  9.453  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.233                  9.686  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.492                 11.178  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA
                                                                   ENDPOINT             0.000                 11.178  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.242)                 11.739  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.739  
Arrival Time                                                                                               -(11.178)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.561  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0  (EBR_CORE_EBR_CORE_R10C63)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.8% (route), 28.2% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.563 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.319                  3.060  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.701                  3.761  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.233                  3.994  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.295                  4.289  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.226                  4.515  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.596                  5.111  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.226                  5.337  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.884                  6.221  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.226                  6.447  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.536                  6.983  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.226                  7.209  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.515                  7.724  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.233                  7.957  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.166                  8.123  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.233                  8.356  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.367                  8.723  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.226                  8.949  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.504                  9.453  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.233                  9.686  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.492                 11.178  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0
                                                                   ENDPOINT             0.000                 11.178  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.240)                 11.741  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.741  
Arrival Time                                                                                               -(11.178)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.563  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1  (EBR_CORE_EBR_CORE_R10C63)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.7% (route), 28.3% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.616 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.319                  3.060  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.701                  3.761  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.233                  3.994  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.295                  4.289  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.226                  4.515  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.596                  5.111  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.226                  5.337  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.884                  6.221  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.226                  6.447  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.536                  6.983  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.226                  7.209  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.515                  7.724  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.233                  7.957  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.166                  8.123  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.233                  8.356  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.367                  8.723  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.226                  8.949  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.504                  9.453  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.226                  9.679  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.446                 11.125  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1
                                                                   ENDPOINT             0.000                 11.125  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.240)                 11.741  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.741  
Arrival Time                                                                                               -(11.125)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.616  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA  (EBR_CORE_EBR_CORE_R10C59)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.685 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.319                  3.060  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.701                  3.761  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.233                  3.994  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.295                  4.289  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.226                  4.515  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.596                  5.111  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.226                  5.337  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.884                  6.221  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.226                  6.447  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.536                  6.983  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.226                  7.209  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.515                  7.724  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.233                  7.957  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.166                  8.123  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.233                  8.356  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.367                  8.723  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.226                  8.949  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.504                  9.453  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.233                  9.686  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.368                 11.054  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA
                                                                   ENDPOINT             0.000                 11.054  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.242)                 11.739  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.739  
Arrival Time                                                                                               -(11.054)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.685  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0  (EBR_CORE_EBR_CORE_R10C59)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.687 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.319                  3.060  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.701                  3.761  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.233                  3.994  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.295                  4.289  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.226                  4.515  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.596                  5.111  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.226                  5.337  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.884                  6.221  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.226                  6.447  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.536                  6.983  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.226                  7.209  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.515                  7.724  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.233                  7.957  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.166                  8.123  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.233                  8.356  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.367                  8.723  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.226                  8.949  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.504                  9.453  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.233                  9.686  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.368                 11.054  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0
                                                                   ENDPOINT             0.000                 11.054  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.240)                 11.741  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.741  
Arrival Time                                                                                               -(11.054)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.687  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA2  (EBR_CORE_EBR_CORE_R10C63)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.688 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.319                  3.060  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.701                  3.761  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.233                  3.994  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.295                  4.289  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.226                  4.515  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.596                  5.111  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.226                  5.337  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.884                  6.221  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.226                  6.447  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.536                  6.983  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.226                  7.209  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.515                  7.724  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.233                  7.957  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.166                  8.123  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.233                  8.356  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.367                  8.723  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.226                  8.949  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.504                  9.453  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.226                  9.679  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.374                 11.053  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA2
                                                                   ENDPOINT             0.000                 11.053  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.240)                 11.741  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.741  
Arrival Time                                                                                               -(11.053)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.688  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1  (EBR_CORE_EBR_CORE_R10C59)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.3% (route), 28.7% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.720 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.319                  3.060  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.701                  3.761  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.233                  3.994  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.295                  4.289  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.226                  4.515  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.596                  5.111  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.226                  5.337  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.884                  6.221  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.226                  6.447  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.536                  6.983  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.226                  7.209  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.515                  7.724  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.233                  7.957  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.166                  8.123  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.233                  8.356  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.367                  8.723  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.226                  8.949  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.504                  9.453  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.226                  9.679  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.342                 11.021  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1
                                                                   ENDPOINT             0.000                 11.021  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.240)                 11.741  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.741  
Arrival Time                                                                                               -(11.021)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.720  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4063/ADR5  (EBR_CORE_EBR_CORE_R46C54)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.722 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY         0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY             2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.723  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              -2.665                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY             2.683                  2.741  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN             0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL               0.319                  3.060  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY             0.701                  3.761  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL              0.233                  3.994  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY             0.295                  4.289  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL              0.226                  4.515  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY             0.596                  5.111  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL              0.226                  5.337  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY             0.884                  6.221  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL              0.226                  6.447  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY             0.536                  6.983  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL              0.226                  7.209  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY             0.515                  7.724  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL              0.233                  7.957  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY             0.166                  8.123  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL              0.233                  8.356  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY             0.367                  8.723  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL              0.226                  8.949  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY             0.737                  9.686  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_247/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_247/Z
                                          SLICE_R41C34B            CTOF_DEL              0.226                  9.912  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2487
                                                                   NET DELAY             1.359                 11.271  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4063/ADR5
                                                                   ENDPOINT              0.000                 11.271  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
                                                                   CONSTRAINT            0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY         0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY             2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                 11.788  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              -2.889                  8.899  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY             2.551                 11.450  1831    
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4063/CLK
                                                                   CLOCK PIN             0.000                 11.450  1       
                                                                   Uncertainty        -(0.000)                 11.450  
                                                                   Common Path Skew      0.531                 11.981  
                                                                   Setup time        -(-0.012)                 11.993  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                  11.993  
Arrival Time                                                                                                -(11.271)  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.722  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_3303/Q  (SLICE_R38C53D)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB  (EBR_CORE_EBR_CORE_R10C41)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 20
Delay Ratio      : 58.8% (route), 41.2% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.464 ns 
Path Slack       : 0.730 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1831    
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_3303/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_3303/CLK->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_3303/Q
                                          SLICE_R38C53D            REG_DEL              0.319                  3.060  10      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2942
                                                                   NET DELAY            0.777                  3.837  10      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1996/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1996/Z
                                          SLICE_R36C40B            CTOOF_DEL            0.301                  4.138  6       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_614
                                                                   NET DELAY            0.417                  4.555  6       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_977/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_977/Z
                                          SLICE_R35C46C            CTOF_DEL             0.226                  4.781  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2680
                                                                   NET DELAY            0.561                  5.342  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1988/A0->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1988/COUT
                                          SLICE_R33C50B            C0TOFCO_DEL          0.345                  5.687  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_4329
                                                                   NET DELAY            0.000                  5.687  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1987/CIN->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1987/COUT
                                          SLICE_R33C50C            FCITOFCO_DEL         0.058                  5.745  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_4328
                                                                   NET DELAY            0.000                  5.745  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1986/CIN->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1986/COUT
                                          SLICE_R33C50D            FCITOFCO_DEL         0.058                  5.803  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_4327
                                                                   NET DELAY            0.000                  5.803  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1985/CIN->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1985/COUT
                                          SLICE_R33C51A            FCITOFCO_DEL         0.058                  5.861  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_4326
                                                                   NET DELAY            0.000                  5.861  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1984/CIN->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1984/COUT
                                          SLICE_R33C51B            FCITOFCO_DEL         0.058                  5.919  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_4325
                                                                   NET DELAY            0.000                  5.919  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1983/CIN->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1983/COUT
                                          SLICE_R33C51C            FCITOFCO_DEL         0.058                  5.977  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_4324
                                                                   NET DELAY            0.000                  5.977  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1982/CIN->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1982/COUT
                                          SLICE_R33C51D            FCITOFCO_DEL         0.058                  6.035  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_4323
                                                                   NET DELAY            0.000                  6.035  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1981/CIN->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1981/COUT
                                          SLICE_R33C52A            FCITOFCO_DEL         0.058                  6.093  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_4322
                                                                   NET DELAY            0.000                  6.093  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1980/CIN->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1980/COUT
                                          SLICE_R33C52B            FCITOFCO_DEL         0.058                  6.151  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_4321
                                                                   NET DELAY            0.000                  6.151  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1979/CIN->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1979/COUT
                                          SLICE_R33C52C            FCITOFCO_DEL         0.058                  6.209  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_4320
                                                                   NET DELAY            0.000                  6.209  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1978/CIN->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_1978/S1
                                          SLICE_R33C52D            FCITOF1_DEL          0.307                  6.516  8       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[22]
                                                                   NET DELAY            0.419                  6.935  8       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_instance_23_133/A->cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_instance_23_133/Z
                                          SLICE_R31C53C            CTOF_DEL             0.233                  7.168  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_346
                                                                   NET DELAY            0.171                  7.339  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_instance_23_135/C->cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_instance_23_135/Z
                                          SLICE_R31C53A            CTOF_DEL             0.233                  7.572  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_344
                                                                   NET DELAY            0.306                  7.878  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_instance_23_128/D->cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_instance_23_128/Z
                                          SLICE_R31C52D            CTOF_DEL             0.233                  8.111  10      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_231
                                                                   NET DELAY            0.265                  8.376  10      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_instance_23_139/D->cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_instance_23_139/Z
                                          SLICE_R30C52C            CTOF_DEL             0.226                  8.602  16      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.506                  9.108  16      
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIKG8C51[0]/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk3.bridge_sm_r_RNIKG8C51[0]/Z
                                          SLICE_R25C52D            CTOF_DEL             0.233                  9.341  4       
sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/dp_wr_b
                                                                   NET DELAY            0.289                  9.630  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].no_mem_file.u_mem0/t_wr_en_b_i/A->sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].no_mem_file.u_mem0/t_wr_en_b_i/Z
                                          SLICE_R25C51A            CTOF_DEL             0.226                  9.856  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/t_wr_en_b_i
                                                                   NET DELAY            1.155                 11.011  4       
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/WEB
                                                                   ENDPOINT             0.000                 11.011  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.464                 11.914  
                                                                   Setup time        -(0.173)                 11.741  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.741  
Arrival Time                                                                                               -(11.011)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.730  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA  (EBR_CORE_EBR_CORE_R28C63)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.2% (route), 28.8% (logic)
Clock Skew       : -0.550 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.531 ns 
Path Slack       : 0.752 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.723                  2.723  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.723  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.665                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.683                  2.741  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.741  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.319                  3.060  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.701                  3.761  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.233                  3.994  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.295                  4.289  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.226                  4.515  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.596                  5.111  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.226                  5.337  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.884                  6.221  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.226                  6.447  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.536                  6.983  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.226                  7.209  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.515                  7.724  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.233                  7.957  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.166                  8.123  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.233                  8.356  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.367                  8.723  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.226                  8.949  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.504                  9.453  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.226                  9.679  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.308                 10.987  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA
                                                                   ENDPOINT             0.000                 10.987  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.529                 11.788  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.788  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.889                  8.899  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.551                 11.450  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.450  1       
                                                                   Uncertainty       -(0.000)                 11.450  
                                                                   Common Path Skew     0.531                 11.981  
                                                                   Setup time        -(0.242)                 11.739  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.739  
Arrival Time                                                                                               -(10.987)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.752  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Setup at Speed Grade 8_High-Performance_1.0V Corner at 0 Degrees
===============================================================

3.1  Clock Summary
=======================

3.1.1 Clock "pll0_inst_clkop_o_net"
=======================
create_generated_clock -name {pll0_inst_clkop_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 6 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |             Target |           9.259 ns |        107.999 MHz 
                                        | Actual (all paths) |           8.677 ns |        115.247 MHz 
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4062/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           3.226 ns |        309.981 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |                     9.259 ns |             slack = 5.408 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.2 Clock "pll0_inst_clkos_o_net"
=======================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           5.112 ns |        195.618 MHz 
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_in/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                     9.259 ns |             slack = 3.833 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.3 Clock "osc0_inst_hf_clk_out_o"
=======================
create_clock -name {osc0_inst_hf_clk_out_o} -period 55.556 -waveform {0.000 27.778} [get_pins osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst/HFCLKOUT]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From osc0_inst_hf_clk_out_o            |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           4.354 ns |        229.674 MHz 
osc0_inst/lscc_osc_inst/OSCA.u_OSC.OSCA_inst/HFCLKOUT (MPW)                                                                
                                        |   (50% duty cycle) |           4.354 ns |        229.674 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA              
                                         |    0.582 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0              
                                         |    0.584 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1              
                                         |    0.635 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA2              
                                         |    0.707 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA              
                                         |    0.707 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0              
                                         |    0.709 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1              
                                         |    0.739 ns 
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4063/ADR5              
                                         |    0.753 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA              
                                         |    0.770 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1              
                                         |    0.771 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA  (EBR_CORE_EBR_CORE_R10C63)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.6% (route), 28.4% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.582 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.323                  3.136  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.695                  3.831  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.236                  4.067  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.281                  4.348  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.229                  4.577  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.592                  5.169  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.229                  5.398  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.877                  6.275  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.229                  6.504  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.533                  7.037  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.229                  7.266  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.512                  7.778  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.229                  8.007  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.168                  8.175  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.229                  8.404  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.370                  8.774  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.229                  9.003  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.501                  9.504  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.229                  9.733  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.488                 11.221  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA
                                                                   ENDPOINT             0.000                 11.221  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.253)                 11.803  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.803  
Arrival Time                                                                                               -(11.221)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.582  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0  (EBR_CORE_EBR_CORE_R10C63)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.6% (route), 28.4% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.584 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.323                  3.136  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.695                  3.831  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.236                  4.067  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.281                  4.348  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.229                  4.577  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.592                  5.169  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.229                  5.398  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.877                  6.275  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.229                  6.504  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.533                  7.037  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.229                  7.266  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.512                  7.778  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.229                  8.007  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.168                  8.175  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.229                  8.404  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.370                  8.774  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.229                  9.003  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.501                  9.504  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.229                  9.733  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.488                 11.221  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0
                                                                   ENDPOINT             0.000                 11.221  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.251)                 11.805  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.805  
Arrival Time                                                                                               -(11.221)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.584  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1  (EBR_CORE_EBR_CORE_R10C63)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.635 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.323                  3.136  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.695                  3.831  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.236                  4.067  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.281                  4.348  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.229                  4.577  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.592                  5.169  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.229                  5.398  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.877                  6.275  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.229                  6.504  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.533                  7.037  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.229                  7.266  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.512                  7.778  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.229                  8.007  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.168                  8.175  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.229                  8.404  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.370                  8.774  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.229                  9.003  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.501                  9.504  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.229                  9.733  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.437                 11.170  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1
                                                                   ENDPOINT             0.000                 11.170  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.251)                 11.805  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.805  
Arrival Time                                                                                               -(11.170)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.635  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA2  (EBR_CORE_EBR_CORE_R10C63)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.1% (route), 28.9% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.707 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.323                  3.136  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.695                  3.831  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.236                  4.067  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.281                  4.348  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.229                  4.577  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.592                  5.169  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.229                  5.398  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.877                  6.275  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.229                  6.504  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.533                  7.037  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.229                  7.266  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.512                  7.778  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.229                  8.007  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.168                  8.175  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.229                  8.404  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.370                  8.774  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.229                  9.003  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.501                  9.504  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.229                  9.733  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.365                 11.098  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA2
                                                                   ENDPOINT             0.000                 11.098  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.251)                 11.805  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.805  
Arrival Time                                                                                               -(11.098)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.707  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA  (EBR_CORE_EBR_CORE_R10C59)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.1% (route), 28.9% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.707 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.323                  3.136  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.695                  3.831  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.236                  4.067  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.281                  4.348  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.229                  4.577  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.592                  5.169  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.229                  5.398  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.877                  6.275  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.229                  6.504  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.533                  7.037  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.229                  7.266  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.512                  7.778  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.229                  8.007  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.168                  8.175  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.229                  8.404  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.370                  8.774  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.229                  9.003  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.501                  9.504  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.229                  9.733  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.363                 11.096  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA
                                                                   ENDPOINT             0.000                 11.096  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.253)                 11.803  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.803  
Arrival Time                                                                                               -(11.096)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.707  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0  (EBR_CORE_EBR_CORE_R10C59)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.1% (route), 28.9% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.709 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.323                  3.136  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.695                  3.831  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.236                  4.067  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.281                  4.348  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.229                  4.577  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.592                  5.169  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.229                  5.398  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.877                  6.275  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.229                  6.504  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.533                  7.037  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.229                  7.266  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.512                  7.778  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.229                  8.007  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.168                  8.175  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.229                  8.404  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.370                  8.774  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.229                  9.003  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.501                  9.504  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.229                  9.733  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.363                 11.096  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0
                                                                   ENDPOINT             0.000                 11.096  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.251)                 11.805  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.805  
Arrival Time                                                                                               -(11.096)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.709  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1  (EBR_CORE_EBR_CORE_R10C59)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.0% (route), 29.0% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.739 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.323                  3.136  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.695                  3.831  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.236                  4.067  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.281                  4.348  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.229                  4.577  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.592                  5.169  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.229                  5.398  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.877                  6.275  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.229                  6.504  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.533                  7.037  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.229                  7.266  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.512                  7.778  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.229                  8.007  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.168                  8.175  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.229                  8.404  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.370                  8.774  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.229                  9.003  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.501                  9.504  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.229                  9.733  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.333                 11.066  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1
                                                                   ENDPOINT             0.000                 11.066  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.251)                 11.805  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.805  
Arrival Time                                                                                               -(11.066)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.739  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4063/ADR5  (EBR_CORE_EBR_CORE_R46C54)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 71.9% (route), 28.1% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.753 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY         0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY             2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.792  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              -2.734                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY             2.755                  2.813  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN             0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL               0.323                  3.136  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY             0.695                  3.831  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL              0.236                  4.067  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY             0.281                  4.348  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL              0.229                  4.577  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY             0.592                  5.169  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL              0.229                  5.398  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY             0.877                  6.275  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL              0.229                  6.504  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY             0.533                  7.037  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL              0.229                  7.266  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY             0.512                  7.778  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL              0.229                  8.007  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY             0.168                  8.175  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL              0.229                  8.404  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY             0.370                  8.774  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL              0.229                  9.003  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY             0.731                  9.734  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_247/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_247/Z
                                          SLICE_R41C34B            CTOF_DEL              0.229                  9.963  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2487
                                                                   NET DELAY             1.352                 11.315  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4063/ADR5
                                                                   ENDPOINT              0.000                 11.315  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
                                                                   CONSTRAINT            0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY         0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY             2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                 11.853  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              -2.963                  8.890  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY             2.619                 11.509  1831    
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4063/CLK
                                                                   CLOCK PIN             0.000                 11.509  1       
                                                                   Uncertainty        -(0.000)                 11.509  
                                                                   Common Path Skew      0.547                 12.056  
                                                                   Setup time        -(-0.012)                 12.068  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                  12.068  
Arrival Time                                                                                                -(11.315)  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                            0.753  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA  (EBR_CORE_EBR_CORE_R28C63)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 70.9% (route), 29.1% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.770 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.323                  3.136  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.695                  3.831  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.236                  4.067  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.281                  4.348  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.229                  4.577  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.592                  5.169  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.229                  5.398  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.877                  6.275  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.229                  6.504  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.533                  7.037  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.229                  7.266  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.512                  7.778  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.229                  8.007  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.168                  8.175  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.229                  8.404  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.370                  8.774  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.229                  9.003  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.501                  9.504  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.229                  9.733  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.300                 11.033  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA
                                                                   ENDPOINT             0.000                 11.033  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.253)                 11.803  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.803  
Arrival Time                                                                                               -(11.033)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.770  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q  (SLICE_R31C67B)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1  (EBR_CORE_EBR_CORE_R10C57)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 10
Delay Ratio      : 70.9% (route), 29.1% (logic)
Clock Skew       : -0.563 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.547 ns 
Path Slack       : 0.771 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.792                  2.792  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.792  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.734                  0.058  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.755                  2.813  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN            0.000                  2.813  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/Q
                                          SLICE_R31C67B            REG_DEL              0.323                  3.136  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M01_interconnect_HREADYOUT
                                                                   NET DELAY            0.695                  3.831  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/D->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNIG5G86/Z
                                          SLICE_R27C59C            CTOF_DEL             0.236                  4.067  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/N_989
                                                                   NET DELAY            0.281                  4.348  2       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/C->ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/hsel_def_Q_RNII25SE_0/Z
                                          SLICE_R27C57D            CTOF_DEL             0.229                  4.577  4       
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl0_inst_AHBL_M00_interconnect_HREADY_i_0_i
                                                                   NET DELAY            0.592                  5.169  4       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_821/Z
                                          SLICE_R33C57D            CTOF_DEL             0.229                  5.398  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_178
                                                                   NET DELAY            0.877                  6.275  13      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/C->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_4/Z
                                          SLICE_R27C42A            CTOF_DEL             0.229                  6.504  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_2902
                                                                   NET DELAY            0.533                  7.037  1       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/B->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_653/Z
                                          SLICE_R27C48C            CTOF_DEL             0.229                  7.266  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_1/secured_signal_23_227
                                                                   NET DELAY            0.512                  7.778  5       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/A->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_478/Z
                                          SLICE_R29C42C            CTOF_DEL             0.229                  8.007  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3715
                                                                   NET DELAY            0.168                  8.175  2       
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_306/Z
                                          SLICE_R29C42D            CTOF_DEL             0.229                  8.404  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3082
                                                                   NET DELAY            0.370                  8.774  12      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_257/Z
                                          SLICE_R30C40B            CTOF_DEL             0.229                  9.003  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_3086
                                                                   NET DELAY            0.501                  9.504  22      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/D->cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_instance_40_239/Z
                                          SLICE_R24C41B            CTOF_DEL             0.229                  9.733  64      
cpu0_inst/riscvsmall_inst/secured_instance_41_5/secured_signal_40_143
                                                                   NET DELAY            1.301                 11.034  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1
                                                                   ENDPOINT             0.000                 11.034  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY            2.594                 11.853  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 11.853  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                             -2.963                  8.890  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.619                 11.509  1831    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 11.509  1       
                                                                   Uncertainty       -(0.000)                 11.509  
                                                                   Common Path Skew     0.547                 12.056  
                                                                   Setup time        -(0.251)                 11.805  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 11.805  
Arrival Time                                                                                               -(11.034)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                           0.771  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
4  Hold at Speed Grade m Corner at 0 Degrees
===============================================================

4.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[16].ff_inst/DF              
                                         |    0.089 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[19].ff_inst/DF              
                                         |    0.089 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[14].ff_inst/DF              
                                         |    0.094 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[8].ff_inst/DF              
                                         |    0.094 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[23].ff_inst/DF              
                                         |    0.094 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[18].ff_inst/DF              
                                         |    0.094 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[12].ff_inst/DF              
                                         |    0.094 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pend_d1_r.ff_inst/DF              
                                         |    0.094 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[10].ff_inst/DF              
                                         |    0.094 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[6].ff_inst/DF              
                                         |    0.094 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

4.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[16].ff_inst/Q  (SLICE_R27C67B)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[16].ff_inst/DF  (SLICE_R27C65B)
Source Clock     : pll0_inst_clkos_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.279 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.088 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  381     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.398                  1.216  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[16].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.216  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[16].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[16].ff_inst/Q
                                          SLICE_R27C67B            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/p_prdata_r[16]
                                                                   NET DELAY          0.103                  1.493  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[16].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.493  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.018  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.478                  1.496  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[16].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.496  1       
                                                                   Uncertainty        0.000                  1.496  
                                                                   Common Path Skew  -0.189                  1.307  
                                                                   Hold time          0.097                  1.404  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.404  
Arrival Time                                                                                                 1.492  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.088  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[19].ff_inst/Q  (SLICE_R32C64B)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[19].ff_inst/DF  (SLICE_R32C65D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.089 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[19].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[19].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[19].ff_inst/Q
                                          SLICE_R32C64B            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[19]
                                                                   NET DELAY          0.103                  1.493  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[19].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.493  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  381     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[19].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.493  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.089  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[14].ff_inst/Q  (SLICE_R25C68D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[14].ff_inst/DF  (SLICE_R25C66C)
Source Clock     : pll0_inst_clkos_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.279 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.093 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  381     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.398                  1.216  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[14].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.216  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[14].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[14].ff_inst/Q
                                          SLICE_R25C68D            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/p_prdata_r[14]
                                                                   NET DELAY          0.108                  1.498  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[14].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.498  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.018  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.478                  1.496  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[14].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.496  1       
                                                                   Uncertainty        0.000                  1.496  
                                                                   Common Path Skew  -0.189                  1.307  
                                                                   Hold time          0.097                  1.404  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.404  
Arrival Time                                                                                                 1.497  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.093  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[8].ff_inst/Q  (SLICE_R18C66D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[8].ff_inst/DF  (SLICE_R18C65D)
Source Clock     : pll0_inst_clkos_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.279 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.093 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  381     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.398                  1.216  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[8].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.216  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[8].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[8].ff_inst/Q
                                          SLICE_R18C66D            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/p_prdata_r[8]
                                                                   NET DELAY          0.108                  1.498  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[8].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.498  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.018  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.478                  1.496  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[8].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.496  1       
                                                                   Uncertainty        0.000                  1.496  
                                                                   Common Path Skew  -0.189                  1.307  
                                                                   Hold time          0.097                  1.404  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.404  
Arrival Time                                                                                                 1.497  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.093  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[23].ff_inst/Q  (SLICE_R32C66D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[23].ff_inst/DF  (SLICE_R32C67C)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.094 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[23].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[23].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[23].ff_inst/Q
                                          SLICE_R32C66D            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[23]
                                                                   NET DELAY          0.108                  1.498  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[23].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.498  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  381     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[23].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.498  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.094  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[18].ff_inst/Q  (SLICE_R31C64D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[18].ff_inst/DF  (SLICE_R31C65B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.094 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[18].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[18].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[18].ff_inst/Q
                                          SLICE_R31C64D            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[18]
                                                                   NET DELAY          0.108                  1.498  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[18].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.498  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  381     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[18].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.498  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.094  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[12].ff_inst/Q  (SLICE_R32C64D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[12].ff_inst/DF  (SLICE_R32C66B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.094 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[12].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[12].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[12].ff_inst/Q
                                          SLICE_R32C64D            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[12]
                                                                   NET DELAY          0.108                  1.498  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[12].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.498  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  381     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[12].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.498  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.094  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_pend_r.ff_inst/Q  (SLICE_R32C68D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pend_d1_r.ff_inst/DF  (SLICE_R32C69B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.094 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_pend_r.ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_pend_r.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_pend_r.ff_inst/Q
                                          SLICE_R32C68D            REG_DEL            0.173                  1.390  2       
ahbl2apb0_inst/lscc_ahbl2apb_inst/h_pend_r
                                                                   NET DELAY          0.108                  1.498  2       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pend_d1_r.ff_inst/DF
                                                                   ENDPOINT           0.000                  1.498  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  381     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pend_d1_r.ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.498  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.094  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[10].ff_inst/Q  (SLICE_R17C66D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[10].ff_inst/DF  (SLICE_R17C66B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.094 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[10].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[10].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[10].ff_inst/Q
                                          SLICE_R17C66D            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r[10]
                                                                   NET DELAY          0.108                  1.498  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[10].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.498  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  381     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[10].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.498  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.094  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[6].ff_inst/Q  (SLICE_R27C67D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[6].ff_inst/DF  (SLICE_R27C68B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.278 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.189 ns 
Path Slack       : 0.094 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1831    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.594                 -0.181  1831    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  1.217  1831    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[6].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.217  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[6].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[6].ff_inst/Q
                                          SLICE_R27C67D            REG_DEL            0.173                  1.390  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r[6]
                                                                   NET DELAY          0.108                  1.498  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[6].ff_inst/DF
                                                                   ENDPOINT           0.000                  1.498  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.OSCA.u_OSC.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/hf_clk_out_o                               NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  381     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                           -1.488                  0.017  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  1.495  381     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[6].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  1.495  1       
                                                                   Uncertainty        0.000                  1.495  
                                                                   Common Path Skew  -0.189                  1.306  
                                                                   Hold time          0.097                  1.403  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -1.403  
Arrival Time                                                                                                 1.498  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.094  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



