Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Apr 16 19:11:45 2017
| Host         : DESKTOP-H30IADK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 9 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.642        0.000                      0                    8        0.088        0.000                      0                    8        3.000        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 40.690}     81.379          12.288          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
sysclk                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.690}     81.379          12.288          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       79.647        0.000                      0                    8        0.189        0.000                      0                    8       40.190        0.000                       0                    11  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         79.642        0.000                      0                    8        0.189        0.000                      0                    8       40.190        0.000                       0                    11  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       79.642        0.000                      0                    8        0.088        0.000                      0                    8  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         79.642        0.000                      0                    8        0.088        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.647ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.384ns = ( 77.995 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.524    clkmon0/inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/I0
                         clock pessimism              0.383    78.379    
                         clock uncertainty           -0.097    78.282    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    78.123    clkmon0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         78.123    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                 79.647    

Slack (MET) :             80.112ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.475    clkmon0/inst/seq_reg1[2]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.097    78.902    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.265    78.637    clkmon0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         78.637    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                 80.112    

Slack (MET) :             80.115ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.479    clkmon0/inst/seq_reg1[4]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.097    78.902    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.266    78.636    clkmon0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         78.636    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                 80.115    

Slack (MET) :             80.146ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.284    clkmon0/inst/seq_reg1[5]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.097    78.902    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.040    78.862    clkmon0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         78.862    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 80.146    

Slack (MET) :             80.148ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.289    clkmon0/inst/seq_reg1[3]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.097    78.902    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.043    78.859    clkmon0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         78.859    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                 80.148    

Slack (MET) :             80.157ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.265%)  route 0.623ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.623    -1.302    clkmon0/inst/seq_reg1[0]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.097    78.902    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.047    78.855    clkmon0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         78.855    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                 80.157    

Slack (MET) :             80.244ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.579    clkmon0/inst/seq_reg1[1]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.097    78.902    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.237    78.665    clkmon0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         78.665    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                 80.244    

Slack (MET) :             80.439ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.157    -1.804    clkmon0/inst/seq_reg1[6]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.097    78.902    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.267    78.635    clkmon0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         78.635    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                 80.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.967    clkmon0/inst/seq_reg1[6]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.156    clkmon0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.903    clkmon0/inst/seq_reg1[1]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.017    -1.133    clkmon0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.133    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.843ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.848    clkmon0/inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/I0
                         clock pessimism              0.565    -1.278    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.119    clkmon0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.119    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.960%)  route 0.221ns (61.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.788    clkmon0/inst/seq_reg1[0]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.075    -1.075    clkmon0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.778    clkmon0/inst/seq_reg1[5]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.078    -1.072    clkmon0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          1.072    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.778    clkmon0/inst/seq_reg1[3]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.076    -1.074    clkmon0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          1.074    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.855    clkmon0/inst/seq_reg1[4]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.156    clkmon0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.852    clkmon0/inst/seq_reg1[2]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.156    clkmon0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.379      79.224     BUFGCTRL_X0Y1    clkmon0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         81.379      79.224     BUFHCE_X0Y24     clkmon0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clkmon0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.642ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.384ns = ( 77.995 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.524    clkmon0/inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/I0
                         clock pessimism              0.383    78.379    
                         clock uncertainty           -0.101    78.277    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    78.118    clkmon0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         78.118    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                 79.642    

Slack (MET) :             80.108ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.475    clkmon0/inst/seq_reg1[2]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.265    78.632    clkmon0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         78.632    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                 80.108    

Slack (MET) :             80.110ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.479    clkmon0/inst/seq_reg1[4]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.266    78.631    clkmon0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         78.631    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                 80.110    

Slack (MET) :             80.141ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.284    clkmon0/inst/seq_reg1[5]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.040    78.857    clkmon0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         78.857    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 80.141    

Slack (MET) :             80.143ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.289    clkmon0/inst/seq_reg1[3]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.043    78.854    clkmon0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         78.854    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                 80.143    

Slack (MET) :             80.152ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.265%)  route 0.623ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.623    -1.302    clkmon0/inst/seq_reg1[0]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.047    78.850    clkmon0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         78.850    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                 80.152    

Slack (MET) :             80.239ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.579    clkmon0/inst/seq_reg1[1]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.237    78.660    clkmon0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         78.660    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                 80.239    

Slack (MET) :             80.435ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.157    -1.804    clkmon0/inst/seq_reg1[6]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.267    78.630    clkmon0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         78.630    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                 80.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.967    clkmon0/inst/seq_reg1[6]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.156    clkmon0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.903    clkmon0/inst/seq_reg1[1]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.017    -1.133    clkmon0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.133    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.843ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.848    clkmon0/inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/I0
                         clock pessimism              0.565    -1.278    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.119    clkmon0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.119    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.960%)  route 0.221ns (61.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.788    clkmon0/inst/seq_reg1[0]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.075    -1.075    clkmon0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.778    clkmon0/inst/seq_reg1[5]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.078    -1.072    clkmon0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          1.072    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.778    clkmon0/inst/seq_reg1[3]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.076    -1.074    clkmon0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          1.074    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.855    clkmon0/inst/seq_reg1[4]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.156    clkmon0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.852    clkmon0/inst/seq_reg1[2]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.156    clkmon0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.379      79.224     BUFGCTRL_X0Y1    clkmon0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         81.379      79.224     BUFHCE_X0Y24     clkmon0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X83Y146    clkmon0/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clkmon0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.642ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.384ns = ( 77.995 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.524    clkmon0/inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/I0
                         clock pessimism              0.383    78.379    
                         clock uncertainty           -0.101    78.277    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    78.118    clkmon0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         78.118    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                 79.642    

Slack (MET) :             80.108ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.475    clkmon0/inst/seq_reg1[2]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.265    78.632    clkmon0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         78.632    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                 80.108    

Slack (MET) :             80.110ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.479    clkmon0/inst/seq_reg1[4]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.266    78.631    clkmon0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         78.631    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                 80.110    

Slack (MET) :             80.141ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.284    clkmon0/inst/seq_reg1[5]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.040    78.857    clkmon0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         78.857    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 80.141    

Slack (MET) :             80.143ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.289    clkmon0/inst/seq_reg1[3]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.043    78.854    clkmon0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         78.854    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                 80.143    

Slack (MET) :             80.152ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.265%)  route 0.623ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.623    -1.302    clkmon0/inst/seq_reg1[0]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.047    78.850    clkmon0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         78.850    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                 80.152    

Slack (MET) :             80.239ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.579    clkmon0/inst/seq_reg1[1]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.237    78.660    clkmon0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         78.660    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                 80.239    

Slack (MET) :             80.435ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0_1 rise@81.379ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.157    -1.804    clkmon0/inst/seq_reg1[6]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.267    78.630    clkmon0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         78.630    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                 80.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.967    clkmon0/inst/seq_reg1[6]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.055    clkmon0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.055    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.903    clkmon0/inst/seq_reg1[1]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.017    -1.032    clkmon0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.032    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.843ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.848    clkmon0/inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/I0
                         clock pessimism              0.565    -1.278    
                         clock uncertainty            0.101    -1.176    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.017    clkmon0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.017    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.960%)  route 0.221ns (61.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.788    clkmon0/inst/seq_reg1[0]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.075    -0.974    clkmon0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.974    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.778    clkmon0/inst/seq_reg1[5]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.078    -0.971    clkmon0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.971    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.778    clkmon0/inst/seq_reg1[3]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.076    -0.973    clkmon0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.855    clkmon0/inst/seq_reg1[4]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.055    clkmon0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          1.055    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.852    clkmon0/inst/seq_reg1[2]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.055    clkmon0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.055    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.642ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.384ns = ( 77.995 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.401    -1.524    clkmon0/inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.995    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/I0
                         clock pessimism              0.383    78.379    
                         clock uncertainty           -0.101    78.277    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    78.118    clkmon0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         78.118    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                 79.642    

Slack (MET) :             80.108ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.475    clkmon0/inst/seq_reg1[2]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.265    78.632    clkmon0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         78.632    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                 80.108    

Slack (MET) :             80.110ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483    -1.479    clkmon0/inst/seq_reg1[4]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.266    78.631    clkmon0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         78.631    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                 80.110    

Slack (MET) :             80.141ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.284    clkmon0/inst/seq_reg1[5]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.040    78.857    clkmon0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         78.857    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                 80.141    

Slack (MET) :             80.143ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.289    clkmon0/inst/seq_reg1[3]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.043    78.854    clkmon0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         78.854    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                 80.143    

Slack (MET) :             80.152ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.265%)  route 0.623ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.925 r  clkmon0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.623    -1.302    clkmon0/inst/seq_reg1[0]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.047    78.850    clkmon0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         78.850    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                 80.152    

Slack (MET) :             80.239ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.579    clkmon0/inst/seq_reg1[1]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.237    78.660    clkmon0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         78.660    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                 80.239    

Slack (MET) :             80.435ns  (required time - arrival time)
  Source:                 clkmon0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_out1_clk_wiz_0 rise@81.379ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 78.446 - 81.379 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.376    -3.348    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.127    -3.221 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.840    -2.381    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.419    -1.962 r  clkmon0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.157    -1.804    clkmon0/inst/seq_reg1[6]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.379    81.379 r  
    R4                                                0.000    81.379 r  sysclk (IN)
                         net (fo=0)                   0.000    81.379    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.784 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.272 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.294    77.566    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.081    77.647 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.799    78.446    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.552    78.999    
                         clock uncertainty           -0.101    78.897    
    SLICE_X83Y146        FDRE (Setup_fdre_C_D)       -0.267    78.630    clkmon0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         78.630    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                 80.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.967    clkmon0/inst/seq_reg1[6]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.055    clkmon0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.055    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.903    clkmon0/inst/seq_reg1[1]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.017    -1.032    clkmon0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.032    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.843ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.848    clkmon0/inst/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  clkmon0/inst/clkout1_buf/I0
                         clock pessimism              0.565    -1.278    
                         clock uncertainty            0.101    -1.176    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.017    clkmon0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.017    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.960%)  route 0.221ns (61.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.788    clkmon0/inst/seq_reg1[0]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.075    -0.974    clkmon0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.974    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.778    clkmon0/inst/seq_reg1[5]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.078    -0.971    clkmon0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.971    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.141    -1.009 r  clkmon0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.778    clkmon0/inst/seq_reg1[3]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)         0.076    -0.973    clkmon0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.855    clkmon0/inst/seq_reg1[4]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.055    clkmon0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          1.055    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clkmon0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            clkmon0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.128    -1.022 r  clkmon0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.852    clkmon0/inst/seq_reg1[2]
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    clkmon0/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  clkmon0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    clkmon0/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X83Y146        FDRE                                         r  clkmon0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.271    -1.150    
                         clock uncertainty            0.101    -1.049    
    SLICE_X83Y146        FDRE (Hold_fdre_C_D)        -0.006    -1.055    clkmon0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.055    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.203    





