#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep  4 14:37:41 2023
# Process ID: 16768
# Current directory: C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.runs/synth_1/top.vds
# Journal file: C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.runs/synth_1\vivado.jou
# Running On: inm-10, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 34240 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.730 ; gain = 117.117
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ip_repo/BCP_optimized_accelerator_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20340
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'rst', assumed default net type 'wire' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/top.sv:164]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1837.922 ; gain = 407.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized0' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized0' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized1' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized1' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized2' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized2' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized3' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized3' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized4' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized4' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized5' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized5' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized6' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized6' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized7' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized7' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized8' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized8' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized9' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized9' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized10' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized10' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized11' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized11' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized12' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized12' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized13' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized13' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ClauseModule__parameterized14' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
	Parameter CLAUSE_ID bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClauseModule__parameterized14' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ClauseModule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ImplicationSelector' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ImplicationSelector.sv:26]
	Parameter FORMULA_MAX_VARIABLE bound to: 4 - type: integer 
	Parameter VARIABLE_ENCODING_LEN bound to: 3 - type: integer 
	Parameter MAX_CLAUSE_SIZE bound to: 3 - type: integer 
	Parameter VARIABLE_ASSIGNMENT_LEN bound to: 1 - type: integer 
	Parameter MAX_CLAUSE bound to: 16 - type: integer 
	Parameter CLAUSE_ID_LEN bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ImplicationSelector.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'ImplicationSelector' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ImplicationSelector.sv:26]
WARNING: [Synth 8-689] width (1) of port connection 'implication_variable_id_o' does not match port width (3) of module 'ImplicationSelector' [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/top.sv:171]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/top.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/top.sv:34]
WARNING: [Synth 8-6014] Unused sequential element CPU_OP_Code_reg was removed.  [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/top.sv:184]
WARNING: [Synth 8-6014] Unused sequential element propgate_state_reg was removed.  [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/top.sv:196]
WARNING: [Synth 8-3848] Net rst in module/entity top does not have driver. [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/top.sv:164]
WARNING: [Synth 8-7129] Port axi_reg0_i[31] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[30] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[29] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[28] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[27] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[26] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[25] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[24] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[23] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[22] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[21] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[20] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[19] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[18] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[17] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[16] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg0_i[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[31] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[30] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[29] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[28] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[27] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[26] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[25] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[24] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[23] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[22] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[21] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[20] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[19] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[18] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[17] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[16] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg1_i[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[31] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[30] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[29] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[28] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[27] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[26] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[25] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[24] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[23] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[22] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[21] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[20] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[19] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[18] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[17] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[16] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg2_i[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[31] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[30] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[29] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[28] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[27] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[26] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[25] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[24] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[23] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[22] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[21] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[20] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[19] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[18] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[17] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[16] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_reg3_i[14] in module top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1945.750 ; gain = 515.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1945.750 ; gain = 515.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1945.750 ; gain = 515.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ImplicationSelector'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
               FIND_IMPL |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ImplicationSelector'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
          UPDATE_CLAUSES |                              001 |                             0001
     PROPAGATE_DECISIONS |                              010 |                             0011
                EVALUATE |                              011 |                             0100
         GET_IMPLICATION |                              100 |                             0101
  PROPAGATE_IMPLICATIONS |                              101 |                             0110
               BACKTRACK |                              110 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1945.750 ; gain = 515.656
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 49    
	                2 Bit    Registers := 49    
	                1 Bit    Registers := 53    
+---Muxes : 
	   7 Input   32 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 99    
	   4 Input    3 Bit        Muxes := 16    
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 60    
	   4 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'implicationSelector/implication_variable_id_reg' and it is trimmed from '3' to '1' bits. [C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.srcs/sources_1/new/ImplicationSelector.sv:67]
WARNING: [Synth 8-3917] design top has port axi_reg4_o[31] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[30] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[29] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[28] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[27] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[26] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[25] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[24] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[23] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[22] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[21] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[20] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[19] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[16] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg4_o[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg5_o[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port axi_reg5_o[2] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2162.777 ; gain = 732.684
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2162.777 ; gain = 732.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2162.777 ; gain = 732.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2162.777 ; gain = 732.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2162.777 ; gain = 732.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2162.777 ; gain = 732.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2162.777 ; gain = 732.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2162.777 ; gain = 732.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2162.777 ; gain = 732.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     9|
|4     |LUT3 |   242|
|5     |LUT4 |    10|
|6     |LUT5 |    54|
|7     |LUT6 |   250|
|8     |FDRE |   307|
|9     |IBUF |    22|
|10    |OBUF |    37|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------+------+
|      |Instance                                     |Module                        |Cells |
+------+---------------------------------------------+------------------------------+------+
|1     |top                                          |                              |   934|
|2     |  \generate_clause_modules[0].clauseModule   |ClauseModule                  |    50|
|3     |  \generate_clause_modules[10].clauseModule  |ClauseModule__parameterized9  |    51|
|4     |  \generate_clause_modules[11].clauseModule  |ClauseModule__parameterized10 |    48|
|5     |  \generate_clause_modules[12].clauseModule  |ClauseModule__parameterized11 |    49|
|6     |  \generate_clause_modules[13].clauseModule  |ClauseModule__parameterized12 |    57|
|7     |  \generate_clause_modules[14].clauseModule  |ClauseModule__parameterized13 |    47|
|8     |  \generate_clause_modules[15].clauseModule  |ClauseModule__parameterized14 |    47|
|9     |  \generate_clause_modules[1].clauseModule   |ClauseModule__parameterized0  |    50|
|10    |  \generate_clause_modules[2].clauseModule   |ClauseModule__parameterized1  |    49|
|11    |  \generate_clause_modules[3].clauseModule   |ClauseModule__parameterized2  |    48|
|12    |  \generate_clause_modules[4].clauseModule   |ClauseModule__parameterized3  |    50|
|13    |  \generate_clause_modules[5].clauseModule   |ClauseModule__parameterized4  |    48|
|14    |  \generate_clause_modules[6].clauseModule   |ClauseModule__parameterized5  |    48|
|15    |  \generate_clause_modules[7].clauseModule   |ClauseModule__parameterized6  |    48|
|16    |  \generate_clause_modules[8].clauseModule   |ClauseModule__parameterized7  |    48|
|17    |  \generate_clause_modules[9].clauseModule   |ClauseModule__parameterized8  |    49|
|18    |  implicationSelector                        |ImplicationSelector           |    68|
+------+---------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2162.777 ; gain = 732.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2162.777 ; gain = 732.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2162.777 ; gain = 732.684
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2162.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2243.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ad7735eb
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2243.645 ; gain = 824.070
INFO: [Common 17-1381] The checkpoint 'C:/Users/hari-admin/Documents/Dev/Thesis/BCP_acceleration/ParallelClauseEngine/ParallelClauseEngine.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  4 14:38:32 2023...
