 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sat Mar 14 10:53:41 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.84%

  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1583   0.0000    0.3480 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0375    0.2056     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   5.7226      0.0000     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5537 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   5.7226   0.0000     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   5.7226           0.0000     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0375  -0.0004 &   0.5532 f
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                            -0.0019     0.3687
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3687 r
  library hold time                                                         0.0174     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1671


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1766   0.0000    0.3549 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0304    0.2014     0.5563 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.6861      0.0000     0.5563 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5563 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.6861             0.0000     0.5563 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5563 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.6861           0.0000     0.5563 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0304   0.0000 &   0.5563 f
  data arrival time                                                                    0.5563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  clock reconvergence pessimism                                            -0.0019     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                         0.0190     0.3884
  data required time                                                                   0.3884
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3884
  data arrival time                                                                   -0.5563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1679


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3479     0.3479
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1583   0.0000    0.3479 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0406    0.2082     0.5560 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   7.0748      0.0000     0.5560 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5560 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   7.0748    0.0000     0.5560 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5560 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   7.0748           0.0000     0.5560 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0406  -0.0014 &   0.5546 f
  data arrival time                                                                    0.5546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                            -0.0019     0.3687
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3687 r
  library hold time                                                         0.0167     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.5546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1692


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1507   0.0000    0.3322 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0320    0.2005     0.5327 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   3.3583      0.0000     0.5327 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5327 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   3.3583              0.0000     0.5327 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5327 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   3.3583           0.0000     0.5327 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0320   0.0000 &   0.5328 f
  data arrival time                                                                    0.5328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                             0.0000     0.3463
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3463 r
  library hold time                                                         0.0171     0.3634
  data required time                                                                   0.3634
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3634
  data arrival time                                                                   -0.5328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1694


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1583   0.0000    0.3491 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0432    0.2100     0.5591 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   8.2073      0.0000     0.5591 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5591 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   8.2073    0.0000     0.5591 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5591 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   8.2073            0.0000     0.5591 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0432   -0.0046 &   0.5545 f
  data arrival time                                                                    0.5545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  clock reconvergence pessimism                                            -0.0019     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.3689 r
  library hold time                                                         0.0160     0.3849
  data required time                                                                   0.3849
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3849
  data arrival time                                                                   -0.5545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1696


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3492     0.3492
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1583   0.0000    0.3492 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0498    0.2146     0.5638 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1  11.1493      0.0000     0.5638 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5638 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)  11.1493    0.0000     0.5638 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5638 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)  11.1493           0.0000     0.5638 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0498  -0.0096 &   0.5541 f
  data arrival time                                                                    0.5541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                         0.0146     0.3839
  data required time                                                                   0.3839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3839
  data arrival time                                                                   -0.5541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1702


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1583   0.0000    0.3493 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0508    0.2152     0.5645 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1  11.5682      0.0000     0.5645 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5645 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)  11.5682    0.0000     0.5645 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5645 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)  11.5682            0.0000     0.5645 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0508   -0.0106 &   0.5539 f
  data arrival time                                                                    0.5539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.3693 r
  library hold time                                                         0.0144     0.3837
  data required time                                                                   0.3837
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3837
  data arrival time                                                                   -0.5539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1702


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3441     0.3441
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1531   0.0000    0.3441 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0338    0.2022     0.5463 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   4.1418      0.0000     0.5463 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.5463 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   4.1418    0.0000     0.5463 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.5463 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   4.1418            0.0000     0.5463 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0338   -0.0005 &   0.5458 f
  data arrival time                                                                    0.5458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.3578 r
  library hold time                                                         0.0169     0.3747
  data required time                                                                   0.3747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3747
  data arrival time                                                                   -0.5458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1711


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1766   0.0000    0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0349    0.2051     0.5596 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   4.6151      0.0000     0.5596 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.5596 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   4.6151    0.0000     0.5596 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.5596 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   4.6151           0.0000     0.5596 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0349  -0.0007 &   0.5589 f
  data arrival time                                                                    0.5589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  clock reconvergence pessimism                                            -0.0019     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.3696 r
  library hold time                                                         0.0179     0.3876
  data required time                                                                   0.3876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3876
  data arrival time                                                                   -0.5589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1713


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1583   0.0000    0.3494 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0521    0.2161     0.5655 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1  12.1385      0.0000     0.5655 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5655 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)  12.1385    0.0000     0.5655 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5655 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)  12.1385           0.0000     0.5655 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0521  -0.0104 &   0.5551 f
  data arrival time                                                                    0.5551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  clock reconvergence pessimism                                            -0.0019     0.3697
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.3697 r
  library hold time                                                         0.0140     0.3837
  data required time                                                                   0.3837
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3837
  data arrival time                                                                   -0.5551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1714


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3486     0.3486
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1583   0.0000    0.3486 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0449    0.2112     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   8.9431      0.0000     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5598 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   8.9431   0.0000     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   8.9431           0.0000     0.5598 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0449  -0.0036 &   0.5561 f
  data arrival time                                                                    0.5561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  clock reconvergence pessimism                                            -0.0019     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3689 r
  library hold time                                                         0.0156     0.3845
  data required time                                                                   0.3845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3845
  data arrival time                                                                   -0.5561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1716


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3441     0.3441
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1531   0.0000   0.3441 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0353   0.2034     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   4.7524     0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5475 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   4.7524    0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   4.7524           0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0353  -0.0014 &   0.5461 f
  data arrival time                                                                    0.5461

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0019     0.3576
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3576 r
  library hold time                                                         0.0166     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.5461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1718


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3440     0.3440
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1531   0.0000   0.3440 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0336   0.2020   0.5460 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   4.0358   0.0000   0.5460 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5460 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   4.0358      0.0000     0.5460 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5460 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   4.0358   0.0000   0.5460 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0336   0.0001 &   0.5461 f
  data arrival time                                                                    0.5461

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                            -0.0019     0.3572
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3572 r
  library hold time                                                         0.0170     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.5461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1719


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1507   0.0000    0.3321 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0346    0.2026     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   4.4560      0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5347 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   4.4560              0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   4.4560           0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0346   0.0001 &   0.5347 f
  data arrival time                                                                    0.5347

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                             0.0000     0.3463
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3463 r
  library hold time                                                         0.0165     0.3628
  data required time                                                                   0.3628
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3628
  data arrival time                                                                   -0.5347
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1719


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3440     0.3440
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1531   0.0000   0.3440 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0313   0.2001   0.5442 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   3.0526   0.0000   0.5442 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5442 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   3.0526      0.0000     0.5442 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5442 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   3.0526   0.0000   0.5442 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0313   0.0000 &   0.5442 f
  data arrival time                                                                    0.5442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3561     0.3561
  clock reconvergence pessimism                                            -0.0019     0.3542
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                         0.0175     0.3717
  data required time                                                                   0.3717
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3717
  data arrival time                                                                   -0.5442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1725


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3441     0.3441
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1531   0.0000    0.3441 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0342    0.2025     0.5466 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   4.3005      0.0000     0.5466 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5466 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   4.3005    0.0000     0.5466 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5466 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   4.3005           0.0000     0.5466 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0342   0.0001 &   0.5467 f
  data arrival time                                                                    0.5467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  clock reconvergence pessimism                                            -0.0019     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.3573 r
  library hold time                                                         0.0169     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.5467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1725


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1583   0.0000    0.3494 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0538    0.2173     0.5666 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1  12.9229      0.0000     0.5666 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5666 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)  12.9229    0.0000     0.5666 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5666 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)  12.9229           0.0000     0.5666 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0538  -0.0105 &   0.5561 f
  data arrival time                                                                    0.5561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  clock reconvergence pessimism                                            -0.0019     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.3696 r
  library hold time                                                         0.0136     0.3832
  data required time                                                                   0.3832
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3832
  data arrival time                                                                   -0.5561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1729


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1583   0.0000    0.3494 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0507    0.2151     0.5645 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1  11.5177      0.0000     0.5645 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5645 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)  11.5177    0.0000     0.5645 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5645 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)  11.5177           0.0000     0.5645 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0507  -0.0070 &   0.5576 f
  data arrival time                                                                    0.5576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  clock reconvergence pessimism                                            -0.0019     0.3697
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.3697 r
  library hold time                                                         0.0143     0.3840
  data required time                                                                   0.3840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3840
  data arrival time                                                                   -0.5576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1735


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3492     0.3492
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1583   0.0000    0.3492 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0477    0.2131     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1  10.2208      0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5623 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)  10.2208   0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)  10.2208           0.0000     0.5623 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0477  -0.0046 &   0.5577 f
  data arrival time                                                                    0.5577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                         0.0150     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.5577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1739


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3510     0.3510
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1763   0.0000    0.3510 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0321    0.2028     0.5538 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   3.4265      0.0000     0.5538 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5538 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        3.4265              0.0000     0.5538 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5538 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   3.4265            0.0000     0.5538 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0321   -0.0008 &   0.5530 f
  data arrival time                                                                    0.5530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                            -0.0019     0.3572
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3572 r
  library hold time                                                         0.0173     0.3746
  data required time                                                                   0.3746
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3746
  data arrival time                                                                   -0.5530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1784


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1766   0.0000    0.3540 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0290    0.2003     0.5543 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.0794      0.0000     0.5543 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5543 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.0794              0.0000     0.5543 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5543 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.0794           0.0000     0.5543 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0290   0.0000 &   0.5543 f
  data arrival time                                                                    0.5543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  clock reconvergence pessimism                                            -0.0019     0.3575
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3575 r
  library hold time                                                         0.0181     0.3756
  data required time                                                                   0.3756
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3756
  data arrival time                                                                   -0.5543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1787


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1765   0.0000   0.3532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0306   0.2016     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.7956     0.0000     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5548 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.7956   0.0000     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.7956           0.0000     0.5548 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0306   0.0000 &   0.5548 f
  data arrival time                                                                    0.5548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0019     0.3583
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3583 r
  library hold time                                                         0.0177     0.3759
  data required time                                                                   0.3759
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3759
  data arrival time                                                                   -0.5548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1789


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3440     0.3440
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1531   0.0000   0.3440 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0293   0.1985   0.5426 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.2039   0.0000   0.5426 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5426 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.2039      0.0000     0.5426 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5426 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.2039   0.0000   0.5426 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0293   0.0000 &   0.5426 f
  data arrival time                                                                    0.5426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  clock reconvergence pessimism                                            -0.0019     0.3471
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3471 r
  library hold time                                                         0.0163     0.3634
  data required time                                                                   0.3634
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3634
  data arrival time                                                                   -0.5426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1949   0.0000   0.3659 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0291   0.2019     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   2.1481     0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5678 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   2.1481    0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   2.1481           0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0291   0.0000 &   0.5678 f
  data arrival time                                                                    0.5678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                         0.0193     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.5678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1766   0.0000    0.3545 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0293    0.2005     0.5551 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.2235      0.0000     0.5551 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5551 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.2235   0.0000     0.5551 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5551 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.2235           0.0000     0.5551 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0293   0.0000 &   0.5551 f
  data arrival time                                                                    0.5551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3578 r
  library hold time                                                         0.0180     0.3758
  data required time                                                                   0.3758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3758
  data arrival time                                                                   -0.5551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3296     0.3296
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1507   0.0000    0.3296 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0301    0.1990     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.5382      0.0000     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5286 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.5382              0.0000     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.5382           0.0000     0.5286 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0301   0.0000 &   0.5286 f
  data arrival time                                                                    0.5286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3351     0.3351
  clock reconvergence pessimism                                            -0.0019     0.3332
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3332 r
  library hold time                                                         0.0160     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1948   0.0000   0.3654 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0290   0.2018     0.5672 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.0984     0.0000     0.5672 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5672 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.0984   0.0000     0.5672 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5672 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.0984           0.0000     0.5672 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0290   0.0000 &   0.5672 f
  data arrival time                                                                    0.5672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                            -0.0019     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                         0.0193     0.3878
  data required time                                                                   0.3878
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3878
  data arrival time                                                                   -0.5672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1766   0.0000   0.3548 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0295   0.2007     0.5555 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   2.3226     0.0000     0.5555 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5555 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   2.3226   0.0000     0.5555 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5555 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   2.3226           0.0000     0.5555 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0295   0.0000 &   0.5555 f
  data arrival time                                                                    0.5555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  clock reconvergence pessimism                                            -0.0019     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                         0.0179     0.3760
  data required time                                                                   0.3760
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3760
  data arrival time                                                                   -0.5555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3552     0.3552
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1728   0.0000    0.3552 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0300    0.2007     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.4936      0.0000     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5559 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.4936              0.0000     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.4936           0.0000     0.5559 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0300   0.0000 &   0.5560 f
  data arrival time                                                                    0.5560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3607     0.3607
  clock reconvergence pessimism                                            -0.0019     0.3588
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3588 r
  library hold time                                                         0.0176     0.3764
  data required time                                                                   0.3764
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3764
  data arrival time                                                                   -0.5560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1647   0.0000   0.3484 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0297   0.1998     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.3611     0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.5483 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.3611          0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.3611           0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0297   0.0000 &   0.5483 f
  data arrival time                                                                    0.5483

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3535     0.3535
  clock reconvergence pessimism                                            -0.0019     0.3516
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3516 r
  library hold time                                                         0.0171     0.3687
  data required time                                                                   0.3687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3687
  data arrival time                                                                   -0.5483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3309     0.3309
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1507   0.0000    0.3309 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0303    0.1991     0.5300 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.6144      0.0000     0.5300 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5300 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.6144              0.0000     0.5300 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5300 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.6144           0.0000     0.5300 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0303   0.0000 &   0.5301 f
  data arrival time                                                                    0.5301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3362     0.3362
  clock reconvergence pessimism                                            -0.0019     0.3343
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.3343 r
  library hold time                                                         0.0159     0.3503
  data required time                                                                   0.3503
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3503
  data arrival time                                                                   -0.5301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3433     0.3433
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1531   0.0000   0.3433 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0297   0.1989   0.5422 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.3728   0.0000   0.5422 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5422 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.3728      0.0000     0.5422 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5422 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.3728   0.0000   0.5422 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0297   0.0000 &   0.5422 f
  data arrival time                                                                    0.5422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  clock reconvergence pessimism                                            -0.0019     0.3461
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3461 r
  library hold time                                                         0.0162     0.3624
  data required time                                                                   0.3624
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3624
  data arrival time                                                                   -0.5422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3450     0.3450
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1583   0.0000   0.3450 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0295   0.1991     0.5441 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.2733     0.0000     0.5441 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.5441 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.2733          0.0000     0.5441 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.5441 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.2733           0.0000     0.5441 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0295   0.0000 &   0.5442 f
  data arrival time                                                                    0.5442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  clock reconvergence pessimism                                            -0.0019     0.3477
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.3477 r
  library hold time                                                         0.0167     0.3644
  data required time                                                                   0.3644
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3644
  data arrival time                                                                   -0.5442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1766   0.0000    0.3554 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0300    0.2011     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.5103      0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5564 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.5103              0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.5103           0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0300   0.0000 &   0.5565 f
  data arrival time                                                                    0.5565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3606     0.3606
  clock reconvergence pessimism                                            -0.0019     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3587 r
  library hold time                                                         0.0178     0.3765
  data required time                                                                   0.3765
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3765
  data arrival time                                                                   -0.5565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1765   0.0000   0.3532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0301   0.2012   0.5543 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.5466   0.0000   0.5543 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5543 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.5466      0.0000     0.5543 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5543 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.5466   0.0000   0.5543 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0301   0.0000 &   0.5543 f
  data arrival time                                                                    0.5543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3584     0.3584
  clock reconvergence pessimism                                            -0.0019     0.3565
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3565 r
  library hold time                                                         0.0178     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.5543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1766   0.0000   0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0300   0.2011     0.5557 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   2.5031     0.0000     0.5557 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5557 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   2.5031   0.0000     0.5557 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5557 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   2.5031           0.0000     0.5557 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0300   0.0000 &   0.5557 f
  data arrival time                                                                    0.5557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3578 r
  library hold time                                                         0.0178     0.3757
  data required time                                                                   0.3757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3757
  data arrival time                                                                   -0.5557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1766   0.0000   0.3541 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0299   0.2010     0.5552 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   2.4685     0.0000     0.5552 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5552 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   2.4685   0.0000     0.5552 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5552 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   2.4685           0.0000     0.5552 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0299   0.0000 &   0.5552 f
  data arrival time                                                                    0.5552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  clock reconvergence pessimism                                            -0.0019     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3573 r
  library hold time                                                         0.0178     0.3751
  data required time                                                                   0.3751
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3751
  data arrival time                                                                   -0.5552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3433     0.3433
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1531   0.0000   0.3433 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0303   0.1994   0.5427 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   2.6405   0.0000   0.5427 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5427 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   2.6405      0.0000     0.5427 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5427 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   2.6405   0.0000   0.5427 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0303   0.0000 &   0.5427 f
  data arrival time                                                                    0.5427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3485     0.3485
  clock reconvergence pessimism                                            -0.0019     0.3465
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3465 r
  library hold time                                                         0.0161     0.3627
  data required time                                                                   0.3627
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3627
  data arrival time                                                                   -0.5427
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3456     0.3456
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.1583   0.0000    0.3456 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0295    0.1992     0.5448 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   2.3023      0.0000     0.5448 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.5448 f
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   2.3023          0.0000     0.5448 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.5448 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   2.3023           0.0000     0.5448 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0295   0.0000 &   0.5448 f
  data arrival time                                                                    0.5448

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  clock reconvergence pessimism                                            -0.0019     0.3481
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.3481 r
  library hold time                                                         0.0166     0.3647
  data required time                                                                   0.3647
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3647
  data arrival time                                                                   -0.5448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1947   0.0000    0.3656 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0299    0.2026     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   2.4930      0.0000     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5682 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   2.4930   0.0000     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   2.4930           0.0000     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0299   0.0000 &   0.5682 f
  data arrival time                                                                    0.5682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                         0.0191     0.3880
  data required time                                                                   0.3880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3880
  data arrival time                                                                   -0.5682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_299_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.1507   0.0000   0.3310 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0546   0.2171     0.5481 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (net)     4  13.2447     0.0000     0.5481 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (bsg_dff_width_p415_0)   0.0000     0.5481 f
  core/be/be_calculator/commit_pkt_o[77] (net)         13.2447              0.0000     0.5481 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (bsg_dff_width_p415_0)   0.0000     0.5481 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (net)  13.2447           0.0000     0.5481 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/D (DFFX1)   0.0546   0.0002 &   0.5483 f
  data arrival time                                                                    0.5483

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3552     0.3552
  clock reconvergence pessimism                                             0.0000     0.3552
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/CLK (DFFX1)          0.0000     0.3552 r
  library hold time                                                         0.0128     0.3680
  data required time                                                                   0.3680
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3680
  data arrival time                                                                   -0.5483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1941   0.0000   0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0302   0.2028     0.5681 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.6227     0.0000     0.5681 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5681 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.6227   0.0000     0.5681 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5681 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.6227           0.0000     0.5681 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0302   0.0000 &   0.5681 f
  data arrival time                                                                    0.5681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                         0.0190     0.3878
  data required time                                                                   0.3878
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3878
  data arrival time                                                                   -0.5681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1946   0.0000    0.3650 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0302    0.2028     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.6261      0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5678 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.6261   0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.6261           0.0000     0.5678 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0302   0.0000 &   0.5679 f
  data arrival time                                                                    0.5679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                            -0.0019     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                         0.0190     0.3875
  data required time                                                                   0.3875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3875
  data arrival time                                                                   -0.5679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1941   0.0000    0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0301    0.2027     0.5680 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.5792      0.0000     0.5680 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5680 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.5792   0.0000     0.5680 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5680 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.5792           0.0000     0.5680 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0301   0.0000 &   0.5680 f
  data arrival time                                                                    0.5680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                            -0.0019     0.3686
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3686 r
  library hold time                                                         0.0191     0.3876
  data required time                                                                   0.3876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3876
  data arrival time                                                                   -0.5680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1735   0.0000    0.3550 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0304    0.2011     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.6737      0.0000     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5562 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.6737              0.0000     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.6737           0.0000     0.5562 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0304   0.0000 &   0.5562 f
  data arrival time                                                                    0.5562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0019     0.3583
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3583 r
  library hold time                                                         0.0175     0.3758
  data required time                                                                   0.3758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3758
  data arrival time                                                                   -0.5562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1949   0.0000   0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0307   0.2033     0.5685 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.8598     0.0000     0.5685 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5685 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.8598    0.0000     0.5685 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5685 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.8598           0.0000     0.5685 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0307  -0.0004 &   0.5681 f
  data arrival time                                                                    0.5681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                            -0.0019     0.3687
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3687 r
  library hold time                                                         0.0189     0.3876
  data required time                                                                   0.3876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3876
  data arrival time                                                                   -0.5681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1507   0.0000    0.3292 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0308    0.1996     0.5288 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.8536      0.0000     0.5288 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.5288 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.8536              0.0000     0.5288 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.5288 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.8536           0.0000     0.5288 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0308   0.0000 &   0.5288 f
  data arrival time                                                                    0.5288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  clock reconvergence pessimism                                            -0.0019     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.3325 r
  library hold time                                                         0.0158     0.3483
  data required time                                                                   0.3483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3483
  data arrival time                                                                   -0.5288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1766   0.0000    0.3542 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0310    0.2019     0.5561 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   2.9487      0.0000     0.5561 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5561 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   2.9487   0.0000     0.5561 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5561 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   2.9487           0.0000     0.5561 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0310   0.0000 &   0.5561 f
  data arrival time                                                                    0.5561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  clock reconvergence pessimism                                            -0.0019     0.3580
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3580 r
  library hold time                                                         0.0176     0.3756
  data required time                                                                   0.3756
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3756
  data arrival time                                                                   -0.5561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1941   0.0000   0.3662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0303   0.2029     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   2.6781     0.0000     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5691 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   2.6781    0.0000     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   2.6781           0.0000     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0303   0.0000 &   0.5691 f
  data arrival time                                                                    0.5691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  clock reconvergence pessimism                                            -0.0019     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.3696 r
  library hold time                                                         0.0190     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.5691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1941   0.0000   0.3650 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0304   0.2029     0.5680 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   2.7061     0.0000     0.5680 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5680 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   2.7061   0.0000     0.5680 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5680 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   2.7061           0.0000     0.5680 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0304   0.0000 &   0.5680 f
  data arrival time                                                                    0.5680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                            -0.0019     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                         0.0190     0.3874
  data required time                                                                   0.3874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3874
  data arrival time                                                                   -0.5680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3471     0.3471
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1479   0.0000     0.3471 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0315    0.1999     0.5470 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   3.1297       0.0000     0.5470 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.5470 f
  core/be/be_calculator/exc_stage_r[12] (net)           3.1297              0.0000     0.5470 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.5470 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   3.1297             0.0000     0.5470 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0315   -0.0007 &   0.5462 f
  data arrival time                                                                    0.5462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                            -0.0019     0.3501
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.3501 r
  library hold time                                                         0.0155     0.3656
  data required time                                                                   0.3656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3656
  data arrival time                                                                   -0.5462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1507   0.0000    0.3312 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0309    0.1996     0.5308 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.8583      0.0000     0.5308 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5308 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.8583              0.0000     0.5308 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5308 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.8583           0.0000     0.5308 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0309   0.0000 &   0.5308 f
  data arrival time                                                                    0.5308

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3362     0.3362
  clock reconvergence pessimism                                            -0.0019     0.3343
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3343 r
  library hold time                                                         0.0158     0.3501
  data required time                                                                   0.3501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3501
  data arrival time                                                                   -0.5308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3432     0.3432
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1536   0.0000   0.3432 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0302   0.1993   0.5424 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.5732   0.0000   0.5424 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5424 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.5732      0.0000     0.5424 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5424 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.5732   0.0000   0.5424 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0302   0.0000 &   0.5425 f
  data arrival time                                                                    0.5425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3476     0.3476
  clock reconvergence pessimism                                            -0.0019     0.3457
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3457 r
  library hold time                                                         0.0161     0.3618
  data required time                                                                   0.3618
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3618
  data arrival time                                                                   -0.5425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1941   0.0000    0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0306    0.2031     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   2.7932      0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5684 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   2.7932   0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   2.7932           0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0306   0.0000 &   0.5684 f
  data arrival time                                                                    0.5684

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                         0.0189     0.3877
  data required time                                                                   0.3877
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3877
  data arrival time                                                                   -0.5684
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.2051    0.0000     0.3641 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0309    0.2043     0.5684 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.9384        0.0000     0.5684 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.5684 f
  core/be/be_calculator/exc_stage_r[3] (net)            2.9384              0.0000     0.5684 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.5684 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.9384              0.0000     0.5684 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0309   -0.0005 &   0.5679 f
  data arrival time                                                                    0.5679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  clock reconvergence pessimism                                            -0.0019     0.3676
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0196     0.3872
  data required time                                                                   0.3872
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3872
  data arrival time                                                                   -0.5679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3516     0.3516
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1764   0.0000   0.3516 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0317   0.2025   0.5541 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   3.2589   0.0000   0.5541 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5541 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   3.2589      0.0000     0.5541 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5541 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   3.2589   0.0000   0.5541 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0317   0.0000 &   0.5541 f
  data arrival time                                                                    0.5541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  clock reconvergence pessimism                                            -0.0019     0.3559
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.3559 r
  library hold time                                                         0.0174     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.5541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1948   0.0000    0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0306    0.2031     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.7798      0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5684 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.7798   0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.7798           0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0306   0.0000 &   0.5684 f
  data arrival time                                                                    0.5684

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                            -0.0019     0.3686
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3686 r
  library hold time                                                         0.0190     0.3876
  data required time                                                                   0.3876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3876
  data arrival time                                                                   -0.5684
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3431     0.3431
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1531   0.0000   0.3431 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0312   0.2001   0.5432 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   3.0214   0.0000   0.5432 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5432 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   3.0214      0.0000     0.5432 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5432 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   3.0214   0.0000   0.5432 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0312   0.0000 &   0.5432 f
  data arrival time                                                                    0.5432

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  clock reconvergence pessimism                                            -0.0019     0.3464
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3464 r
  library hold time                                                         0.0159     0.3623
  data required time                                                                   0.3623
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3623
  data arrival time                                                                   -0.5432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1766   0.0000   0.3547 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0331   0.2036   0.5583 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   3.8501   0.0000   0.5583 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5583 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   3.8501       0.0000     0.5583 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5583 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   3.8501   0.0000   0.5583 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0331  -0.0015 &   0.5568 f
  data arrival time                                                                    0.5568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3607     0.3607
  clock reconvergence pessimism                                            -0.0019     0.3588
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3588 r
  library hold time                                                         0.0171     0.3759
  data required time                                                                   0.3759
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3759
  data arrival time                                                                   -0.5568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3308     0.3308
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1507   0.0000    0.3308 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0311    0.1998     0.5306 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   2.9631      0.0000     0.5306 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5306 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    2.9631              0.0000     0.5306 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5306 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   2.9631           0.0000     0.5306 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0311   0.0000 &   0.5306 f
  data arrival time                                                                    0.5306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3358     0.3358
  clock reconvergence pessimism                                            -0.0019     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3339 r
  library hold time                                                         0.0158     0.3497
  data required time                                                                   0.3497
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3497
  data arrival time                                                                   -0.5306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1536   0.0000   0.3436 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0308   0.1997   0.5433 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.8164   0.0000   0.5433 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5433 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.8164      0.0000     0.5433 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5433 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.8164   0.0000   0.5433 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0308   0.0000 &   0.5434 f
  data arrival time                                                                    0.5434

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  clock reconvergence pessimism                                            -0.0019     0.3464
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3464 r
  library hold time                                                         0.0160     0.3624
  data required time                                                                   0.3624
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3624
  data arrival time                                                                   -0.5434
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1766   0.0000     0.3544 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0313    0.2022     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   3.0899       0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5566 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   3.0899             0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   3.0899            0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0313    0.0000 &   0.5566 f
  data arrival time                                                                    0.5566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  clock reconvergence pessimism                                            -0.0019     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3581 r
  library hold time                                                         0.0175     0.3757
  data required time                                                                   0.3757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3757
  data arrival time                                                                   -0.5566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3311     0.3311
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1507   0.0000    0.3311 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0319    0.2005     0.5316 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   3.3262      0.0000     0.5316 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5316 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    3.3262              0.0000     0.5316 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5316 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   3.3262           0.0000     0.5316 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0319  -0.0009 &   0.5306 f
  data arrival time                                                                    0.5306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3360     0.3360
  clock reconvergence pessimism                                            -0.0019     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                         0.0156     0.3497
  data required time                                                                   0.3497
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3497
  data arrival time                                                                   -0.5306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1507   0.0000    0.3304 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0310    0.1997     0.5301 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.9143      0.0000     0.5301 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5301 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.9143              0.0000     0.5301 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5301 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.9143           0.0000     0.5301 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0310   0.0000 &   0.5302 f
  data arrival time                                                                    0.5302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  clock reconvergence pessimism                                            -0.0019     0.3334
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3334 r
  library hold time                                                         0.0158     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1765   0.0000   0.3543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0318   0.2026   0.5569 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   3.2898   0.0000   0.5569 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5569 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   3.2898       0.0000     0.5569 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5569 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   3.2898   0.0000   0.5569 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0318  -0.0008 &   0.5560 f
  data arrival time                                                                    0.5560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  clock reconvergence pessimism                                            -0.0019     0.3576
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3576 r
  library hold time                                                         0.0174     0.3751
  data required time                                                                   0.3751
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3751
  data arrival time                                                                   -0.5560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3429     0.3429
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1531   0.0000   0.3429 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0307   0.1997   0.5426 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.7993   0.0000   0.5426 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5426 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.7993      0.0000     0.5426 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5426 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.7993   0.0000   0.5426 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0307   0.0000 &   0.5426 f
  data arrival time                                                                    0.5426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  clock reconvergence pessimism                                            -0.0019     0.3456
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3456 r
  library hold time                                                         0.0160     0.3616
  data required time                                                                   0.3616
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3616
  data arrival time                                                                   -0.5426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1531   0.0000   0.3434 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0312   0.2001   0.5435 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   3.0050   0.0000   0.5435 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5435 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   3.0050      0.0000     0.5435 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5435 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   3.0050   0.0000   0.5435 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0312   0.0000 &   0.5435 f
  data arrival time                                                                    0.5435

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3485     0.3485
  clock reconvergence pessimism                                            -0.0019     0.3466
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3466 r
  library hold time                                                         0.0159     0.3625
  data required time                                                                   0.3625
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3625
  data arrival time                                                                   -0.5435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3471     0.3471
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1479   0.0000     0.3471 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0312    0.1996     0.5467 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.9860       0.0000     0.5467 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.5467 f
  core/be/be_calculator/exc_stage_r[13] (net)           2.9860              0.0000     0.5467 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.5467 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.9860             0.0000     0.5467 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0312    0.0000 &   0.5467 f
  data arrival time                                                                    0.5467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  clock reconvergence pessimism                                            -0.0019     0.3502
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.3502 r
  library hold time                                                         0.0155     0.3657
  data required time                                                                   0.3657
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3657
  data arrival time                                                                   -0.5467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1507   0.0000    0.3292 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0333    0.2016     0.5308 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   3.9135      0.0000     0.5308 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.5308 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   3.9135              0.0000     0.5308 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.5308 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   3.9135           0.0000     0.5308 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0333   0.0001 &   0.5309 f
  data arrival time                                                                    0.5309

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3365     0.3365
  clock reconvergence pessimism                                            -0.0019     0.3346
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.3346 r
  library hold time                                                         0.0152     0.3498
  data required time                                                                   0.3498
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3498
  data arrival time                                                                   -0.5309
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1728   0.0000    0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0315    0.2020     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   3.1640      0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5566 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   3.1640              0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   3.1640           0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0315   0.0000 &   0.5566 f
  data arrival time                                                                    0.5566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  clock reconvergence pessimism                                            -0.0019     0.3584
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.3584 r
  library hold time                                                         0.0172     0.3756
  data required time                                                                   0.3756
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3756
  data arrival time                                                                   -0.5566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1946   0.0000   0.3648 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0302   0.2028     0.5676 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.6073     0.0000     0.5676 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5676 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.6073   0.0000     0.5676 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5676 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.6073           0.0000     0.5676 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0302   0.0000 &   0.5676 f
  data arrival time                                                                    0.5676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  clock reconvergence pessimism                                            -0.0019     0.3675
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3675 r
  library hold time                                                         0.0190     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.5676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1728   0.0000    0.3551 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0312    0.2018     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   3.0342      0.0000     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5569 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   3.0342              0.0000     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   3.0342           0.0000     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0312   0.0000 &   0.5569 f
  data arrival time                                                                    0.5569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  clock reconvergence pessimism                                            -0.0019     0.3585
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.3585 r
  library hold time                                                         0.0173     0.3758
  data required time                                                                   0.3758
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3758
  data arrival time                                                                   -0.5569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1765   0.0000   0.3543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0312   0.2021   0.5564 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   3.0464   0.0000   0.5564 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5564 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   3.0464       0.0000     0.5564 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5564 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   3.0464   0.0000   0.5564 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0312   0.0000 &   0.5564 f
  data arrival time                                                                    0.5564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3578 r
  library hold time                                                         0.0175     0.3753
  data required time                                                                   0.3753
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3753
  data arrival time                                                                   -0.5564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3469     0.3469
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1479   0.0000   0.3469 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0313   0.1997     0.5467 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   3.0513     0.0000     0.5467 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.5467 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    3.0513              0.0000     0.5467 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.5467 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   3.0513           0.0000     0.5467 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0313   0.0000 &   0.5467 f
  data arrival time                                                                    0.5467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  clock reconvergence pessimism                                            -0.0019     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.3500 r
  library hold time                                                         0.0155     0.3655
  data required time                                                                   0.3655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3655
  data arrival time                                                                   -0.5467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1766   0.0000    0.3540 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0315    0.2023     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   3.1688      0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5564 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   3.1688   0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   3.1688           0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0315  -0.0005 &   0.5559 f
  data arrival time                                                                    0.5559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  clock reconvergence pessimism                                            -0.0019     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3573 r
  library hold time                                                         0.0175     0.3748
  data required time                                                                   0.3748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3748
  data arrival time                                                                   -0.5559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1941   0.0000   0.3654 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0307   0.2032     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.8481     0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5686 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.8481   0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.8481           0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0307   0.0000 &   0.5686 f
  data arrival time                                                                    0.5686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                            -0.0019     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                         0.0189     0.3874
  data required time                                                                   0.3874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3874
  data arrival time                                                                   -0.5686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.2051    0.0000     0.3641 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0328    0.2058     0.5700 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   3.7598        0.0000     0.5700 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.5700 f
  core/be/be_calculator/exc_stage_r[9] (net)            3.7598              0.0000     0.5700 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.5700 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   3.7598             0.0000     0.5700 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0328   -0.0007 &   0.5692 f
  data arrival time                                                                    0.5692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.3688 r
  library hold time                                                         0.0192     0.3880
  data required time                                                                   0.3880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3880
  data arrival time                                                                   -0.5692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1766   0.0000   0.3540 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0317   0.2025     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   3.2668     0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5566 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   3.2668   0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   3.2668           0.0000     0.5566 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0317   0.0000 &   0.5566 f
  data arrival time                                                                    0.5566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  clock reconvergence pessimism                                            -0.0019     0.3580
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3580 r
  library hold time                                                         0.0174     0.3754
  data required time                                                                   0.3754
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3754
  data arrival time                                                                   -0.5566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1946   0.0000   0.3651 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0307   0.2032     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   2.8533     0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5684 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   2.8533   0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   2.8533           0.0000     0.5684 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0307   0.0000 &   0.5684 f
  data arrival time                                                                    0.5684

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  clock reconvergence pessimism                                            -0.0019     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3683 r
  library hold time                                                         0.0189     0.3872
  data required time                                                                   0.3872
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3872
  data arrival time                                                                   -0.5684
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1531   0.0000   0.3434 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0312   0.2001   0.5435 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   3.0287   0.0000   0.5435 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5435 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   3.0287      0.0000     0.5435 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5435 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   3.0287   0.0000   0.5435 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0312   0.0000 &   0.5435 f
  data arrival time                                                                    0.5435

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  clock reconvergence pessimism                                            -0.0019     0.3464
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3464 r
  library hold time                                                         0.0159     0.3623
  data required time                                                                   0.3623
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3623
  data arrival time                                                                   -0.5435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1766   0.0000   0.3540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0305   0.2015   0.5556 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.7514   0.0000   0.5556 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5556 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.7514      0.0000     0.5556 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5556 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.7514   0.0000   0.5556 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0305   0.0000 &   0.5556 f
  data arrival time                                                                    0.5556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3585     0.3585
  clock reconvergence pessimism                                            -0.0019     0.3566
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.3566 r
  library hold time                                                         0.0177     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.5556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1941   0.0000    0.3654 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0311    0.2035     0.5689 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   3.0060      0.0000     0.5689 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.5689 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   3.0060    0.0000     0.5689 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.5689 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   3.0060           0.0000     0.5689 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0311   0.0000 &   0.5689 f
  data arrival time                                                                    0.5689

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                         0.0188     0.3876
  data required time                                                                   0.3876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3876
  data arrival time                                                                   -0.5689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1537   0.0000   0.3436 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0317   0.2005   0.5441 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   3.2326   0.0000   0.5441 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5441 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   3.2326      0.0000     0.5441 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5441 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   3.2326   0.0000   0.5441 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0317   0.0000 &   0.5442 f
  data arrival time                                                                    0.5442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  clock reconvergence pessimism                                            -0.0019     0.3470
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3470 r
  library hold time                                                         0.0158     0.3628
  data required time                                                                   0.3628
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3628
  data arrival time                                                                   -0.5442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1946   0.0000    0.3651 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0310    0.2034     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   2.9550      0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5686 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   2.9550   0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   2.9550           0.0000     0.5686 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0310   0.0000 &   0.5686 f
  data arrival time                                                                    0.5686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  clock reconvergence pessimism                                            -0.0019     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3683 r
  library hold time                                                         0.0189     0.3871
  data required time                                                                   0.3871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3871
  data arrival time                                                                   -0.5686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1507   0.0000    0.3298 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0314    0.2000     0.5298 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   3.0855      0.0000     0.5298 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5298 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   3.0855              0.0000     0.5298 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5298 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   3.0855           0.0000     0.5298 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0314   0.0000 &   0.5299 f
  data arrival time                                                                    0.5299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3346     0.3346
  clock reconvergence pessimism                                            -0.0019     0.3327
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3327 r
  library hold time                                                         0.0157     0.3484
  data required time                                                                   0.3484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3484
  data arrival time                                                                   -0.5299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1766   0.0000   0.3541 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0315   0.2023   0.5564 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   3.1436   0.0000   0.5564 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5564 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   3.1436      0.0000     0.5564 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5564 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   3.1436   0.0000   0.5564 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0315   0.0000 &   0.5564 f
  data arrival time                                                                    0.5564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  clock reconvergence pessimism                                            -0.0019     0.3573
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.3573 r
  library hold time                                                         0.0175     0.3748
  data required time                                                                   0.3748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3748
  data arrival time                                                                   -0.5564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1949   0.0000   0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0326   0.2048     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   3.6738     0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5701 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   3.6738   0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   3.6738           0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0326  -0.0013 &   0.5688 f
  data arrival time                                                                    0.5688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                            -0.0019     0.3687
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3687 r
  library hold time                                                         0.0185     0.3872
  data required time                                                                   0.3872
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3872
  data arrival time                                                                   -0.5688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1949   0.0000    0.3659 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0306    0.2032     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   2.8018      0.0000     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.5690 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   2.8018   0.0000     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   2.8018           0.0000     0.5690 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0306   0.0000 &   0.5691 f
  data arrival time                                                                    0.5691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                            -0.0019     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                         0.0189     0.3874
  data required time                                                                   0.3874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3874
  data arrival time                                                                   -0.5691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1941   0.0000   0.3654 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0314   0.2037     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   3.1344     0.0000     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5691 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   3.1344   0.0000     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   3.1344           0.0000     0.5691 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0314   0.0000 &   0.5692 f
  data arrival time                                                                    0.5692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                         0.0187     0.3875
  data required time                                                                   0.3875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3875
  data arrival time                                                                   -0.5692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1766   0.0000   0.3550 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0334   0.2039   0.5588 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   3.9744   0.0000   0.5588 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5588 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   3.9744       0.0000     0.5588 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5588 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   3.9744   0.0000   0.5588 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0334  -0.0014 &   0.5574 f
  data arrival time                                                                    0.5574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3606     0.3606
  clock reconvergence pessimism                                            -0.0019     0.3587
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3587 r
  library hold time                                                         0.0171     0.3757
  data required time                                                                   0.3757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3757
  data arrival time                                                                   -0.5574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3311     0.3311
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1507   0.0000    0.3311 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0317    0.2003     0.5314 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   3.2312      0.0000     0.5314 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5314 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    3.2312              0.0000     0.5314 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5314 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   3.2312           0.0000     0.5314 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0317   0.0000 &   0.5315 f
  data arrival time                                                                    0.5315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3360     0.3360
  clock reconvergence pessimism                                            -0.0019     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                         0.0156     0.3498
  data required time                                                                   0.3498
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3498
  data arrival time                                                                   -0.5315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1949   0.0000    0.3659 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0315    0.2039     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   3.1749      0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5697 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   3.1749    0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   3.1749           0.0000     0.5697 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0315   0.0000 &   0.5698 f
  data arrival time                                                                    0.5698

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                         0.0188     0.3880
  data required time                                                                   0.3880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3880
  data arrival time                                                                   -0.5698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1764   0.0000   0.3521 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0316   0.2024   0.5545 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   3.1980   0.0000   0.5545 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5545 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   3.1980      0.0000     0.5545 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5545 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   3.1980   0.0000   0.5545 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0316   0.0000 &   0.5545 f
  data arrival time                                                                    0.5545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0019     0.3553
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.3553 r
  library hold time                                                         0.0174     0.3727
  data required time                                                                   0.3727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3727
  data arrival time                                                                   -0.5545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1941   0.0000   0.3662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0313   0.2037     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   3.1100     0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5699 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   3.1100    0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   3.1100           0.0000     0.5699 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0313   0.0000 &   0.5699 f
  data arrival time                                                                    0.5699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                         0.0188     0.3881
  data required time                                                                   0.3881
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3881
  data arrival time                                                                   -0.5699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1537   0.0000   0.3436 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0323   0.2010   0.5446 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   3.4942   0.0000   0.5446 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5446 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   3.4942      0.0000     0.5446 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5446 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   3.4942   0.0000   0.5446 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0323   0.0000 &   0.5447 f
  data arrival time                                                                    0.5447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  clock reconvergence pessimism                                            -0.0019     0.3471
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3471 r
  library hold time                                                         0.0156     0.3628
  data required time                                                                   0.3628
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3628
  data arrival time                                                                   -0.5447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.2051    0.0000     0.3641 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0316    0.2048     0.5689 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   3.2385        0.0000     0.5689 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.5689 f
  core/be/be_calculator/exc_stage_r[2] (net)            3.2385              0.0000     0.5689 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.5689 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   3.2385              0.0000     0.5689 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0316    0.0000 &   0.5689 f
  data arrival time                                                                    0.5689

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  clock reconvergence pessimism                                            -0.0019     0.3676
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0195     0.3870
  data required time                                                                   0.3870
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3870
  data arrival time                                                                   -0.5689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1764   0.0000   0.3521 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0318   0.2025   0.5546 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   3.2758   0.0000   0.5546 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5546 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   3.2758      0.0000     0.5546 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5546 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   3.2758   0.0000   0.5546 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0318   0.0000 &   0.5546 f
  data arrival time                                                                    0.5546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0019     0.3553
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3553 r
  library hold time                                                         0.0174     0.3727
  data required time                                                                   0.3727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3727
  data arrival time                                                                   -0.5546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1725   0.0000    0.3413 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0310    0.2015     0.5429 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.9280      0.0000     0.5429 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5429 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.9280              0.0000     0.5429 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5429 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.9280           0.0000     0.5429 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0310   0.0000 &   0.5429 f
  data arrival time                                                                    0.5429

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0028     0.3435
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3435 r
  library hold time                                                         0.0174     0.3609
  data required time                                                                   0.3609
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3609
  data arrival time                                                                   -0.5429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1766   0.0000   0.3544 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0304   0.2014   0.5558 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.6709   0.0000   0.5558 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.5558 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.6709       0.0000     0.5558 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.5558 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.6709   0.0000   0.5558 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0304   0.0000 &   0.5559 f
  data arrival time                                                                    0.5559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  clock reconvergence pessimism                                            -0.0019     0.3560
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3560 r
  library hold time                                                         0.0177     0.3737
  data required time                                                                   0.3737
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3737
  data arrival time                                                                   -0.5559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3414     0.3414
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1732   0.0000    0.3414 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0310    0.2016     0.5430 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.9269      0.0000     0.5430 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5430 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.9269              0.0000     0.5430 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5430 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.9269           0.0000     0.5430 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0310   0.0000 &   0.5430 f
  data arrival time                                                                    0.5430

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0028     0.3435
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.3435 r
  library hold time                                                         0.0174     0.3609
  data required time                                                                   0.3609
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3609
  data arrival time                                                                   -0.5430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1941   0.0000   0.3651 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0319   0.2042     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   3.3683     0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5692 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   3.3683   0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   3.3683           0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0319   0.0000 &   0.5693 f
  data arrival time                                                                    0.5693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  clock reconvergence pessimism                                            -0.0019     0.3684
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3684 r
  library hold time                                                         0.0186     0.3870
  data required time                                                                   0.3870
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3870
  data arrival time                                                                   -0.5693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1765   0.0000    0.3532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0339    0.2043     0.5574 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   4.2056      0.0000     0.5574 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5574 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   4.2056   0.0000     0.5574 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5574 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   4.2056           0.0000     0.5574 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0339  -0.0009 &   0.5566 f
  data arrival time                                                                    0.5566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  clock reconvergence pessimism                                            -0.0019     0.3574
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3574 r
  library hold time                                                         0.0169     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.5566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3469     0.3469
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1479   0.0000    0.3469 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0325    0.2006     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   3.5497      0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.5475 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    3.5497              0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   3.5497           0.0000     0.5475 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0325   0.0000 &   0.5476 f
  data arrival time                                                                    0.5476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  clock reconvergence pessimism                                            -0.0019     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.3500 r
  library hold time                                                         0.0152     0.3653
  data required time                                                                   0.3653
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3653
  data arrival time                                                                   -0.5476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1764   0.0000   0.3520 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0322   0.2029   0.5549 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   3.4648   0.0000   0.5549 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5549 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   3.4648      0.0000     0.5549 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5549 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   3.4648   0.0000   0.5549 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0322   0.0000 &   0.5549 f
  data arrival time                                                                    0.5549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3571     0.3571
  clock reconvergence pessimism                                            -0.0019     0.3552
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.3552 r
  library hold time                                                         0.0173     0.3725
  data required time                                                                   0.3725
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3725
  data arrival time                                                                   -0.5549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3447     0.3447
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1583   0.0000   0.3447 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0318   0.2010     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   3.2548     0.0000     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.5456 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   3.2548          0.0000     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   3.2548           0.0000     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0318   0.0000 &   0.5457 f
  data arrival time                                                                    0.5457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  clock reconvergence pessimism                                            -0.0019     0.3471
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.3471 r
  library hold time                                                         0.0161     0.3632
  data required time                                                                   0.3632
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3632
  data arrival time                                                                   -0.5457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1531   0.0000   0.3434 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0330   0.2015   0.5449 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   3.7842   0.0000   0.5449 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5449 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   3.7842      0.0000     0.5449 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5449 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   3.7842   0.0000   0.5449 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0330  -0.0007 &   0.5442 f
  data arrival time                                                                    0.5442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3482     0.3482
  clock reconvergence pessimism                                            -0.0019     0.3463
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3463 r
  library hold time                                                         0.0155     0.3618
  data required time                                                                   0.3618
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3618
  data arrival time                                                                   -0.5442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1947   0.0000   0.3652 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0325   0.2047     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.6049     0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5698 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.6049   0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.6049           0.0000     0.5698 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0325  -0.0007 &   0.5692 f
  data arrival time                                                                    0.5692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  clock reconvergence pessimism                                            -0.0019     0.3682
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3682 r
  library hold time                                                         0.0185     0.3867
  data required time                                                                   0.3867
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3867
  data arrival time                                                                   -0.5692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1537   0.0000   0.3434 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0324   0.2011   0.5445 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   3.5412   0.0000   0.5445 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5445 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   3.5412      0.0000     0.5445 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5445 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   3.5412   0.0000   0.5445 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0324   0.0000 &   0.5446 f
  data arrival time                                                                    0.5446

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  clock reconvergence pessimism                                            -0.0019     0.3465
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3465 r
  library hold time                                                         0.0156     0.3621
  data required time                                                                   0.3621
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3621
  data arrival time                                                                   -0.5446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1531   0.0000   0.3434 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0319   0.2006   0.5440 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   3.2971   0.0000   0.5440 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5440 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   3.2971      0.0000     0.5440 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5440 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   3.2971   0.0000   0.5440 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0319   0.0000 &   0.5440 f
  data arrival time                                                                    0.5440

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  clock reconvergence pessimism                                            -0.0019     0.3458
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3458 r
  library hold time                                                         0.0157     0.3615
  data required time                                                                   0.3615
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3615
  data arrival time                                                                   -0.5440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3309     0.3309
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1507   0.0000    0.3309 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0328    0.2011     0.5321 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   3.6880      0.0000     0.5321 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5321 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    3.6880              0.0000     0.5321 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5321 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   3.6880           0.0000     0.5321 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0328   0.0000 &   0.5321 f
  data arrival time                                                                    0.5321

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3360     0.3360
  clock reconvergence pessimism                                            -0.0019     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                         0.0154     0.3494
  data required time                                                                   0.3494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3494
  data arrival time                                                                   -0.5321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1507   0.0000    0.3297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0326    0.2010     0.5307 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   3.6162      0.0000     0.5307 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5307 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   3.6162              0.0000     0.5307 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5307 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   3.6162           0.0000     0.5307 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0326   0.0000 &   0.5307 f
  data arrival time                                                                    0.5307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3345     0.3345
  clock reconvergence pessimism                                            -0.0019     0.3326
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3326 r
  library hold time                                                         0.0154     0.3480
  data required time                                                                   0.3480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3480
  data arrival time                                                                   -0.5307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1766   0.0000   0.3547 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0347   0.2049   0.5596 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   4.5482   0.0000   0.5596 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5596 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   4.5482       0.0000     0.5596 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5596 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   4.5482   0.0000   0.5596 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0347  -0.0019 &   0.5577 f
  data arrival time                                                                    0.5577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0019     0.3583
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3583 r
  library hold time                                                         0.0167     0.3750
  data required time                                                                   0.3750
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3750
  data arrival time                                                                   -0.5577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3469     0.3469
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1479   0.0000     0.3469 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0334    0.2014     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   3.9543       0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.5483 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    3.9543              0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   3.9543            0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0334   -0.0006 &   0.5477 f
  data arrival time                                                                    0.5477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  clock reconvergence pessimism                                            -0.0019     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.3500 r
  library hold time                                                         0.0150     0.3650
  data required time                                                                   0.3650
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3650
  data arrival time                                                                   -0.5477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1507   0.0000    0.3313 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0327    0.2011     0.5324 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   3.6428      0.0000     0.5324 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5324 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    3.6428              0.0000     0.5324 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5324 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   3.6428           0.0000     0.5324 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0327   0.0000 &   0.5324 f
  data arrival time                                                                    0.5324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3361     0.3361
  clock reconvergence pessimism                                            -0.0019     0.3342
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3342 r
  library hold time                                                         0.0154     0.3496
  data required time                                                                   0.3496
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3496
  data arrival time                                                                   -0.5324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3431     0.3431
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1531   0.0000   0.3431 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0327   0.2013   0.5443 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   3.6433   0.0000   0.5443 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5443 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   3.6433      0.0000     0.5443 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5443 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   3.6433   0.0000   0.5443 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0327   0.0000 &   0.5444 f
  data arrival time                                                                    0.5444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  clock reconvergence pessimism                                            -0.0019     0.3458
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3458 r
  library hold time                                                         0.0156     0.3614
  data required time                                                                   0.3614
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3614
  data arrival time                                                                   -0.5444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1766   0.0000   0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0337   0.2041     0.5587 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   4.1249     0.0000     0.5587 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.5587 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   4.1249    0.0000     0.5587 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.5587 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   4.1249           0.0000     0.5587 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0337  -0.0005 &   0.5582 f
  data arrival time                                                                    0.5582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  clock reconvergence pessimism                                            -0.0019     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                         0.0170     0.3751
  data required time                                                                   0.3751
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3751
  data arrival time                                                                   -0.5582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3503     0.3503
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1858   0.0000    0.3503 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0319    0.2034     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   3.3382      0.0000     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5537 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   3.3382              0.0000     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   3.3382           0.0000     0.5537 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0319   0.0000 &   0.5537 f
  data arrival time                                                                    0.5537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3553     0.3553
  clock reconvergence pessimism                                            -0.0028     0.3525
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3525 r
  library hold time                                                         0.0180     0.3706
  data required time                                                                   0.3706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3706
  data arrival time                                                                   -0.5537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3503     0.3503
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1858   0.0000    0.3503 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0319    0.2035     0.5538 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   3.3682      0.0000     0.5538 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5538 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   3.3682              0.0000     0.5538 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5538 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   3.3682           0.0000     0.5538 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0319   0.0000 &   0.5538 f
  data arrival time                                                                    0.5538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3553     0.3553
  clock reconvergence pessimism                                            -0.0028     0.3525
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3525 r
  library hold time                                                         0.0180     0.3705
  data required time                                                                   0.3705
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3705
  data arrival time                                                                   -0.5538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1507   0.0000    0.3313 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0332    0.2015     0.5328 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   3.8772      0.0000     0.5328 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5328 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   3.8772              0.0000     0.5328 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5328 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   3.8772           0.0000     0.5328 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0332   0.0001 &   0.5328 f
  data arrival time                                                                    0.5328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3361     0.3361
  clock reconvergence pessimism                                            -0.0019     0.3342
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3342 r
  library hold time                                                         0.0153     0.3495
  data required time                                                                   0.3495
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3495
  data arrival time                                                                   -0.5328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/CLK (DFFX1)   0.1583   0.0000     0.3493 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/Q (DFFX1)    0.0333    0.2022     0.5516 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (net)     2   3.9325       0.0000     0.5516 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (bsg_dff_width_p415_0)     0.0000     0.5516 f
  core/be/be_calculator/calc_stage_r_0__irf_w_v_ (net)   3.9325             0.0000     0.5516 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (bsg_dff_width_p415_0)    0.0000     0.5516 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (net)   3.9325            0.0000     0.5516 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/D (DFFX1)   0.0333    0.0000 &   0.5516 f
  data arrival time                                                                    0.5516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                            -0.0019     0.3524
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)           0.0000     0.3524 r
  library hold time                                                         0.0158     0.3682
  data required time                                                                   0.3682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3682
  data arrival time                                                                   -0.5516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1726   0.0000    0.3413 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0323    0.2026     0.5440 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   3.5026      0.0000     0.5440 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5440 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   3.5026              0.0000     0.5440 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5440 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   3.5026           0.0000     0.5440 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0323   0.0000 &   0.5440 f
  data arrival time                                                                    0.5440

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  clock reconvergence pessimism                                            -0.0028     0.3434
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3434 r
  library hold time                                                         0.0171     0.3605
  data required time                                                                   0.3605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3605
  data arrival time                                                                   -0.5440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1507   0.0000    0.3312 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0341    0.2022     0.5335 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   4.2700      0.0000     0.5335 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5335 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   4.2700              0.0000     0.5335 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5335 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   4.2700           0.0000     0.5335 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0341   0.0001 &   0.5335 f
  data arrival time                                                                    0.5335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3369     0.3369
  clock reconvergence pessimism                                            -0.0019     0.3350
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3350 r
  library hold time                                                         0.0150     0.3500
  data required time                                                                   0.3500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3500
  data arrival time                                                                   -0.5335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1766   0.0000    0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0334    0.2038     0.5585 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   3.9666      0.0000     0.5585 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5585 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   3.9666    0.0000     0.5585 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5585 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   3.9666           0.0000     0.5585 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0334   0.0000 &   0.5585 f
  data arrival time                                                                    0.5585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3578 r
  library hold time                                                         0.0170     0.3749
  data required time                                                                   0.3749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3749
  data arrival time                                                                   -0.5585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1836


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.2051    0.0000     0.3641 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0340    0.2068     0.5709 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   4.2681        0.0000     0.5709 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.5709 f
  core/be/be_calculator/exc_stage_r[4] (net)            4.2681              0.0000     0.5709 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.5709 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   4.2681              0.0000     0.5709 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0340   -0.0007 &   0.5701 f
  data arrival time                                                                    0.5701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  clock reconvergence pessimism                                            -0.0019     0.3676
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0189     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.5701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1507   0.0000    0.3297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0346    0.2026     0.5323 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   4.4484      0.0000     0.5323 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5323 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   4.4484              0.0000     0.5323 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5323 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   4.4484           0.0000     0.5323 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0346   0.0000 &   0.5323 f
  data arrival time                                                                    0.5323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3356     0.3356
  clock reconvergence pessimism                                            -0.0019     0.3337
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3337 r
  library hold time                                                         0.0149     0.3486
  data required time                                                                   0.3486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3486
  data arrival time                                                                   -0.5323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3435     0.3435
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1535   0.0000   0.3435 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0353   0.2034   0.5469 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   4.7706   0.0000   0.5469 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5469 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   4.7706      0.0000     0.5469 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5469 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   4.7706   0.0000   0.5469 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0353  -0.0019 &   0.5450 f
  data arrival time                                                                    0.5450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3482     0.3482
  clock reconvergence pessimism                                            -0.0019     0.3463
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3463 r
  library hold time                                                         0.0150     0.3613
  data required time                                                                   0.3613
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3613
  data arrival time                                                                   -0.5450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1725   0.0000    0.3413 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0326    0.2029     0.5442 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   3.6249      0.0000     0.5442 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5442 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   3.6249              0.0000     0.5442 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5442 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   3.6249           0.0000     0.5442 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0326   0.0000 &   0.5442 f
  data arrival time                                                                    0.5442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  clock reconvergence pessimism                                            -0.0028     0.3435
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3435 r
  library hold time                                                         0.0170     0.3604
  data required time                                                                   0.3604
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3604
  data arrival time                                                                   -0.5442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3414     0.3414
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1725   0.0000    0.3414 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0328    0.2030     0.5444 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   3.7160      0.0000     0.5444 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.5444 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   3.7160              0.0000     0.5444 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.5444 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   3.7160           0.0000     0.5444 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0328   0.0000 &   0.5444 f
  data arrival time                                                                    0.5444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0028     0.3435
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.3435 r
  library hold time                                                         0.0169     0.3604
  data required time                                                                   0.3604
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3604
  data arrival time                                                                   -0.5444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.1733   0.0000   0.3547 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0340   0.2041   0.5588 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   4.2535   0.0000   0.5588 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5588 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   4.2535            0.0000     0.5588 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.5588 f
  core/be/be_checker/dispatch_pkt_o[56] (net)           4.2535              0.0000     0.5588 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.5588 f
  core/be/dispatch_pkt[56] (net)                        4.2535              0.0000     0.5588 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.5588 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)        4.2535              0.0000     0.5588 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.5588 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)   4.2535           0.0000     0.5588 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0340   0.0000 &   0.5588 f
  data arrival time                                                                    0.5588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  clock reconvergence pessimism                                            -0.0019     0.3581
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                         0.0167     0.3747
  data required time                                                                   0.3747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3747
  data arrival time                                                                   -0.5588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1941   0.0000   0.3662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0346   0.2064     0.5726 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   4.5392     0.0000     0.5726 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5726 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   4.5392    0.0000     0.5726 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5726 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   4.5392           0.0000     0.5726 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0346  -0.0010 &   0.5716 f
  data arrival time                                                                    0.5716

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                         0.0180     0.3874
  data required time                                                                   0.3874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3874
  data arrival time                                                                   -0.5716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1766   0.0000    0.3554 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0315    0.2023     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   3.1768      0.0000     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5578 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    3.1768              0.0000     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   3.1768           0.0000     0.5578 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0315   0.0000 &   0.5578 f
  data arrival time                                                                    0.5578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3553     0.3553
  clock reconvergence pessimism                                             0.0000     0.3553
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3553 r
  library hold time                                                         0.0181     0.3735
  data required time                                                                   0.3735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3735
  data arrival time                                                                   -0.5578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.1733   0.0000   0.3546 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0342   0.2043   0.5589 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2   4.3450   0.0000   0.5589 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5589 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)   4.3450            0.0000     0.5589 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.5589 f
  core/be/be_checker/dispatch_pkt_o[46] (net)           4.3450              0.0000     0.5589 f
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.5589 f
  core/be/dispatch_pkt[46] (net)                        4.3450              0.0000     0.5589 f
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.5589 f
  core/be/be_calculator/dispatch_pkt_i[46] (net)        4.3450              0.0000     0.5589 f
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.5589 f
  core/be/be_calculator/reservation_reg/data_i[46] (net)   4.3450           0.0000     0.5589 f
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0342   0.0000 &   0.5589 f
  data arrival time                                                                    0.5589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3598     0.3598
  clock reconvergence pessimism                                            -0.0019     0.3579
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.3579 r
  library hold time                                                         0.0166     0.3745
  data required time                                                                   0.3745
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3745
  data arrival time                                                                   -0.5589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3558     0.3558
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1767   0.0000   0.3558 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0327   0.2033   0.5591 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   3.6860   0.0000   0.5591 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.5591 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   3.6860       0.0000     0.5591 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.5591 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   3.6860   0.0000   0.5591 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0327   0.0000 &   0.5591 f
  data arrival time                                                                    0.5591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  clock reconvergence pessimism                                            -0.0019     0.3575
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3575 r
  library hold time                                                         0.0172     0.3747
  data required time                                                                   0.3747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3747
  data arrival time                                                                   -0.5591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1766   0.0000   0.3550 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0342   0.2045   0.5595 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   4.3328   0.0000   0.5595 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.5595 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   4.3328       0.0000     0.5595 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.5595 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   4.3328   0.0000   0.5595 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0342   0.0001 &   0.5596 f
  data arrival time                                                                    0.5596

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0019     0.3583
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3583 r
  library hold time                                                         0.0169     0.3751
  data required time                                                                   0.3751
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3751
  data arrival time                                                                   -0.5596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3486     0.3486
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1583   0.0000   0.3486 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0344   0.2031     0.5517 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2   4.4082     0.0000     0.5517 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.5517 f
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)   4.4082             0.0000     0.5517 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.5517 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)   4.4082           0.0000     0.5517 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0344   0.0000 &   0.5517 f
  data arrival time                                                                    0.5517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                            -0.0019     0.3517
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.3517 r
  library hold time                                                         0.0155     0.3672
  data required time                                                                   0.3672
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3672
  data arrival time                                                                   -0.5517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1764   0.0000   0.3519 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0344   0.2047   0.5566 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   4.4245   0.0000   0.5566 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.5566 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   4.4245      0.0000     0.5566 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.5566 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   4.4245   0.0000   0.5566 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0344   0.0001 &   0.5567 f
  data arrival time                                                                    0.5567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3571     0.3571
  clock reconvergence pessimism                                            -0.0019     0.3552
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.3552 r
  library hold time                                                         0.0168     0.3720
  data required time                                                                   0.3720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3720
  data arrival time                                                                   -0.5567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1507   0.0000    0.3310 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0333    0.2016     0.5325 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   3.9214      0.0000     0.5325 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5325 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   3.9214              0.0000     0.5325 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5325 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   3.9214           0.0000     0.5325 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0333   0.0001 &   0.5326 f
  data arrival time                                                                    0.5326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3346     0.3346
  clock reconvergence pessimism                                            -0.0019     0.3327
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.3327 r
  library hold time                                                         0.0152     0.3479
  data required time                                                                   0.3479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3479
  data arrival time                                                                   -0.5326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3535     0.3535
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1766   0.0000    0.3535 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0340    0.2044     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   4.2626      0.0000     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5579 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   4.2626   0.0000     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   4.2626           0.0000     0.5579 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0340   0.0001 &   0.5580 f
  data arrival time                                                                    0.5580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3583     0.3583
  clock reconvergence pessimism                                            -0.0019     0.3564
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.3564 r
  library hold time                                                         0.0169     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.5580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3460     0.3460
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1652   0.0000    0.3460 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0635    0.2241     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1  17.2052      0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.5701 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)  17.2052    0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)  17.2052            0.0000     0.5701 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0635   -0.0047 &   0.5654 f
  data arrival time                                                                    0.5654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  clock reconvergence pessimism                                            -0.0019     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.3689 r
  library hold time                                                         0.0114     0.3802
  data required time                                                                   0.3802
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3802
  data arrival time                                                                   -0.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1851


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.1583   0.0000    0.3493 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0349    0.2035     0.5528 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2   4.6210      0.0000     0.5528 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.5528 f
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)   4.6210             0.0000     0.5528 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.5528 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)   4.6210           0.0000     0.5528 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0349   0.0000 &   0.5528 f
  data arrival time                                                                    0.5528

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                            -0.0019     0.3523
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.3523 r
  library hold time                                                         0.0154     0.3677
  data required time                                                                   0.3677
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3677
  data arrival time                                                                   -0.5528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1766   0.0000   0.3547 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0348   0.2050   0.5597 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   4.6048   0.0000   0.5597 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5597 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   4.6048       0.0000     0.5597 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5597 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   4.6048   0.0000   0.5597 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0348  -0.0009 &   0.5588 f
  data arrival time                                                                    0.5588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  clock reconvergence pessimism                                            -0.0019     0.3569
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3569 r
  library hold time                                                         0.0167     0.3736
  data required time                                                                   0.3736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3736
  data arrival time                                                                   -0.5588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_287_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)   0.1766   0.0000   0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/Q (DFFX1)   0.0516   0.2173     0.5719 f
  core/be/be_calculator/calc_stage_reg/data_o[204] (net)     3  11.9341     0.0000     0.5719 f
  core/be/be_calculator/calc_stage_reg/data_o[204] (bsg_dff_width_p415_0)   0.0000     0.5719 f
  core/be/be_calculator/commit_pkt_o[26] (net)         11.9341              0.0000     0.5719 f
  core/be/be_calculator/calc_stage_reg/data_i[287] (bsg_dff_width_p415_0)   0.0000     0.5719 f
  core/be/be_calculator/calc_stage_reg/data_i[287] (net)  11.9341           0.0000     0.5719 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/D (DFFX1)   0.0516  -0.0030 &   0.5689 f
  data arrival time                                                                    0.5689

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  clock reconvergence pessimism                                            -0.0019     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                         0.0141     0.3836
  data required time                                                                   0.3836
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3836
  data arrival time                                                                   -0.5689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.1583   0.0000   0.3416 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0350   0.2036   0.5453 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2   4.6626   0.0000   0.5453 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5453 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)   4.6626            0.0000     0.5453 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.5453 f
  core/be/be_checker/dispatch_pkt_o[39] (net)           4.6626              0.0000     0.5453 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.5453 f
  core/be/dispatch_pkt[39] (net)                        4.6626              0.0000     0.5453 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.5453 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)        4.6626              0.0000     0.5453 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.5453 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)   4.6626           0.0000     0.5453 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0350   0.0000 &   0.5453 f
  data arrival time                                                                    0.5453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3465     0.3465
  clock reconvergence pessimism                                            -0.0019     0.3446
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.3446 r
  library hold time                                                         0.0154     0.3600
  data required time                                                                   0.3600
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3600
  data arrival time                                                                   -0.5453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1941   0.0000    0.3654 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0347    0.2064     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   4.5698      0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.5718 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   4.5698    0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   4.5698           0.0000     0.5718 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0347   0.0001 &   0.5719 f
  data arrival time                                                                    0.5719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  clock reconvergence pessimism                                            -0.0019     0.3684
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.3684 r
  library hold time                                                         0.0180     0.3864
  data required time                                                                   0.3864
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3864
  data arrival time                                                                   -0.5719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1855


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.1739   0.0000   0.3544 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0350   0.2049   0.5593 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2   4.6541   0.0000   0.5593 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5593 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)   4.6541            0.0000     0.5593 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.5593 f
  core/be/be_checker/dispatch_pkt_o[40] (net)           4.6541              0.0000     0.5593 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.5593 f
  core/be/dispatch_pkt[40] (net)                        4.6541              0.0000     0.5593 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.5593 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)        4.6541              0.0000     0.5593 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.5593 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)   4.6541           0.0000     0.5593 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0350   0.0000 &   0.5594 f
  data arrival time                                                                    0.5594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  clock reconvergence pessimism                                            -0.0019     0.3574
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.3574 r
  library hold time                                                         0.0165     0.3739
  data required time                                                                   0.3739
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3739
  data arrival time                                                                   -0.5594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1855


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3497     0.3497
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/CLK (DFFX1)   0.1583   0.0000     0.3497 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/Q (DFFX1)    0.0354    0.2039     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (net)     2   4.8055       0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (bsg_dff_width_p415_0)     0.0000     0.5536 f
  core/be/be_calculator/calc_stage_r_0__pipe_mem_v_ (net)   4.8055          0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (bsg_dff_width_p415_0)    0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (net)   4.8055            0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/D (DFFX1)   0.0354    0.0000 &   0.5536 f
  data arrival time                                                                    0.5536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  clock reconvergence pessimism                                            -0.0019     0.3528
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)           0.0000     0.3528 r
  library hold time                                                         0.0153     0.3681
  data required time                                                                   0.3681
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3681
  data arrival time                                                                   -0.5536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1856


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.1733   0.0000   0.3547 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0355   0.2053   0.5600 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2   4.8807   0.0000   0.5600 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5600 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)   4.8807            0.0000     0.5600 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.5600 f
  core/be/be_checker/dispatch_pkt_o[60] (net)           4.8807              0.0000     0.5600 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.5600 f
  core/be/dispatch_pkt[60] (net)                        4.8807              0.0000     0.5600 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.5600 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)        4.8807              0.0000     0.5600 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.5600 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)   4.8807           0.0000     0.5600 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0355   0.0000 &   0.5600 f
  data arrival time                                                                    0.5600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  clock reconvergence pessimism                                            -0.0019     0.3580
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.3580 r
  library hold time                                                         0.0163     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.5600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1766   0.0000     0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)    0.0574    0.2213     0.5759 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)     2  14.5475       0.0000     0.5759 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (bsg_dff_width_p415_0)     0.0000     0.5759 f
  core/be/be_calculator/calc_stage_r_0__serial_v_ (net)  14.5475            0.0000     0.5759 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (bsg_dff_width_p415_0)    0.0000     0.5759 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (net)  14.5475            0.0000     0.5759 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)   0.0574   -0.0080 &   0.5679 f
  data arrival time                                                                    0.5679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  clock reconvergence pessimism                                            -0.0019     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)           0.0000     0.3695 r
  library hold time                                                         0.0128     0.3822
  data required time                                                                   0.3822
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3822
  data arrival time                                                                   -0.5679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.1739   0.0000   0.3540 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0354   0.2053   0.5592 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2   4.8542   0.0000   0.5592 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5592 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)   4.8542            0.0000     0.5592 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.5592 f
  core/be/be_checker/dispatch_pkt_o[41] (net)           4.8542              0.0000     0.5592 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.5592 f
  core/be/dispatch_pkt[41] (net)                        4.8542              0.0000     0.5592 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.5592 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)        4.8542              0.0000     0.5592 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.5592 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)   4.8542           0.0000     0.5592 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0354   0.0000 &   0.5593 f
  data arrival time                                                                    0.5593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                            -0.0019     0.3572
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.3572 r
  library hold time                                                         0.0164     0.3736
  data required time                                                                   0.3736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3736
  data arrival time                                                                   -0.5593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3552     0.3552
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1767   0.0000   0.3552 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0346   0.2049   0.5601 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   4.5114   0.0000   0.5601 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5601 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   4.5114      0.0000     0.5601 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5601 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   4.5114   0.0000   0.5601 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0346  -0.0004 &   0.5597 f
  data arrival time                                                                    0.5597

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3589     0.3589
  clock reconvergence pessimism                                            -0.0019     0.3570
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3570 r
  library hold time                                                         0.0168     0.3738
  data required time                                                                   0.3738
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3738
  data arrival time                                                                   -0.5597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3435     0.3435
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1536   0.0000   0.3435 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0360   0.2040   0.5475 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   5.0735   0.0000   0.5475 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5475 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   5.0735      0.0000     0.5475 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5475 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   5.0735   0.0000   0.5475 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0360   0.0001 &   0.5476 f
  data arrival time                                                                    0.5476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3488     0.3488
  clock reconvergence pessimism                                            -0.0019     0.3469
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.3469 r
  library hold time                                                         0.0148     0.3616
  data required time                                                                   0.3616
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3616
  data arrival time                                                                   -0.5476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1860


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3420     0.3420
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/CLK (DFFX1)   0.1652   0.0000   0.3420 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/Q (DFFX1)   0.0364   0.2053   0.5473 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (net)     2   5.2524   0.0000   0.5473 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5473 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (net)   5.2524            0.0000     0.5473 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (bp_be_scheduler_02_0)    0.0000     0.5473 f
  core/be/be_checker/dispatch_pkt_o[25] (net)           5.2524              0.0000     0.5473 f
  core/be/be_checker/dispatch_pkt_o[25] (bp_be_checker_top_02_0)            0.0000     0.5473 f
  core/be/dispatch_pkt[25] (net)                        5.2524              0.0000     0.5473 f
  core/be/be_calculator/dispatch_pkt_i[25] (bp_be_calculator_top_02_0)      0.0000     0.5473 f
  core/be/be_calculator/dispatch_pkt_i[25] (net)        5.2524              0.0000     0.5473 f
  core/be/be_calculator/reservation_reg/data_i[25] (bsg_dff_width_p295_0)   0.0000     0.5473 f
  core/be/be_calculator/reservation_reg/data_i[25] (net)   5.2524           0.0000     0.5473 f
  core/be/be_calculator/reservation_reg/data_r_reg_25_/D (DFFX1)   0.0364   0.0000 &   0.5473 f
  data arrival time                                                                    0.5473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  clock reconvergence pessimism                                            -0.0019     0.3456
  core/be/be_calculator/reservation_reg/data_r_reg_25_/CLK (DFFX1)          0.0000     0.3456 r
  library hold time                                                         0.0155     0.3612
  data required time                                                                   0.3612
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3612
  data arrival time                                                                   -0.5473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1862


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3288     0.3288
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1507   0.0000    0.3288 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0413    0.2080     0.5368 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   7.3404      0.0000     0.5368 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5368 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   7.3404              0.0000     0.5368 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5368 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   7.3404           0.0000     0.5368 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0413  -0.0045 &   0.5323 f
  data arrival time                                                                    0.5323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  clock reconvergence pessimism                                            -0.0019     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3325 r
  library hold time                                                         0.0133     0.3459
  data required time                                                                   0.3459
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3459
  data arrival time                                                                   -0.5323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1864


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.1652   0.0000   0.3426 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.0358   0.2049   0.5475 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2   5.0217   0.0000   0.5475 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5475 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)   5.0217             0.0000     0.5475 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_02_0)     0.0000     0.5475 f
  core/be/be_checker/dispatch_pkt_o[6] (net)            5.0217              0.0000     0.5475 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_02_0)             0.0000     0.5475 f
  core/be/dispatch_pkt[6] (net)                         5.0217              0.0000     0.5475 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_02_0)       0.0000     0.5475 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)         5.0217              0.0000     0.5475 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.5475 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)   5.0217            0.0000     0.5475 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.0358    0.0000 &   0.5475 f
  data arrival time                                                                    0.5475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3471     0.3471
  clock reconvergence pessimism                                            -0.0019     0.3452
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.3452 r
  library hold time                                                         0.0157     0.3608
  data required time                                                                   0.3608
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3608
  data arrival time                                                                   -0.5475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1867


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)   0.1652   0.0000   0.3493 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)   0.0369   0.2057   0.5551 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)     2   5.4861   0.0000   0.5551 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5551 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (net)   5.4861            0.0000     0.5551 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (bp_be_scheduler_02_0)    0.0000     0.5551 f
  core/be/be_checker/dispatch_pkt_o[20] (net)           5.4861              0.0000     0.5551 f
  core/be/be_checker/dispatch_pkt_o[20] (bp_be_checker_top_02_0)            0.0000     0.5551 f
  core/be/dispatch_pkt[20] (net)                        5.4861              0.0000     0.5551 f
  core/be/be_calculator/dispatch_pkt_i[20] (bp_be_calculator_top_02_0)      0.0000     0.5551 f
  core/be/be_calculator/dispatch_pkt_i[20] (net)        5.4861              0.0000     0.5551 f
  core/be/be_calculator/reservation_reg/data_i[20] (bsg_dff_width_p295_0)   0.0000     0.5551 f
  core/be/be_calculator/reservation_reg/data_i[20] (net)   5.4861           0.0000     0.5551 f
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)   0.0369   0.0000 &   0.5551 f
  data arrival time                                                                    0.5551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  clock reconvergence pessimism                                            -0.0019     0.3528
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)          0.0000     0.3528 r
  library hold time                                                         0.0154     0.3682
  data required time                                                                   0.3682
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3682
  data arrival time                                                                   -0.5551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1869


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3430     0.3430
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/CLK (DFFX1)   0.1652   0.0000   0.3430 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/Q (DFFX1)   0.0359   0.2049   0.5480 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (net)     2   5.0406   0.0000   0.5480 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5480 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (net)   5.0406            0.0000     0.5480 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (bp_be_scheduler_02_0)    0.0000     0.5480 f
  core/be/be_checker/dispatch_pkt_o[29] (net)           5.0406              0.0000     0.5480 f
  core/be/be_checker/dispatch_pkt_o[29] (bp_be_checker_top_02_0)            0.0000     0.5480 f
  core/be/dispatch_pkt[29] (net)                        5.0406              0.0000     0.5480 f
  core/be/be_calculator/dispatch_pkt_i[29] (bp_be_calculator_top_02_0)      0.0000     0.5480 f
  core/be/be_calculator/dispatch_pkt_i[29] (net)        5.0406              0.0000     0.5480 f
  core/be/be_calculator/reservation_reg/data_i[29] (bsg_dff_width_p295_0)   0.0000     0.5480 f
  core/be/be_calculator/reservation_reg/data_i[29] (net)   5.0406           0.0000     0.5480 f
  core/be/be_calculator/reservation_reg/data_r_reg_29_/D (DFFX1)   0.0359   0.0000 &   0.5480 f
  data arrival time                                                                    0.5480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3481     0.3481
  clock reconvergence pessimism                                            -0.0019     0.3462
  core/be/be_calculator/reservation_reg/data_r_reg_29_/CLK (DFFX1)          0.0000     0.3462 r
  library hold time                                                         0.0148     0.3610
  data required time                                                                   0.3610
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3610
  data arrival time                                                                   -0.5480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1870


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.1733   0.0000   0.3541 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0375   0.2069   0.5610 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   5.7292   0.0000   0.5610 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5610 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   5.7292            0.0000     0.5610 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.5610 f
  core/be/be_checker/dispatch_pkt_o[57] (net)           5.7292              0.0000     0.5610 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.5610 f
  core/be/dispatch_pkt[57] (net)                        5.7292              0.0000     0.5610 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.5610 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)        5.7292              0.0000     0.5610 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.5610 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)   5.7292           0.0000     0.5610 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0375   0.0000 &   0.5610 f
  data arrival time                                                                    0.5610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  clock reconvergence pessimism                                            -0.0019     0.3581
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                         0.0159     0.3739
  data required time                                                                   0.3739
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3739
  data arrival time                                                                   -0.5610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1871


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1766   0.0000   0.3548 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0376   0.2073   0.5621 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   5.8042   0.0000   0.5621 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5621 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   5.8042      0.0000     0.5621 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5621 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   5.8042   0.0000   0.5621 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0376  -0.0008 &   0.5613 f
  data arrival time                                                                    0.5613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  clock reconvergence pessimism                                            -0.0019     0.3581
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.3581 r
  library hold time                                                         0.0161     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.5613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.1583   0.0000   0.3491 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0365   0.2048     0.5539 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2   5.2804     0.0000     0.5539 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.5539 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)   5.2804             0.0000     0.5539 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.5539 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)   5.2804           0.0000     0.5539 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0365   0.0000 &   0.5539 f
  data arrival time                                                                    0.5539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                            -0.0019     0.3517
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.3517 r
  library hold time                                                         0.0150     0.3667
  data required time                                                                   0.3667
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3667
  data arrival time                                                                   -0.5539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3453     0.3453
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/CLK (DFFX1)   0.1583   0.0000   0.3453 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/Q (DFFX1)   0.0377   0.2058   0.5511 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (net)     2   5.8037   0.0000   0.5511 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5511 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (net)   5.8037            0.0000     0.5511 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (bp_be_scheduler_02_0)    0.0000     0.5511 f
  core/be/be_checker/dispatch_pkt_o[33] (net)           5.8037              0.0000     0.5511 f
  core/be/be_checker/dispatch_pkt_o[33] (bp_be_checker_top_02_0)            0.0000     0.5511 f
  core/be/dispatch_pkt[33] (net)                        5.8037              0.0000     0.5511 f
  core/be/be_calculator/dispatch_pkt_i[33] (bp_be_calculator_top_02_0)      0.0000     0.5511 f
  core/be/be_calculator/dispatch_pkt_i[33] (net)        5.8037              0.0000     0.5511 f
  core/be/be_calculator/reservation_reg/data_i[33] (bsg_dff_width_p295_0)   0.0000     0.5511 f
  core/be/be_calculator/reservation_reg/data_i[33] (net)   5.8037           0.0000     0.5511 f
  core/be/be_calculator/reservation_reg/data_r_reg_33_/D (DFFX1)   0.0377   0.0000 &   0.5512 f
  data arrival time                                                                    0.5512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  clock reconvergence pessimism                                            -0.0019     0.3492
  core/be/be_calculator/reservation_reg/data_r_reg_33_/CLK (DFFX1)          0.0000     0.3492 r
  library hold time                                                         0.0147     0.3639
  data required time                                                                   0.3639
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3639
  data arrival time                                                                   -0.5512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3420     0.3420
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/CLK (DFFX1)   0.1652   0.0000   0.3420 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/Q (DFFX1)   0.0371   0.2059   0.5479 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (net)     2   5.5481   0.0000   0.5479 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5479 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (net)   5.5481            0.0000     0.5479 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (bp_be_scheduler_02_0)    0.0000     0.5479 f
  core/be/be_checker/dispatch_pkt_o[28] (net)           5.5481              0.0000     0.5479 f
  core/be/be_checker/dispatch_pkt_o[28] (bp_be_checker_top_02_0)            0.0000     0.5479 f
  core/be/dispatch_pkt[28] (net)                        5.5481              0.0000     0.5479 f
  core/be/be_calculator/dispatch_pkt_i[28] (bp_be_calculator_top_02_0)      0.0000     0.5479 f
  core/be/be_calculator/dispatch_pkt_i[28] (net)        5.5481              0.0000     0.5479 f
  core/be/be_calculator/reservation_reg/data_i[28] (bsg_dff_width_p295_0)   0.0000     0.5479 f
  core/be/be_calculator/reservation_reg/data_i[28] (net)   5.5481           0.0000     0.5479 f
  core/be/be_calculator/reservation_reg/data_r_reg_28_/D (DFFX1)   0.0371   0.0000 &   0.5479 f
  data arrival time                                                                    0.5479

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  clock reconvergence pessimism                                            -0.0019     0.3461
  core/be/be_calculator/reservation_reg/data_r_reg_28_/CLK (DFFX1)          0.0000     0.3461 r
  library hold time                                                         0.0145     0.3607
  data required time                                                                   0.3607
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3607
  data arrival time                                                                   -0.5479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.1733   0.0000   0.3545 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0370   0.2065   0.5610 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2   5.5310   0.0000   0.5610 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5610 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)   5.5310            0.0000     0.5610 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.5610 f
  core/be/be_checker/dispatch_pkt_o[47] (net)           5.5310              0.0000     0.5610 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.5610 f
  core/be/dispatch_pkt[47] (net)                        5.5310              0.0000     0.5610 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.5610 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)        5.5310              0.0000     0.5610 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.5610 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)   5.5310           0.0000     0.5610 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0370   0.0000 &   0.5610 f
  data arrival time                                                                    0.5610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0019     0.3577
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.3577 r
  library hold time                                                         0.0160     0.3737
  data required time                                                                   0.3737
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3737
  data arrival time                                                                   -0.5610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1873


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1767   0.0000   0.3551 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0383   0.2078   0.5630 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   6.0892   0.0000   0.5630 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5630 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   6.0892       0.0000     0.5630 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5630 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   6.0892   0.0000   0.5630 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0383  -0.0020 &   0.5610 f
  data arrival time                                                                    0.5610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  clock reconvergence pessimism                                            -0.0019     0.3574
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3574 r
  library hold time                                                         0.0159     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.5610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1877


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.1733   0.0000   0.3548 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0376   0.2070   0.5618 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   5.7719   0.0000   0.5618 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5618 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   5.7719            0.0000     0.5618 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.5618 f
  core/be/be_checker/dispatch_pkt_o[61] (net)           5.7719              0.0000     0.5618 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.5618 f
  core/be/dispatch_pkt[61] (net)                        5.7719              0.0000     0.5618 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.5618 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)        5.7719              0.0000     0.5618 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.5618 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)   5.7719           0.0000     0.5618 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0376   0.0000 &   0.5618 f
  data arrival time                                                                    0.5618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  clock reconvergence pessimism                                            -0.0019     0.3581
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                         0.0158     0.3739
  data required time                                                                   0.3739
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3739
  data arrival time                                                                   -0.5618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1879


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3433     0.3433
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/CLK (DFFX1)   0.1652   0.0000   0.3433 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/Q (DFFX1)   0.0371   0.2059   0.5492 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (net)     2   5.5406   0.0000   0.5492 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5492 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (net)   5.5406            0.0000     0.5492 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (bp_be_scheduler_02_0)    0.0000     0.5492 f
  core/be/be_checker/dispatch_pkt_o[27] (net)           5.5406              0.0000     0.5492 f
  core/be/be_checker/dispatch_pkt_o[27] (bp_be_checker_top_02_0)            0.0000     0.5492 f
  core/be/dispatch_pkt[27] (net)                        5.5406              0.0000     0.5492 f
  core/be/be_calculator/dispatch_pkt_i[27] (bp_be_calculator_top_02_0)      0.0000     0.5492 f
  core/be/be_calculator/dispatch_pkt_i[27] (net)        5.5406              0.0000     0.5492 f
  core/be/be_calculator/reservation_reg/data_i[27] (bsg_dff_width_p295_0)   0.0000     0.5492 f
  core/be/be_calculator/reservation_reg/data_i[27] (net)   5.5406           0.0000     0.5492 f
  core/be/be_calculator/reservation_reg/data_r_reg_27_/D (DFFX1)   0.0371  -0.0005 &   0.5486 f
  data arrival time                                                                    0.5486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  clock reconvergence pessimism                                            -0.0019     0.3461
  core/be/be_calculator/reservation_reg/data_r_reg_27_/CLK (DFFX1)          0.0000     0.3461 r
  library hold time                                                         0.0145     0.3607
  data required time                                                                   0.3607
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3607
  data arrival time                                                                   -0.5486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1879


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1507   0.0000    0.3310 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0389    0.2061     0.5371 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   6.2982      0.0000     0.5371 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5371 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    6.2982              0.0000     0.5371 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5371 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   6.2982           0.0000     0.5371 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0389  -0.0011 &   0.5360 f
  data arrival time                                                                    0.5360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3360     0.3360
  clock reconvergence pessimism                                            -0.0019     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                         0.0139     0.3480
  data required time                                                                   0.3480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3480
  data arrival time                                                                   -0.5360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1880


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3531     0.3531
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.1732   0.0000   0.3531 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0375   0.2069   0.5600 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2   5.7476   0.0000   0.5600 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5600 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)   5.7476            0.0000     0.5600 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.5600 f
  core/be/be_checker/dispatch_pkt_o[45] (net)           5.7476              0.0000     0.5600 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.5600 f
  core/be/dispatch_pkt[45] (net)                        5.7476              0.0000     0.5600 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.5600 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)        5.7476              0.0000     0.5600 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.5600 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)   5.7476           0.0000     0.5600 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0375   0.0000 &   0.5601 f
  data arrival time                                                                    0.5601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3582     0.3582
  clock reconvergence pessimism                                            -0.0019     0.3563
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.3563 r
  library hold time                                                         0.0158     0.3721
  data required time                                                                   0.3721
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3721
  data arrival time                                                                   -0.5601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1880


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/CLK (DFFX1)   0.1652   0.0000   0.3425 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/Q (DFFX1)   0.0376   0.2063   0.5488 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (net)     2   5.7834   0.0000   0.5488 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5488 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (net)   5.7834            0.0000     0.5488 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (bp_be_scheduler_02_0)    0.0000     0.5488 f
  core/be/be_checker/dispatch_pkt_o[30] (net)           5.7834              0.0000     0.5488 f
  core/be/be_checker/dispatch_pkt_o[30] (bp_be_checker_top_02_0)            0.0000     0.5488 f
  core/be/dispatch_pkt[30] (net)                        5.7834              0.0000     0.5488 f
  core/be/be_calculator/dispatch_pkt_i[30] (bp_be_calculator_top_02_0)      0.0000     0.5488 f
  core/be/be_calculator/dispatch_pkt_i[30] (net)        5.7834              0.0000     0.5488 f
  core/be/be_calculator/reservation_reg/data_i[30] (bsg_dff_width_p295_0)   0.0000     0.5488 f
  core/be/be_calculator/reservation_reg/data_i[30] (net)   5.7834           0.0000     0.5488 f
  core/be/be_calculator/reservation_reg/data_r_reg_30_/D (DFFX1)   0.0376   0.0000 &   0.5488 f
  data arrival time                                                                    0.5488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  clock reconvergence pessimism                                            -0.0019     0.3461
  core/be/be_calculator/reservation_reg/data_r_reg_30_/CLK (DFFX1)          0.0000     0.3461 r
  library hold time                                                         0.0144     0.3605
  data required time                                                                   0.3605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3605
  data arrival time                                                                   -0.5488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1883


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0658   0.0000   0.3065 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0362   0.1734     0.4799 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.7565     0.0000     0.4799 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4799 r
  core/be/be_calculator/wb_pkt_o[48] (net)              3.7565              0.0000     0.4799 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4799 r
  core/be/wb_pkt[48] (net)                              3.7565              0.0000     0.4799 r
  core/be/icc_place37/INP (NBUFFX8)                               0.0362    0.0000 &   0.4799 r
  core/be/icc_place37/Z (NBUFFX8)                                 0.0430    0.0757 @   0.5556 r
  core/be/n102 (net)                            5      25.8660              0.0000     0.5556 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5556 r
  core/be/be_checker/wb_pkt_i[48] (net)                25.8660              0.0000     0.5556 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5556 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      25.8660              0.0000     0.5556 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5556 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  25.8660     0.0000     0.5556 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5556 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  25.8660   0.0000     0.5556 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0310  -0.0045 @   0.5511 r d 
  data arrival time                                                                    0.5511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1885


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3286     0.3286
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1507   0.0000    0.3286 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0392    0.2064     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   6.4543      0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5350 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   6.4543              0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   6.4543           0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0392   0.0001 &   0.5351 f
  data arrival time                                                                    0.5351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3345     0.3345
  clock reconvergence pessimism                                            -0.0019     0.3326
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.3326 r
  library hold time                                                         0.0138     0.3465
  data required time                                                                   0.3465
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3465
  data arrival time                                                                   -0.5351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1886


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3472     0.3472
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/CLK (DFFX1)   0.1652   0.0000   0.3472 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/Q (DFFX1)   0.0376   0.2063   0.5534 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (net)     2   5.7614   0.0000   0.5534 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5534 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (net)   5.7614            0.0000     0.5534 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (bp_be_scheduler_02_0)    0.0000     0.5534 f
  core/be/be_checker/dispatch_pkt_o[22] (net)           5.7614              0.0000     0.5534 f
  core/be/be_checker/dispatch_pkt_o[22] (bp_be_checker_top_02_0)            0.0000     0.5534 f
  core/be/dispatch_pkt[22] (net)                        5.7614              0.0000     0.5534 f
  core/be/be_calculator/dispatch_pkt_i[22] (bp_be_calculator_top_02_0)      0.0000     0.5534 f
  core/be/be_calculator/dispatch_pkt_i[22] (net)        5.7614              0.0000     0.5534 f
  core/be/be_calculator/reservation_reg/data_i[22] (bsg_dff_width_p295_0)   0.0000     0.5534 f
  core/be/be_calculator/reservation_reg/data_i[22] (net)   5.7614           0.0000     0.5534 f
  core/be/be_calculator/reservation_reg/data_r_reg_22_/D (DFFX1)   0.0376   0.0000 &   0.5535 f
  data arrival time                                                                    0.5535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3510     0.3510
  clock reconvergence pessimism                                            -0.0019     0.3491
  core/be/be_calculator/reservation_reg/data_r_reg_22_/CLK (DFFX1)          0.0000     0.3491 r
  library hold time                                                         0.0153     0.3643
  data required time                                                                   0.3643
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3643
  data arrival time                                                                   -0.5535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1891


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.1738   0.0000   0.3543 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0445   0.2123   0.5666 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2   8.8102   0.0000   0.5666 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5666 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)   8.8102            0.0000     0.5666 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.5666 f
  core/be/be_checker/dispatch_pkt_o[49] (net)           8.8102              0.0000     0.5666 f
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.5666 f
  core/be/dispatch_pkt[49] (net)                        8.8102              0.0000     0.5666 f
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.5666 f
  core/be/be_calculator/dispatch_pkt_i[49] (net)        8.8102              0.0000     0.5666 f
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.5666 f
  core/be/be_calculator/reservation_reg/data_i[49] (net)   8.8102           0.0000     0.5666 f
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0445  -0.0054 &   0.5612 f
  data arrival time                                                                    0.5612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.3578 r
  library hold time                                                         0.0143     0.3720
  data required time                                                                   0.3720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3720
  data arrival time                                                                   -0.5612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1892


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0375   0.1742     0.4821 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   4.2159     0.0000     0.4821 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4821 r
  core/be/be_calculator/wb_pkt_o[50] (net)              4.2159              0.0000     0.4821 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4821 r
  core/be/wb_pkt[50] (net)                              4.2159              0.0000     0.4821 r
  core/be/icc_place80/INP (NBUFFX8)                               0.0375    0.0000 &   0.4821 r
  core/be/icc_place80/Z (NBUFFX8)                                 0.0442    0.0772 @   0.5593 r
  core/be/n145 (net)                            5      30.0103              0.0000     0.5593 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5593 r
  core/be/be_checker/wb_pkt_i[50] (net)                30.0103              0.0000     0.5593 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5593 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      30.0103              0.0000     0.5593 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5593 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  30.0103     0.0000     0.5593 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5593 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  30.0103   0.0000     0.5593 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0319  -0.0073 @   0.5520 r d 
  data arrival time                                                                    0.5520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1894


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0658   0.0000   0.3065 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0362   0.1734     0.4799 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.7565     0.0000     0.4799 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4799 r
  core/be/be_calculator/wb_pkt_o[48] (net)              3.7565              0.0000     0.4799 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4799 r
  core/be/wb_pkt[48] (net)                              3.7565              0.0000     0.4799 r
  core/be/icc_place37/INP (NBUFFX8)                               0.0362    0.0000 &   0.4799 r
  core/be/icc_place37/Z (NBUFFX8)                                 0.0430    0.0757 @   0.5556 r
  core/be/n102 (net)                            5      25.8660              0.0000     0.5556 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5556 r
  core/be/be_checker/wb_pkt_i[48] (net)                25.8660              0.0000     0.5556 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5556 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      25.8660              0.0000     0.5556 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5556 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  25.8660     0.0000     0.5556 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5556 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  25.8660   0.0000     0.5556 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0311  -0.0050 @   0.5506 r d 
  data arrival time                                                                    0.5506

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1895


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.1738   0.0000   0.3546 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0448   0.2125   0.5671 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   8.9396   0.0000   0.5671 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5671 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   8.9396            0.0000     0.5671 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.5671 f
  core/be/be_checker/dispatch_pkt_o[51] (net)           8.9396              0.0000     0.5671 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.5671 f
  core/be/dispatch_pkt[51] (net)                        8.9396              0.0000     0.5671 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.5671 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)        8.9396              0.0000     0.5671 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.5671 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)   8.9396           0.0000     0.5671 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0448  -0.0053 &   0.5618 f
  data arrival time                                                                    0.5618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3598     0.3598
  clock reconvergence pessimism                                            -0.0019     0.3579
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.3579 r
  library hold time                                                         0.0141     0.3720
  data required time                                                                   0.3720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3720
  data arrival time                                                                   -0.5618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1898


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3435     0.3435
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/CLK (DFFX1)   0.1652   0.0000   0.3435 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/Q (DFFX1)   0.0377   0.2064   0.5499 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (net)     2   5.8213   0.0000   0.5499 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5499 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (net)   5.8213            0.0000     0.5499 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (bp_be_scheduler_02_0)    0.0000     0.5499 f
  core/be/be_checker/dispatch_pkt_o[26] (net)           5.8213              0.0000     0.5499 f
  core/be/be_checker/dispatch_pkt_o[26] (bp_be_checker_top_02_0)            0.0000     0.5499 f
  core/be/dispatch_pkt[26] (net)                        5.8213              0.0000     0.5499 f
  core/be/be_calculator/dispatch_pkt_i[26] (bp_be_calculator_top_02_0)      0.0000     0.5499 f
  core/be/be_calculator/dispatch_pkt_i[26] (net)        5.8213              0.0000     0.5499 f
  core/be/be_calculator/reservation_reg/data_i[26] (bsg_dff_width_p295_0)   0.0000     0.5499 f
  core/be/be_calculator/reservation_reg/data_i[26] (net)   5.8213           0.0000     0.5499 f
  core/be/be_calculator/reservation_reg/data_r_reg_26_/D (DFFX1)   0.0377   0.0001 &   0.5500 f
  data arrival time                                                                    0.5500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3469     0.3469
  clock reconvergence pessimism                                            -0.0019     0.3450
  core/be/be_calculator/reservation_reg/data_r_reg_26_/CLK (DFFX1)          0.0000     0.3450 r
  library hold time                                                         0.0152     0.3602
  data required time                                                                   0.3602
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3602
  data arrival time                                                                   -0.5500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1898


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_258_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3660     0.3660
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)   0.1941   0.0000   0.3660 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/Q (DFFX1)   0.0397   0.2105     0.5765 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (net)     2   6.7358     0.0000     0.5765 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (bsg_dff_width_p415_0)   0.0000     0.5765 f
  core/be/be_calculator/calc_stage_r_2__instr_v_ (net)   6.7358             0.0000     0.5765 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (bsg_dff_width_p415_0)   0.0000     0.5765 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (net)   6.7358           0.0000     0.5765 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/D (DFFX1)   0.0397   0.0000 &   0.5765 f
  data arrival time                                                                    0.5765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  clock reconvergence pessimism                                            -0.0019     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                         0.0168     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.5765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1903


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3456     0.3456
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/CLK (DFFX1)   0.1652   0.0000   0.3456 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/Q (DFFX1)   0.0397   0.2080   0.5536 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (net)     2   6.6616   0.0000   0.5536 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5536 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (net)   6.6616             0.0000     0.5536 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (bp_be_scheduler_02_0)     0.0000     0.5536 f
  core/be/be_checker/dispatch_pkt_o[4] (net)            6.6616              0.0000     0.5536 f
  core/be/be_checker/dispatch_pkt_o[4] (bp_be_checker_top_02_0)             0.0000     0.5536 f
  core/be/dispatch_pkt[4] (net)                         6.6616              0.0000     0.5536 f
  core/be/be_calculator/dispatch_pkt_i[4] (bp_be_calculator_top_02_0)       0.0000     0.5536 f
  core/be/be_calculator/dispatch_pkt_i[4] (net)         6.6616              0.0000     0.5536 f
  core/be/be_calculator/reservation_reg/data_i[4] (bsg_dff_width_p295_0)    0.0000     0.5536 f
  core/be/be_calculator/reservation_reg/data_i[4] (net)   6.6616            0.0000     0.5536 f
  core/be/be_calculator/reservation_reg/data_r_reg_4_/D (DFFX1)   0.0397    0.0001 &   0.5537 f
  data arrival time                                                                    0.5537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3505     0.3505
  clock reconvergence pessimism                                            -0.0019     0.3486
  core/be/be_calculator/reservation_reg/data_r_reg_4_/CLK (DFFX1)           0.0000     0.3486 r
  library hold time                                                         0.0148     0.3633
  data required time                                                                   0.3633
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3633
  data arrival time                                                                   -0.5537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1903


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.1740   0.0000   0.3547 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0399   0.2089   0.5636 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   6.7607   0.0000   0.5636 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5636 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   6.7607            0.0000     0.5636 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.5636 f
  core/be/be_checker/dispatch_pkt_o[53] (net)           6.7607              0.0000     0.5636 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.5636 f
  core/be/dispatch_pkt[53] (net)                        6.7607              0.0000     0.5636 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.5636 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)        6.7607              0.0000     0.5636 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.5636 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)   6.7607           0.0000     0.5636 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0399   0.0001 &   0.5637 f
  data arrival time                                                                    0.5637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  clock reconvergence pessimism                                            -0.0019     0.3580
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.3580 r
  library hold time                                                         0.0153     0.3733
  data required time                                                                   0.3733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3733
  data arrival time                                                                   -0.5637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1903


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.1740   0.0000   0.3548 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0407   0.2096   0.5643 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   7.1285   0.0000   0.5643 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5643 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   7.1285            0.0000     0.5643 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.5643 f
  core/be/be_checker/dispatch_pkt_o[52] (net)           7.1285              0.0000     0.5643 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.5643 f
  core/be/dispatch_pkt[52] (net)                        7.1285              0.0000     0.5643 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.5643 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)        7.1285              0.0000     0.5643 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.5643 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)   7.1285           0.0000     0.5643 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0407  -0.0009 &   0.5635 f
  data arrival time                                                                    0.5635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3598     0.3598
  clock reconvergence pessimism                                            -0.0019     0.3579
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.3579 r
  library hold time                                                         0.0151     0.3730
  data required time                                                                   0.3730
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3730
  data arrival time                                                                   -0.5635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1905


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3464     0.3464
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/CLK (DFFX1)   0.1583   0.0000   0.3464 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/Q (DFFX1)   0.0348   0.2034   0.5499 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (net)     2   4.5614   0.0000   0.5499 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5499 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (net)   4.5614            0.0000     0.5499 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (bp_be_scheduler_02_0)    0.0000     0.5499 f
  core/be/be_checker/dispatch_pkt_o[38] (net)           4.5614              0.0000     0.5499 f
  core/be/be_checker/dispatch_pkt_o[38] (bp_be_checker_top_02_0)            0.0000     0.5499 f
  core/be/dispatch_pkt[38] (net)                        4.5614              0.0000     0.5499 f
  core/be/be_calculator/dispatch_pkt_i[38] (bp_be_calculator_top_02_0)      0.0000     0.5499 f
  core/be/be_calculator/dispatch_pkt_i[38] (net)        4.5614              0.0000     0.5499 f
  core/be/be_calculator/reservation_reg/data_i[38] (bsg_dff_width_p295_0)   0.0000     0.5499 f
  core/be/be_calculator/reservation_reg/data_i[38] (net)   4.5614           0.0000     0.5499 f
  core/be/be_calculator/reservation_reg/data_r_reg_38_/D (DFFX1)   0.0348   0.0000 &   0.5499 f
  data arrival time                                                                    0.5499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3459     0.3459
  clock reconvergence pessimism                                            -0.0019     0.3440
  core/be/be_calculator/reservation_reg/data_r_reg_38_/CLK (DFFX1)          0.0000     0.3440 r
  library hold time                                                         0.0154     0.3594
  data required time                                                                   0.3594
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3594
  data arrival time                                                                   -0.5499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1905


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0349   0.1725     0.4804 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.2675     0.0000     0.4804 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4804 r
  core/be/be_calculator/wb_pkt_o[47] (net)              3.2675              0.0000     0.4804 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4804 r
  core/be/wb_pkt[47] (net)                              3.2675              0.0000     0.4804 r
  core/be/icc_place71/INP (NBUFFX8)                               0.0349    0.0000 &   0.4804 r
  core/be/icc_place71/Z (NBUFFX8)                                 0.0466    0.0775 @   0.5579 r
  core/be/n136 (net)                            5      34.7111              0.0000     0.5579 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5579 r
  core/be/be_checker/wb_pkt_i[47] (net)                34.7111              0.0000     0.5579 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5579 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      34.7111              0.0000     0.5579 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5579 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  34.7111     0.0000     0.5579 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5579 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  34.7111   0.0000     0.5579 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0337  -0.0045 @   0.5534 r d 
  data arrival time                                                                    0.5534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1908


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0375   0.1742     0.4821 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   4.2159     0.0000     0.4821 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4821 r
  core/be/be_calculator/wb_pkt_o[50] (net)              4.2159              0.0000     0.4821 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4821 r
  core/be/wb_pkt[50] (net)                              4.2159              0.0000     0.4821 r
  core/be/icc_place80/INP (NBUFFX8)                               0.0375    0.0000 &   0.4821 r
  core/be/icc_place80/Z (NBUFFX8)                                 0.0442    0.0772 @   0.5593 r
  core/be/n145 (net)                            5      30.0103              0.0000     0.5593 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5593 r
  core/be/be_checker/wb_pkt_i[50] (net)                30.0103              0.0000     0.5593 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5593 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      30.0103              0.0000     0.5593 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5593 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  30.0103     0.0000     0.5593 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5593 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  30.0103   0.0000     0.5593 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0319  -0.0074 @   0.5519 r d 
  data arrival time                                                                    0.5519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1908


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.1740   0.0000   0.3545 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0417   0.2103   0.5648 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2   7.5344   0.0000   0.5648 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5648 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)   7.5344            0.0000     0.5648 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.5648 f
  core/be/be_checker/dispatch_pkt_o[44] (net)           7.5344              0.0000     0.5648 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.5648 f
  core/be/dispatch_pkt[44] (net)                        7.5344              0.0000     0.5648 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.5648 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)        7.5344              0.0000     0.5648 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.5648 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)   7.5344           0.0000     0.5648 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0417  -0.0012 &   0.5635 f
  data arrival time                                                                    0.5635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  clock reconvergence pessimism                                            -0.0019     0.3576
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.3576 r
  library hold time                                                         0.0149     0.3725
  data required time                                                                   0.3725
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3725
  data arrival time                                                                   -0.5635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1910


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0359   0.1732     0.4812 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.6486     0.0000     0.4812 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4812 r
  core/be/be_calculator/wb_pkt_o[58] (net)              3.6486              0.0000     0.4812 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4812 r
  core/be/wb_pkt[58] (net)                              3.6486              0.0000     0.4812 r
  core/be/icc_place81/INP (NBUFFX8)                               0.0359    0.0000 &   0.4812 r
  core/be/icc_place81/Z (NBUFFX8)                                 0.0465    0.0777 @   0.5588 r
  core/be/n146 (net)                            5      34.3223              0.0000     0.5588 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5588 r
  core/be/be_checker/wb_pkt_i[58] (net)                34.3223              0.0000     0.5588 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5588 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      34.3223              0.0000     0.5588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  34.3223     0.0000     0.5588 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5588 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  34.3223   0.0000     0.5588 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0336  -0.0050 @   0.5539 r d 
  data arrival time                                                                    0.5539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1913


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.1740   0.0000   0.3546 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0408   0.2096   0.5642 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2   7.1495   0.0000   0.5642 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5642 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)   7.1495            0.0000     0.5642 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.5642 f
  core/be/be_checker/dispatch_pkt_o[59] (net)           7.1495              0.0000     0.5642 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.5642 f
  core/be/dispatch_pkt[59] (net)                        7.1495              0.0000     0.5642 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.5642 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)        7.1495              0.0000     0.5642 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.5642 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)   7.1495           0.0000     0.5642 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0408   0.0000 &   0.5643 f
  data arrival time                                                                    0.5643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.3578 r
  library hold time                                                         0.0151     0.3730
  data required time                                                                   0.3730
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3730
  data arrival time                                                                   -0.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1913


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3456     0.3456
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.1652   0.0000   0.3456 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0400   0.2083   0.5538 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2   6.8164   0.0000   0.5538 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5538 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)   6.8164            0.0000     0.5538 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_02_0)    0.0000     0.5538 f
  core/be/be_checker/dispatch_pkt_o[24] (net)           6.8164              0.0000     0.5538 f
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_02_0)            0.0000     0.5538 f
  core/be/dispatch_pkt[24] (net)                        6.8164              0.0000     0.5538 f
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_02_0)      0.0000     0.5538 f
  core/be/be_calculator/dispatch_pkt_i[24] (net)        6.8164              0.0000     0.5538 f
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.5538 f
  core/be/be_calculator/reservation_reg/data_i[24] (net)   6.8164           0.0000     0.5538 f
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0400   0.0001 &   0.5539 f
  data arrival time                                                                    0.5539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3497     0.3497
  clock reconvergence pessimism                                            -0.0019     0.3478
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.3478 r
  library hold time                                                         0.0147     0.3625
  data required time                                                                   0.3625
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3625
  data arrival time                                                                   -0.5539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.1733   0.0000   0.3545 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0415   0.2102   0.5647 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2   7.4726   0.0000   0.5647 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5647 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)   7.4726            0.0000     0.5647 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.5647 f
  core/be/be_checker/dispatch_pkt_o[62] (net)           7.4726              0.0000     0.5647 f
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.5647 f
  core/be/dispatch_pkt[62] (net)                        7.4726              0.0000     0.5647 f
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.5647 f
  core/be/be_calculator/dispatch_pkt_i[62] (net)        7.4726              0.0000     0.5647 f
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.5647 f
  core/be/be_calculator/reservation_reg/data_i[62] (net)   7.4726           0.0000     0.5647 f
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0415   0.0001 &   0.5647 f
  data arrival time                                                                    0.5647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  clock reconvergence pessimism                                            -0.0019     0.3580
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.3580 r
  library hold time                                                         0.0149     0.3729
  data required time                                                                   0.3729
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3729
  data arrival time                                                                   -0.5647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/CLK (DFFX1)   0.1652   0.0000   0.3480 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/Q (DFFX1)   0.0392   0.2076   0.5556 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (net)     2   6.4505   0.0000   0.5556 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5556 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (net)   6.4505            0.0000     0.5556 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (bp_be_scheduler_02_0)    0.0000     0.5556 f
  core/be/be_checker/dispatch_pkt_o[15] (net)           6.4505              0.0000     0.5556 f
  core/be/be_checker/dispatch_pkt_o[15] (bp_be_checker_top_02_0)            0.0000     0.5556 f
  core/be/dispatch_pkt[15] (net)                        6.4505              0.0000     0.5556 f
  core/be/be_calculator/dispatch_pkt_i[15] (bp_be_calculator_top_02_0)      0.0000     0.5556 f
  core/be/be_calculator/dispatch_pkt_i[15] (net)        6.4505              0.0000     0.5556 f
  core/be/be_calculator/reservation_reg/data_i[15] (bsg_dff_width_p295_0)   0.0000     0.5556 f
  core/be/be_calculator/reservation_reg/data_i[15] (net)   6.4505           0.0000     0.5556 f
  core/be/be_calculator/reservation_reg/data_r_reg_15_/D (DFFX1)   0.0392   0.0001 &   0.5556 f
  data arrival time                                                                    0.5556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3509     0.3509
  clock reconvergence pessimism                                            -0.0019     0.3490
  core/be/be_calculator/reservation_reg/data_r_reg_15_/CLK (DFFX1)          0.0000     0.3490 r
  library hold time                                                         0.0149     0.3638
  data required time                                                                   0.3638
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3638
  data arrival time                                                                   -0.5556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)   0.1766   0.0000    0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/Q (DFFX1)   0.0576    0.2214     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (net)     2  14.6163      0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (bsg_dff_width_p415_0)    0.0000     0.5760 f
  core/be/be_calculator/calc_stage_r_1__mem_v_ (net)   14.6163              0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (bsg_dff_width_p415_0)   0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (net)  14.6163           0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/D (DFFX1)   0.0576  -0.0020 &   0.5740 f
  data arrival time                                                                    0.5740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  clock reconvergence pessimism                                            -0.0019     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                         0.0127     0.3822
  data required time                                                                   0.3822
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3822
  data arrival time                                                                   -0.5740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0355   0.1729     0.4807 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.4821     0.0000     0.4807 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4807 r
  core/be/be_calculator/wb_pkt_o[57] (net)              3.4821              0.0000     0.4807 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4807 r
  core/be/wb_pkt[57] (net)                              3.4821              0.0000     0.4807 r
  core/be/icc_place42/INP (NBUFFX8)                               0.0355    0.0000 &   0.4808 r
  core/be/icc_place42/Z (NBUFFX8)                                 0.0473    0.0780 @   0.5587 r
  core/be/n107 (net)                            5      36.1998              0.0000     0.5587 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5587 r
  core/be/be_checker/wb_pkt_i[57] (net)                36.1998              0.0000     0.5587 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5587 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      36.1998              0.0000     0.5587 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5587 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  36.1998     0.0000     0.5587 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5587 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  36.1998   0.0000     0.5587 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0342  -0.0040 @   0.5547 r d 
  data arrival time                                                                    0.5547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1921


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0371   0.1740     0.4820 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.0833     0.0000     0.4820 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4820 r
  core/be/be_calculator/wb_pkt_o[42] (net)              4.0833              0.0000     0.4820 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4820 r
  core/be/wb_pkt[42] (net)                              4.0833              0.0000     0.4820 r
  core/be/icc_place58/INP (NBUFFX8)                               0.0371    0.0000 &   0.4820 r
  core/be/icc_place58/Z (NBUFFX8)                                 0.0448    0.0768 @   0.5588 r
  core/be/n123 (net)                            5      29.6778              0.0000     0.5588 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5588 r
  core/be/be_checker/wb_pkt_i[42] (net)                29.6778              0.0000     0.5588 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5588 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      29.6778              0.0000     0.5588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  29.6778     0.0000     0.5588 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5588 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  29.6778   0.0000     0.5588 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0323  -0.0040 @   0.5548 r d 
  data arrival time                                                                    0.5548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1922


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0349   0.1725     0.4804 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.2675     0.0000     0.4804 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4804 r
  core/be/be_calculator/wb_pkt_o[47] (net)              3.2675              0.0000     0.4804 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4804 r
  core/be/wb_pkt[47] (net)                              3.2675              0.0000     0.4804 r
  core/be/icc_place71/INP (NBUFFX8)                               0.0349    0.0000 &   0.4804 r
  core/be/icc_place71/Z (NBUFFX8)                                 0.0466    0.0775 @   0.5579 r
  core/be/n136 (net)                            5      34.7111              0.0000     0.5579 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5579 r
  core/be/be_checker/wb_pkt_i[47] (net)                34.7111              0.0000     0.5579 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5579 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      34.7111              0.0000     0.5579 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5579 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  34.7111     0.0000     0.5579 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5579 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  34.7111   0.0000     0.5579 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0337  -0.0044 @   0.5535 r d 
  data arrival time                                                                    0.5535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1924


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.1733   0.0000   0.3541 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0433   0.2114   0.5655 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   8.2814   0.0000   0.5655 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5655 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   8.2814            0.0000     0.5655 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.5655 f
  core/be/be_checker/dispatch_pkt_o[58] (net)           8.2814              0.0000     0.5655 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.5655 f
  core/be/dispatch_pkt[58] (net)                        8.2814              0.0000     0.5655 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.5655 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)        8.2814              0.0000     0.5655 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.5655 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)   8.2814           0.0000     0.5655 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0433  -0.0005 &   0.5650 f
  data arrival time                                                                    0.5650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  clock reconvergence pessimism                                            -0.0019     0.3580
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.3580 r
  library hold time                                                         0.0145     0.3726
  data required time                                                                   0.3726
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3726
  data arrival time                                                                   -0.5650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1925


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)   0.1507   0.0000   0.3310 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/Q (DFFX1)   0.0420   0.2085     0.5395 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (net)     3   7.6352     0.0000     0.5395 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (bsg_dff_width_p415_0)   0.0000     0.5395 f
  core/be/be_calculator/commit_pkt_o[38] (net)          7.6352              0.0000     0.5395 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (bsg_dff_width_p415_0)   0.0000     0.5395 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (net)   7.6352           0.0000     0.5395 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/D (DFFX1)   0.0420   0.0000 &   0.5396 f
  data arrival time                                                                    0.5396

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0019     0.3338
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)          0.0000     0.3338 r
  library hold time                                                         0.0132     0.3469
  data required time                                                                   0.3469
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3469
  data arrival time                                                                   -0.5396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.1733   0.0000   0.3541 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0429   0.2111   0.5652 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2   8.1070   0.0000   0.5652 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5652 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)   8.1070            0.0000     0.5652 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.5652 f
  core/be/be_checker/dispatch_pkt_o[55] (net)           8.1070              0.0000     0.5652 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.5652 f
  core/be/dispatch_pkt[55] (net)                        8.1070              0.0000     0.5652 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.5652 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)        8.1070              0.0000     0.5652 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.5652 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)   8.1070           0.0000     0.5652 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0429   0.0001 &   0.5653 f
  data arrival time                                                                    0.5653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  clock reconvergence pessimism                                            -0.0019     0.3580
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.3580 r
  library hold time                                                         0.0146     0.3726
  data required time                                                                   0.3726
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3726
  data arrival time                                                                   -0.5653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.1740   0.0000   0.3547 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0424   0.2108   0.5655 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   7.8470   0.0000   0.5655 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5655 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   7.8470            0.0000     0.5655 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.5655 f
  core/be/be_checker/dispatch_pkt_o[54] (net)           7.8470              0.0000     0.5655 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.5655 f
  core/be/dispatch_pkt[54] (net)                        7.8470              0.0000     0.5655 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.5655 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)        7.8470              0.0000     0.5655 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.5655 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)   7.8470           0.0000     0.5655 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0424   0.0000 &   0.5656 f
  data arrival time                                                                    0.5656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3598     0.3598
  clock reconvergence pessimism                                            -0.0019     0.3579
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.3579 r
  library hold time                                                         0.0147     0.3726
  data required time                                                                   0.3726
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3726
  data arrival time                                                                   -0.5656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1929


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0353   0.1728     0.4808 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.4128     0.0000     0.4808 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4808 r
  core/be/be_calculator/wb_pkt_o[61] (net)              3.4128              0.0000     0.4808 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4808 r
  core/be/wb_pkt[61] (net)                              3.4128              0.0000     0.4808 r
  core/be/icc_place74/INP (NBUFFX8)                               0.0353    0.0000 &   0.4808 r
  core/be/icc_place74/Z (NBUFFX8)                                 0.0457    0.0766 @   0.5574 r
  core/be/n139 (net)                            5      30.9712              0.0000     0.5574 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5574 r
  core/be/be_checker/wb_pkt_i[61] (net)                30.9712              0.0000     0.5574 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5574 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      30.9712              0.0000     0.5574 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5574 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  30.9712     0.0000     0.5574 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5574 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  30.9712   0.0000     0.5574 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0330  -0.0018 @   0.5555 r d 
  data arrival time                                                                    0.5555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1929


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0359   0.1732     0.4812 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.6486     0.0000     0.4812 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4812 r
  core/be/be_calculator/wb_pkt_o[58] (net)              3.6486              0.0000     0.4812 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4812 r
  core/be/wb_pkt[58] (net)                              3.6486              0.0000     0.4812 r
  core/be/icc_place81/INP (NBUFFX8)                               0.0359    0.0000 &   0.4812 r
  core/be/icc_place81/Z (NBUFFX8)                                 0.0465    0.0777 @   0.5588 r
  core/be/n146 (net)                            5      34.3223              0.0000     0.5588 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5588 r
  core/be/be_checker/wb_pkt_i[58] (net)                34.3223              0.0000     0.5588 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5588 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      34.3223              0.0000     0.5588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  34.3223     0.0000     0.5588 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5588 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  34.3223   0.0000     0.5588 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0336  -0.0048 @   0.5541 r d 
  data arrival time                                                                    0.5541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1930


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0364   0.1735     0.4815 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.8274     0.0000     0.4815 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4815 r
  core/be/be_calculator/wb_pkt_o[59] (net)              3.8274              0.0000     0.4815 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4815 r
  core/be/wb_pkt[59] (net)                              3.8274              0.0000     0.4815 r
  core/be/icc_place46/INP (NBUFFX8)                               0.0364    0.0000 &   0.4815 r
  core/be/icc_place46/Z (NBUFFX8)                                 0.0447    0.0771 @   0.5586 r
  core/be/n111 (net)                            5      30.9445              0.0000     0.5586 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5586 r
  core/be/be_checker/wb_pkt_i[59] (net)                30.9445              0.0000     0.5586 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5586 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      30.9445              0.0000     0.5586 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5586 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  30.9445     0.0000     0.5586 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5586 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  30.9445   0.0000     0.5586 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0323  -0.0029 @   0.5556 r d 
  data arrival time                                                                    0.5556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1931


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0348   0.1724     0.4803 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.2247     0.0000     0.4803 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4803 r
  core/be/be_calculator/wb_pkt_o[56] (net)              3.2247              0.0000     0.4803 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4803 r
  core/be/wb_pkt[56] (net)                              3.2247              0.0000     0.4803 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0348    0.0000 &   0.4803 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0458    0.0763 @   0.5566 r
  core/be/n109 (net)                            5      30.8196              0.0000     0.5566 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5566 r
  core/be/be_checker/wb_pkt_i[56] (net)                30.8196              0.0000     0.5566 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5566 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      30.8196              0.0000     0.5566 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5566 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  30.8196     0.0000     0.5566 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5566 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  30.8196   0.0000     0.5566 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0331  -0.0008 @   0.5558 r d 
  data arrival time                                                                    0.5558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1932


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3309     0.3309
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1507   0.0000    0.3309 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0458    0.2112     0.5421 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   9.3616      0.0000     0.5421 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.5421 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   9.3616              0.0000     0.5421 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.5421 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   9.3616           0.0000     0.5421 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0458  -0.0040 &   0.5381 f
  data arrival time                                                                    0.5381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3346     0.3346
  clock reconvergence pessimism                                            -0.0019     0.3327
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.3327 r
  library hold time                                                         0.0122     0.3449
  data required time                                                                   0.3449
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3449
  data arrival time                                                                   -0.5381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1932


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0371   0.1740     0.4820 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.0833     0.0000     0.4820 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4820 r
  core/be/be_calculator/wb_pkt_o[42] (net)              4.0833              0.0000     0.4820 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4820 r
  core/be/wb_pkt[42] (net)                              4.0833              0.0000     0.4820 r
  core/be/icc_place58/INP (NBUFFX8)                               0.0371    0.0000 &   0.4820 r
  core/be/icc_place58/Z (NBUFFX8)                                 0.0448    0.0768 @   0.5588 r
  core/be/n123 (net)                            5      29.6778              0.0000     0.5588 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5588 r
  core/be/be_checker/wb_pkt_i[42] (net)                29.6778              0.0000     0.5588 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5588 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      29.6778              0.0000     0.5588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  29.6778     0.0000     0.5588 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5588 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  29.6778   0.0000     0.5588 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0323  -0.0045 @   0.5543 r d 
  data arrival time                                                                    0.5543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1932


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.1739   0.0000   0.3547 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0427   0.2111   0.5658 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   8.0211   0.0000   0.5658 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5658 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   8.0211            0.0000     0.5658 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.5658 f
  core/be/be_checker/dispatch_pkt_o[48] (net)           8.0211              0.0000     0.5658 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.5658 f
  core/be/dispatch_pkt[48] (net)                        8.0211              0.0000     0.5658 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.5658 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)        8.0211              0.0000     0.5658 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.5658 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)   8.0211           0.0000     0.5658 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0427   0.0000 &   0.5658 f
  data arrival time                                                                    0.5658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3598     0.3598
  clock reconvergence pessimism                                            -0.0019     0.3579
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.3579 r
  library hold time                                                         0.0146     0.3725
  data required time                                                                   0.3725
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3725
  data arrival time                                                                   -0.5658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_288_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)   0.1766   0.0000   0.3549 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/Q (DFFX1)   0.0444   0.2124     0.5672 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (net)     3   8.7365     0.0000     0.5672 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (bsg_dff_width_p415_0)   0.0000     0.5672 f
  core/be/be_calculator/commit_pkt_o[27] (net)          8.7365              0.0000     0.5672 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (bsg_dff_width_p415_0)   0.0000     0.5672 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (net)   8.7365           0.0000     0.5672 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/D (DFFX1)   0.0444  -0.0008 &   0.5664 f
  data arrival time                                                                    0.5664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  clock reconvergence pessimism                                            -0.0019     0.3585
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/CLK (DFFX1)          0.0000     0.3585 r
  library hold time                                                         0.0145     0.3730
  data required time                                                                   0.3730
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3730
  data arrival time                                                                   -0.5664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_260_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)   0.1766   0.0000   0.3543 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/Q (DFFX1)   0.0689   0.2284     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_o[177] (net)     4  19.6316     0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_o[177] (bsg_dff_width_p415_0)   0.0000     0.5828 f
  core/be/be_calculator/calc_stage_r_2__v_ (net)       19.6316              0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_i[260] (bsg_dff_width_p415_0)   0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_i[260] (net)  19.6316           0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/D (DFFX1)   0.0689  -0.0095 &   0.5732 f
  data arrival time                                                                    0.5732

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                         0.0105     0.3798
  data required time                                                                   0.3798
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3798
  data arrival time                                                                   -0.5732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3437     0.3437
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/CLK (DFFX1)   0.1652   0.0000   0.3437 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/Q (DFFX1)   0.0415   0.2095   0.5532 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (net)     2   7.4657   0.0000   0.5532 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5532 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (net)   7.4657            0.0000     0.5532 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (bp_be_scheduler_02_0)    0.0000     0.5532 f
  core/be/be_checker/dispatch_pkt_o[11] (net)           7.4657              0.0000     0.5532 f
  core/be/be_checker/dispatch_pkt_o[11] (bp_be_checker_top_02_0)            0.0000     0.5532 f
  core/be/dispatch_pkt[11] (net)                        7.4657              0.0000     0.5532 f
  core/be/be_calculator/dispatch_pkt_i[11] (bp_be_calculator_top_02_0)      0.0000     0.5532 f
  core/be/be_calculator/dispatch_pkt_i[11] (net)        7.4657              0.0000     0.5532 f
  core/be/be_calculator/reservation_reg/data_i[11] (bsg_dff_width_p295_0)   0.0000     0.5532 f
  core/be/be_calculator/reservation_reg/data_i[11] (net)   7.4657           0.0000     0.5532 f
  core/be/be_calculator/reservation_reg/data_r_reg_11_/D (DFFX1)   0.0415   0.0001 &   0.5533 f
  data arrival time                                                                    0.5533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  clock reconvergence pessimism                                            -0.0019     0.3461
  core/be/be_calculator/reservation_reg/data_r_reg_11_/CLK (DFFX1)          0.0000     0.3461 r
  library hold time                                                         0.0135     0.3596
  data required time                                                                   0.3596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3596
  data arrival time                                                                   -0.5533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1937


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3660     0.3660
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)   0.1941   0.0000   0.3660 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)   0.0535   0.2201     0.5861 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (net)     2  12.8157     0.0000     0.5861 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (bsg_dff_width_p415_0)   0.0000     0.5861 f
  core/be/be_calculator/calc_stage_r_2__mem_v_ (net)   12.8157              0.0000     0.5861 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (bsg_dff_width_p415_0)   0.0000     0.5861 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (net)  12.8157           0.0000     0.5861 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)   0.0535  -0.0093 &   0.5768 f
  data arrival time                                                                    0.5768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  clock reconvergence pessimism                                            -0.0019     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                         0.0137     0.3831
  data required time                                                                   0.3831
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3831
  data arrival time                                                                   -0.5768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1937


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0368   0.1738     0.4818 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.9646     0.0000     0.4818 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4818 r
  core/be/be_calculator/wb_pkt_o[63] (net)              3.9646              0.0000     0.4818 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4818 r
  core/be/wb_pkt[63] (net)                              3.9646              0.0000     0.4818 r
  core/be/icc_place38/INP (NBUFFX8)                               0.0368    0.0000 &   0.4819 r
  core/be/icc_place38/Z (NBUFFX8)                                 0.0474    0.0775 @   0.5594 r
  core/be/n103 (net)                            5      33.7705              0.0000     0.5594 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5594 r
  core/be/be_checker/wb_pkt_i[63] (net)                33.7705              0.0000     0.5594 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5594 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      33.7705              0.0000     0.5594 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5594 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  33.7705     0.0000     0.5594 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5594 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  33.7705   0.0000     0.5594 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0343  -0.0030 @   0.5564 r d 
  data arrival time                                                                    0.5564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0355   0.1729     0.4807 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.4821     0.0000     0.4807 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4807 r
  core/be/be_calculator/wb_pkt_o[57] (net)              3.4821              0.0000     0.4807 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4807 r
  core/be/wb_pkt[57] (net)                              3.4821              0.0000     0.4807 r
  core/be/icc_place42/INP (NBUFFX8)                               0.0355    0.0000 &   0.4808 r
  core/be/icc_place42/Z (NBUFFX8)                                 0.0473    0.0780 @   0.5587 r
  core/be/n107 (net)                            5      36.1998              0.0000     0.5587 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5587 r
  core/be/be_checker/wb_pkt_i[57] (net)                36.1998              0.0000     0.5587 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5587 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      36.1998              0.0000     0.5587 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5587 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  36.1998     0.0000     0.5587 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5587 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  36.1998   0.0000     0.5587 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0341  -0.0038 @   0.5549 r d 
  data arrival time                                                                    0.5549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)   0.1765   0.0000   0.3540 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/Q (DFFX1)   0.0437   0.2119     0.5660 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (net)     3   8.4515     0.0000     0.5660 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (bsg_dff_width_p415_0)   0.0000     0.5660 f
  core/be/be_calculator/commit_pkt_o[29] (net)          8.4515              0.0000     0.5660 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (bsg_dff_width_p415_0)   0.0000     0.5660 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (net)   8.4515           0.0000     0.5660 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/D (DFFX1)   0.0437   0.0000 &   0.5660 f
  data arrival time                                                                    0.5660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  clock reconvergence pessimism                                            -0.0019     0.3575
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)          0.0000     0.3575 r
  library hold time                                                         0.0146     0.3721
  data required time                                                                   0.3721
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3721
  data arrival time                                                                   -0.5660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0658   0.0000   0.3068 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0368   0.1738     0.4806 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.9724     0.0000     0.4806 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4806 r
  core/be/be_calculator/wb_pkt_o[51] (net)              3.9724              0.0000     0.4806 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4806 r
  core/be/wb_pkt[51] (net)                              3.9724              0.0000     0.4806 r
  core/be/icc_place53/INP (NBUFFX8)                               0.0368    0.0000 &   0.4806 r
  core/be/icc_place53/Z (NBUFFX8)                                 0.0428    0.0760 @   0.5566 r
  core/be/n118 (net)                            5      26.2539              0.0000     0.5566 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5566 r
  core/be/be_checker/wb_pkt_i[51] (net)                26.2539              0.0000     0.5566 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5566 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      26.2539              0.0000     0.5566 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5566 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  26.2539     0.0000     0.5566 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5566 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  26.2539   0.0000     0.5566 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0309  -0.0001 @   0.5565 r d 
  data arrival time                                                                    0.5565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0348   0.1724     0.4803 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.2247     0.0000     0.4803 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4803 r
  core/be/be_calculator/wb_pkt_o[56] (net)              3.2247              0.0000     0.4803 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4803 r
  core/be/wb_pkt[56] (net)                              3.2247              0.0000     0.4803 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0348    0.0000 &   0.4803 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0458    0.0763 @   0.5566 r
  core/be/n109 (net)                            5      30.8196              0.0000     0.5566 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5566 r
  core/be/be_checker/wb_pkt_i[56] (net)                30.8196              0.0000     0.5566 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5566 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      30.8196              0.0000     0.5566 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5566 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  30.8196     0.0000     0.5566 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5566 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  30.8196   0.0000     0.5566 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0332  -0.0014 @   0.5552 r d 
  data arrival time                                                                    0.5552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1941


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0353   0.1728     0.4808 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.4128     0.0000     0.4808 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4808 r
  core/be/be_calculator/wb_pkt_o[61] (net)              3.4128              0.0000     0.4808 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4808 r
  core/be/wb_pkt[61] (net)                              3.4128              0.0000     0.4808 r
  core/be/icc_place74/INP (NBUFFX8)                               0.0353    0.0000 &   0.4808 r
  core/be/icc_place74/Z (NBUFFX8)                                 0.0457    0.0766 @   0.5574 r
  core/be/n139 (net)                            5      30.9712              0.0000     0.5574 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5574 r
  core/be/be_checker/wb_pkt_i[61] (net)                30.9712              0.0000     0.5574 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5574 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      30.9712              0.0000     0.5574 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5574 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  30.9712     0.0000     0.5574 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5574 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  30.9712   0.0000     0.5574 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0330  -0.0022 @   0.5552 r d 
  data arrival time                                                                    0.5552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1941


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0364   0.1735     0.4815 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.8239     0.0000     0.4815 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4815 r
  core/be/be_calculator/wb_pkt_o[60] (net)              3.8239              0.0000     0.4815 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4815 r
  core/be/wb_pkt[60] (net)                              3.8239              0.0000     0.4815 r
  core/be/icc_place76/INP (NBUFFX8)                               0.0364    0.0000 &   0.4816 r
  core/be/icc_place76/Z (NBUFFX8)                                 0.0473    0.0781 @   0.5597 r
  core/be/n141 (net)                            5      35.9527              0.0000     0.5597 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5597 r
  core/be/be_checker/wb_pkt_i[60] (net)                35.9527              0.0000     0.5597 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5597 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      35.9527              0.0000     0.5597 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5597 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  35.9527     0.0000     0.5597 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5597 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  35.9527   0.0000     0.5597 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0342  -0.0029 @   0.5568 r d 
  data arrival time                                                                    0.5568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1942


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.1739   0.0000   0.3544 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0457   0.2131   0.5675 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   9.3388   0.0000   0.5675 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5675 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   9.3388            0.0000     0.5675 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.5675 f
  core/be/be_checker/dispatch_pkt_o[50] (net)           9.3388              0.0000     0.5675 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.5675 f
  core/be/dispatch_pkt[50] (net)                        9.3388              0.0000     0.5675 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.5675 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)        9.3388              0.0000     0.5675 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.5675 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)   9.3388           0.0000     0.5675 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0457  -0.0012 &   0.5663 f
  data arrival time                                                                    0.5663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.3578 r
  library hold time                                                         0.0140     0.3718
  data required time                                                                   0.3718
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3718
  data arrival time                                                                   -0.5663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0658   0.0000   0.3065 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0376   0.1743     0.4808 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   4.2563     0.0000     0.4808 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4808 r
  core/be/be_calculator/wb_pkt_o[45] (net)              4.2563              0.0000     0.4808 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4808 r
  core/be/wb_pkt[45] (net)                              4.2563              0.0000     0.4808 r
  core/be/icc_place48/INP (NBUFFX8)                               0.0376    0.0000 &   0.4809 r
  core/be/icc_place48/Z (NBUFFX8)                                 0.0460    0.0781 @   0.5590 r
  core/be/n194 (net)                            5      34.1723              0.0000     0.5590 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5590 r
  core/be/be_checker/wb_pkt_i[45] (net)                34.1723              0.0000     0.5590 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5590 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      34.1723              0.0000     0.5590 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5590 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  34.1723     0.0000     0.5590 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5590 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  34.1723   0.0000     0.5590 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0332  -0.0020 @   0.5570 r d 
  data arrival time                                                                    0.5570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1945


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0364   0.1735     0.4815 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.8274     0.0000     0.4815 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4815 r
  core/be/be_calculator/wb_pkt_o[59] (net)              3.8274              0.0000     0.4815 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4815 r
  core/be/wb_pkt[59] (net)                              3.8274              0.0000     0.4815 r
  core/be/icc_place46/INP (NBUFFX8)                               0.0364    0.0000 &   0.4815 r
  core/be/icc_place46/Z (NBUFFX8)                                 0.0447    0.0771 @   0.5586 r
  core/be/n111 (net)                            5      30.9445              0.0000     0.5586 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5586 r
  core/be/be_checker/wb_pkt_i[59] (net)                30.9445              0.0000     0.5586 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5586 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      30.9445              0.0000     0.5586 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5586 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  30.9445     0.0000     0.5586 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5586 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  30.9445   0.0000     0.5586 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0323  -0.0029 @   0.5557 r d 
  data arrival time                                                                    0.5557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1946


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)   0.1652   0.0000   0.3498 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)   0.0457   0.2123   0.5621 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)     2   9.3031   0.0000   0.5621 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5621 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (net)   9.3031            0.0000     0.5621 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (bp_be_scheduler_02_0)    0.0000     0.5621 f
  core/be/be_checker/dispatch_pkt_o[14] (net)           9.3031              0.0000     0.5621 f
  core/be/be_checker/dispatch_pkt_o[14] (bp_be_checker_top_02_0)            0.0000     0.5621 f
  core/be/dispatch_pkt[14] (net)                        9.3031              0.0000     0.5621 f
  core/be/be_calculator/dispatch_pkt_i[14] (bp_be_calculator_top_02_0)      0.0000     0.5621 f
  core/be/be_calculator/dispatch_pkt_i[14] (net)        9.3031              0.0000     0.5621 f
  core/be/be_calculator/reservation_reg/data_i[14] (bsg_dff_width_p295_0)   0.0000     0.5621 f
  core/be/be_calculator/reservation_reg/data_i[14] (net)   9.3031           0.0000     0.5621 f
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)   0.0457  -0.0010 &   0.5612 f
  data arrival time                                                                    0.5612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0019     0.3532
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)          0.0000     0.3532 r
  library hold time                                                         0.0133     0.3666
  data required time                                                                   0.3666
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3666
  data arrival time                                                                   -0.5612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1946


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3533     0.3533
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.1732   0.0000   0.3533 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0439   0.2118   0.5651 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2   8.5395   0.0000   0.5651 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5651 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)   8.5395            0.0000     0.5651 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.5651 f
  core/be/be_checker/dispatch_pkt_o[43] (net)           8.5395              0.0000     0.5651 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.5651 f
  core/be/dispatch_pkt[43] (net)                        8.5395              0.0000     0.5651 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.5651 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)        8.5395              0.0000     0.5651 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.5651 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)   8.5395           0.0000     0.5651 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0439  -0.0006 &   0.5645 f
  data arrival time                                                                    0.5645

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0019     0.3556
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.3556 r
  library hold time                                                         0.0143     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.5645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1946


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0658   0.0000   0.3077 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0363   0.1734     0.4811 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.7806     0.0000     0.4811 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4811 r
  core/be/be_calculator/wb_pkt_o[52] (net)              3.7806              0.0000     0.4811 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4811 r
  core/be/wb_pkt[52] (net)                              3.7806              0.0000     0.4811 r
  core/be/icc_place79/INP (NBUFFX8)                               0.0363    0.0000 &   0.4811 r
  core/be/icc_place79/Z (NBUFFX8)                                 0.0431    0.0761 @   0.5572 r
  core/be/n144 (net)                            5      27.1668              0.0000     0.5572 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.5572 r
  core/be/be_checker/wb_pkt_i[52] (net)                27.1668              0.0000     0.5572 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.5572 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      27.1668              0.0000     0.5572 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.5572 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  27.1668     0.0000     0.5572 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5572 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  27.1668   0.0000     0.5572 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0311   0.0000 @   0.5573 r d 
  data arrival time                                                                    0.5573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1947


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/CLK (DFFX1)   0.1652   0.0000   0.3496 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/Q (DFFX1)   0.0472   0.2133   0.5630 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (net)     2   9.9662   0.0000   0.5630 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5630 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (net)   9.9662            0.0000     0.5630 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (bp_be_scheduler_02_0)    0.0000     0.5630 f
  core/be/be_checker/dispatch_pkt_o[19] (net)           9.9662              0.0000     0.5630 f
  core/be/be_checker/dispatch_pkt_o[19] (bp_be_checker_top_02_0)            0.0000     0.5630 f
  core/be/dispatch_pkt[19] (net)                        9.9662              0.0000     0.5630 f
  core/be/be_calculator/dispatch_pkt_i[19] (bp_be_calculator_top_02_0)      0.0000     0.5630 f
  core/be/be_calculator/dispatch_pkt_i[19] (net)        9.9662              0.0000     0.5630 f
  core/be/be_calculator/reservation_reg/data_i[19] (bsg_dff_width_p295_0)   0.0000     0.5630 f
  core/be/be_calculator/reservation_reg/data_i[19] (net)   9.9662           0.0000     0.5630 f
  core/be/be_calculator/reservation_reg/data_r_reg_19_/D (DFFX1)   0.0472  -0.0024 &   0.5605 f
  data arrival time                                                                    0.5605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  clock reconvergence pessimism                                            -0.0019     0.3528
  core/be/be_calculator/reservation_reg/data_r_reg_19_/CLK (DFFX1)          0.0000     0.3528 r
  library hold time                                                         0.0130     0.3658
  data required time                                                                   0.3658
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3658
  data arrival time                                                                   -0.5605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3082     0.3082
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0658   0.0000   0.3082 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0365   0.1736     0.4818 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   3.8548     0.0000     0.4818 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.4818 r
  core/be/be_calculator/wb_pkt_o[39] (net)              3.8548              0.0000     0.4818 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.4818 r
  core/be/wb_pkt[39] (net)                              3.8548              0.0000     0.4818 r
  core/be/icc_place54/INP (NBUFFX8)                               0.0365    0.0000 &   0.4818 r
  core/be/icc_place54/Z (NBUFFX8)                                 0.0479    0.0782 @   0.5600 r
  core/be/n119 (net)                            5      36.4099              0.0000     0.5600 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.5600 r
  core/be/be_checker/wb_pkt_i[39] (net)                36.4099              0.0000     0.5600 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.5600 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      36.4099              0.0000     0.5600 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.5600 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  36.4099     0.0000     0.5600 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5600 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  36.4099   0.0000     0.5600 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[39] (saed90_64x32_2P)   0.0347  -0.0025 @   0.5575 r d 
  data arrival time                                                                    0.5575

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5575
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0658   0.0000   0.3068 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0374   0.1742     0.4810 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   4.1873     0.0000     0.4810 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4810 r
  core/be/be_calculator/wb_pkt_o[49] (net)              4.1873              0.0000     0.4810 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4810 r
  core/be/wb_pkt[49] (net)                              4.1873              0.0000     0.4810 r
  core/be/icc_place36/INP (NBUFFX8)                               0.0374    0.0000 &   0.4811 r
  core/be/icc_place36/Z (NBUFFX8)                                 0.0436    0.0763 @   0.5574 r
  core/be/n101 (net)                            5      27.1559              0.0000     0.5574 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5574 r
  core/be/be_checker/wb_pkt_i[49] (net)                27.1559              0.0000     0.5574 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5574 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      27.1559              0.0000     0.5574 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5574 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  27.1559     0.0000     0.5574 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5574 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  27.1559   0.0000     0.5574 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0315   0.0003 @   0.5577 r d 
  data arrival time                                                                    0.5577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1951


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0658   0.0000   0.3068 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0368   0.1738     0.4806 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.9724     0.0000     0.4806 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4806 r
  core/be/be_calculator/wb_pkt_o[51] (net)              3.9724              0.0000     0.4806 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4806 r
  core/be/wb_pkt[51] (net)                              3.9724              0.0000     0.4806 r
  core/be/icc_place53/INP (NBUFFX8)                               0.0368    0.0000 &   0.4806 r
  core/be/icc_place53/Z (NBUFFX8)                                 0.0428    0.0760 @   0.5566 r
  core/be/n118 (net)                            5      26.2539              0.0000     0.5566 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5566 r
  core/be/be_checker/wb_pkt_i[51] (net)                26.2539              0.0000     0.5566 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5566 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      26.2539              0.0000     0.5566 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5566 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  26.2539     0.0000     0.5566 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5566 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  26.2539   0.0000     0.5566 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0309  -0.0005 @   0.5562 r d 
  data arrival time                                                                    0.5562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1951


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)   0.1652   0.0000   0.3493 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)   0.0519   0.2166   0.5659 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (net)     2  12.0931   0.0000   0.5659 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5659 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (net)  12.0931            0.0000     0.5659 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (bp_be_scheduler_02_0)    0.0000     0.5659 f
  core/be/be_checker/dispatch_pkt_o[12] (net)          12.0931              0.0000     0.5659 f
  core/be/be_checker/dispatch_pkt_o[12] (bp_be_checker_top_02_0)            0.0000     0.5659 f
  core/be/dispatch_pkt[12] (net)                       12.0931              0.0000     0.5659 f
  core/be/be_calculator/dispatch_pkt_i[12] (bp_be_calculator_top_02_0)      0.0000     0.5659 f
  core/be/be_calculator/dispatch_pkt_i[12] (net)       12.0931              0.0000     0.5659 f
  core/be/be_calculator/reservation_reg/data_i[12] (bsg_dff_width_p295_0)   0.0000     0.5659 f
  core/be/be_calculator/reservation_reg/data_i[12] (net)  12.0931           0.0000     0.5659 f
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)   0.0519  -0.0065 &   0.5594 f
  data arrival time                                                                    0.5594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  clock reconvergence pessimism                                            -0.0019     0.3529
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)          0.0000     0.3529 r
  library hold time                                                         0.0113     0.3642
  data required time                                                                   0.3642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3642
  data arrival time                                                                   -0.5594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0368   0.1738     0.4818 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.9646     0.0000     0.4818 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4818 r
  core/be/be_calculator/wb_pkt_o[63] (net)              3.9646              0.0000     0.4818 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4818 r
  core/be/wb_pkt[63] (net)                              3.9646              0.0000     0.4818 r
  core/be/icc_place38/INP (NBUFFX8)                               0.0368    0.0000 &   0.4819 r
  core/be/icc_place38/Z (NBUFFX8)                                 0.0474    0.0775 @   0.5594 r
  core/be/n103 (net)                            5      33.7705              0.0000     0.5594 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5594 r
  core/be/be_checker/wb_pkt_i[63] (net)                33.7705              0.0000     0.5594 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5594 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      33.7705              0.0000     0.5594 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5594 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  33.7705     0.0000     0.5594 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5594 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  33.7705   0.0000     0.5594 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0343  -0.0031 @   0.5563 r d 
  data arrival time                                                                    0.5563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0658   0.0000   0.3065 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0376   0.1743     0.4808 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   4.2563     0.0000     0.4808 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4808 r
  core/be/be_calculator/wb_pkt_o[45] (net)              4.2563              0.0000     0.4808 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4808 r
  core/be/wb_pkt[45] (net)                              4.2563              0.0000     0.4808 r
  core/be/icc_place48/INP (NBUFFX8)                               0.0376    0.0000 &   0.4809 r
  core/be/icc_place48/Z (NBUFFX8)                                 0.0460    0.0781 @   0.5590 r
  core/be/n194 (net)                            5      34.1723              0.0000     0.5590 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5590 r
  core/be/be_checker/wb_pkt_i[45] (net)                34.1723              0.0000     0.5590 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5590 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      34.1723              0.0000     0.5590 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5590 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  34.1723     0.0000     0.5590 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5590 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  34.1723   0.0000     0.5590 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0332  -0.0027 @   0.5563 r d 
  data arrival time                                                                    0.5563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1953


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0658   0.0000   0.3072 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0365   0.1736     0.4808 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.8569     0.0000     0.4808 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4808 r
  core/be/be_calculator/wb_pkt_o[40] (net)              3.8569              0.0000     0.4808 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4808 r
  core/be/wb_pkt[40] (net)                              3.8569              0.0000     0.4808 r
  core/be/icc_place61/INP (NBUFFX8)                               0.0365    0.0000 &   0.4809 r
  core/be/icc_place61/Z (NBUFFX8)                                 0.0454    0.0769 @   0.5578 r
  core/be/n126 (net)                            5      30.8891              0.0000     0.5578 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5578 r
  core/be/be_checker/wb_pkt_i[40] (net)                30.8891              0.0000     0.5578 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5578 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      30.8891              0.0000     0.5578 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5578 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  30.8891     0.0000     0.5578 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5578 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  30.8891   0.0000     0.5578 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0328   0.0001 @   0.5579 r d 
  data arrival time                                                                    0.5579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1953


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0365   0.1735     0.4817 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.8396     0.0000     0.4817 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4817 r
  core/be/be_calculator/wb_pkt_o[41] (net)              3.8396              0.0000     0.4817 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4817 r
  core/be/wb_pkt[41] (net)                              3.8396              0.0000     0.4817 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0365    0.0000 &   0.4817 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0459    0.0775 @   0.5592 r
  core/be/n121 (net)                            5      33.1803              0.0000     0.5592 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5592 r
  core/be/be_checker/wb_pkt_i[41] (net)                33.1803              0.0000     0.5592 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5592 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      33.1803              0.0000     0.5592 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5592 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  33.1803     0.0000     0.5592 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5592 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  33.1803   0.0000     0.5592 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0331  -0.0013 @   0.5580 r d 
  data arrival time                                                                    0.5580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5580
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1954


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3082     0.3082
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0658   0.0000   0.3082 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0365   0.1736     0.4818 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   3.8548     0.0000     0.4818 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.4818 r
  core/be/be_calculator/wb_pkt_o[39] (net)              3.8548              0.0000     0.4818 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.4818 r
  core/be/wb_pkt[39] (net)                              3.8548              0.0000     0.4818 r
  core/be/icc_place54/INP (NBUFFX8)                               0.0365    0.0000 &   0.4818 r
  core/be/icc_place54/Z (NBUFFX8)                                 0.0479    0.0782 @   0.5600 r
  core/be/n119 (net)                            5      36.4099              0.0000     0.5600 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.5600 r
  core/be/be_checker/wb_pkt_i[39] (net)                36.4099              0.0000     0.5600 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.5600 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      36.4099              0.0000     0.5600 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.5600 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  36.4099     0.0000     0.5600 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5600 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  36.4099   0.0000     0.5600 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[39] (saed90_64x32_2P)   0.0347  -0.0033 @   0.5567 r d 
  data arrival time                                                                    0.5567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1956


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0372   0.1740     0.4821 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   4.1067     0.0000     0.4821 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4821 r
  core/be/be_calculator/wb_pkt_o[43] (net)              4.1067              0.0000     0.4821 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4821 r
  core/be/wb_pkt[43] (net)                              4.1067              0.0000     0.4821 r
  core/be/icc_place52/INP (NBUFFX8)                               0.0372    0.0000 &   0.4822 r
  core/be/icc_place52/Z (NBUFFX8)                                 0.0444    0.0765 @   0.5587 r
  core/be/n117 (net)                            5      28.4673              0.0000     0.5587 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5587 r
  core/be/be_checker/wb_pkt_i[43] (net)                28.4673              0.0000     0.5587 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5587 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      28.4673              0.0000     0.5587 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5587 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  28.4673     0.0000     0.5587 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5587 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  28.4673   0.0000     0.5587 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0321  -0.0004 @   0.5582 r d 
  data arrival time                                                                    0.5582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1957


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0359   0.1732     0.4812 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.6487     0.0000     0.4812 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4812 r
  core/be/be_calculator/wb_pkt_o[46] (net)              3.6487              0.0000     0.4812 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4812 r
  core/be/wb_pkt[46] (net)                              3.6487              0.0000     0.4812 r
  core/be/icc_place68/INP (NBUFFX8)                               0.0359    0.0000 &   0.4812 r
  core/be/icc_place68/Z (NBUFFX8)                                 0.0444    0.0766 @   0.5578 r
  core/be/n133 (net)                            5      29.5271              0.0000     0.5578 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5578 r
  core/be/be_checker/wb_pkt_i[46] (net)                29.5271              0.0000     0.5578 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5578 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      29.5271              0.0000     0.5578 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5578 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  29.5271     0.0000     0.5578 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5578 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  29.5271   0.0000     0.5578 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0321   0.0006 @   0.5584 r d 
  data arrival time                                                                    0.5584

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5584
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1958


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1583   0.0000    0.3480 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0421    0.1889     0.5369 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   5.8950      0.0000     0.5369 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5369 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   5.8950   0.0000     0.5369 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5369 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   5.8950           0.0000     0.5369 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0421  -0.0005 &   0.5364 r
  data arrival time                                                                    0.5364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                            -0.0019     0.3687
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3687 r
  library hold time                                                        -0.0282     0.3406
  data required time                                                                   0.3406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3406
  data arrival time                                                                   -0.5364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1507   0.0000    0.3322 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0355    0.1839     0.5161 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   3.5307      0.0000     0.5161 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5161 r
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   3.5307              0.0000     0.5161 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5161 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   3.5307           0.0000     0.5161 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0355   0.0000 &   0.5162 r
  data arrival time                                                                    0.5162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                             0.0000     0.3463
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3463 r
  library hold time                                                        -0.0260     0.3203
  data required time                                                                   0.3203
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3203
  data arrival time                                                                   -0.5162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1766   0.0000    0.3549 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0337    0.1848     0.5397 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.8585      0.0000     0.5397 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5397 r
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.8585             0.0000     0.5397 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5397 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.8585           0.0000     0.5397 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0337   0.0000 &   0.5397 r
  data arrival time                                                                    0.5397

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  clock reconvergence pessimism                                            -0.0019     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                        -0.0258     0.3437
  data required time                                                                   0.3437
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3437
  data arrival time                                                                   -0.5397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0658   0.0000   0.3077 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0363   0.1734     0.4811 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.7806     0.0000     0.4811 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4811 r
  core/be/be_calculator/wb_pkt_o[52] (net)              3.7806              0.0000     0.4811 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4811 r
  core/be/wb_pkt[52] (net)                              3.7806              0.0000     0.4811 r
  core/be/icc_place79/INP (NBUFFX8)                               0.0363    0.0000 &   0.4811 r
  core/be/icc_place79/Z (NBUFFX8)                                 0.0431    0.0761 @   0.5572 r
  core/be/n144 (net)                            5      27.1668              0.0000     0.5572 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.5572 r
  core/be/be_checker/wb_pkt_i[52] (net)                27.1668              0.0000     0.5572 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.5572 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      27.1668              0.0000     0.5572 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.5572 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  27.1668     0.0000     0.5572 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5572 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  27.1668   0.0000     0.5572 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0312  -0.0001 @   0.5571 r d 
  data arrival time                                                                    0.5571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3497     0.3497
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/CLK (DFFX1)   0.1652   0.0000   0.3497 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/Q (DFFX1)   0.0418   0.2096   0.5593 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (net)     2   7.5664   0.0000   0.5593 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5593 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (net)   7.5664            0.0000     0.5593 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (bp_be_scheduler_02_0)    0.0000     0.5593 f
  core/be/be_checker/dispatch_pkt_o[17] (net)           7.5664              0.0000     0.5593 f
  core/be/be_checker/dispatch_pkt_o[17] (bp_be_checker_top_02_0)            0.0000     0.5593 f
  core/be/dispatch_pkt[17] (net)                        7.5664              0.0000     0.5593 f
  core/be/be_calculator/dispatch_pkt_i[17] (bp_be_calculator_top_02_0)      0.0000     0.5593 f
  core/be/be_calculator/dispatch_pkt_i[17] (net)        7.5664              0.0000     0.5593 f
  core/be/be_calculator/reservation_reg/data_i[17] (bsg_dff_width_p295_0)   0.0000     0.5593 f
  core/be/be_calculator/reservation_reg/data_i[17] (net)   7.5664           0.0000     0.5593 f
  core/be/be_calculator/reservation_reg/data_r_reg_17_/D (DFFX1)   0.0418   0.0001 &   0.5595 f
  data arrival time                                                                    0.5595

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3510     0.3510
  clock reconvergence pessimism                                            -0.0019     0.3491
  core/be/be_calculator/reservation_reg/data_r_reg_17_/CLK (DFFX1)          0.0000     0.3491 r
  library hold time                                                         0.0143     0.3634
  data required time                                                                   0.3634
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3634
  data arrival time                                                                   -0.5595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1961


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0658   0.0000   0.3072 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0365   0.1736     0.4808 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.8569     0.0000     0.4808 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4808 r
  core/be/be_calculator/wb_pkt_o[40] (net)              3.8569              0.0000     0.4808 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4808 r
  core/be/wb_pkt[40] (net)                              3.8569              0.0000     0.4808 r
  core/be/icc_place61/INP (NBUFFX8)                               0.0365    0.0000 &   0.4809 r
  core/be/icc_place61/Z (NBUFFX8)                                 0.0454    0.0769 @   0.5578 r
  core/be/n126 (net)                            5      30.8891              0.0000     0.5578 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5578 r
  core/be/be_checker/wb_pkt_i[40] (net)                30.8891              0.0000     0.5578 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5578 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      30.8891              0.0000     0.5578 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5578 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  30.8891     0.0000     0.5578 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5578 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  30.8891   0.0000     0.5578 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0329  -0.0004 @   0.5573 r d 
  data arrival time                                                                    0.5573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1962


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0658   0.0000   0.3068 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0374   0.1742     0.4810 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   4.1873     0.0000     0.4810 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4810 r
  core/be/be_calculator/wb_pkt_o[49] (net)              4.1873              0.0000     0.4810 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4810 r
  core/be/wb_pkt[49] (net)                              4.1873              0.0000     0.4810 r
  core/be/icc_place36/INP (NBUFFX8)                               0.0374    0.0000 &   0.4811 r
  core/be/icc_place36/Z (NBUFFX8)                                 0.0436    0.0763 @   0.5574 r
  core/be/n101 (net)                            5      27.1559              0.0000     0.5574 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5574 r
  core/be/be_checker/wb_pkt_i[49] (net)                27.1559              0.0000     0.5574 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5574 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      27.1559              0.0000     0.5574 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5574 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  27.1559     0.0000     0.5574 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5574 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  27.1559   0.0000     0.5574 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0315   0.0001 @   0.5574 r d 
  data arrival time                                                                    0.5574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.1740   0.0000   0.3540 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0453   0.2128   0.5668 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2   9.1568   0.0000   0.5668 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5668 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)   9.1568            0.0000     0.5668 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_02_0)    0.0000     0.5668 f
  core/be/be_checker/dispatch_pkt_o[42] (net)           9.1568              0.0000     0.5668 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_02_0)            0.0000     0.5668 f
  core/be/dispatch_pkt[42] (net)                        9.1568              0.0000     0.5668 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_02_0)      0.0000     0.5668 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)        9.1568              0.0000     0.5668 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.5668 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)   9.1568           0.0000     0.5668 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0453  -0.0007 &   0.5660 f
  data arrival time                                                                    0.5660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3575     0.3575
  clock reconvergence pessimism                                            -0.0019     0.3556
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.3556 r
  library hold time                                                         0.0140     0.3696
  data required time                                                                   0.3696
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3696
  data arrival time                                                                   -0.5660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0365   0.1735     0.4817 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.8396     0.0000     0.4817 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4817 r
  core/be/be_calculator/wb_pkt_o[41] (net)              3.8396              0.0000     0.4817 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4817 r
  core/be/wb_pkt[41] (net)                              3.8396              0.0000     0.4817 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0365    0.0000 &   0.4817 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0459    0.0775 @   0.5592 r
  core/be/n121 (net)                            5      33.1803              0.0000     0.5592 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5592 r
  core/be/be_checker/wb_pkt_i[41] (net)                33.1803              0.0000     0.5592 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5592 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      33.1803              0.0000     0.5592 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5592 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  33.1803     0.0000     0.5592 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5592 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  33.1803   0.0000     0.5592 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0332  -0.0017 @   0.5576 r d 
  data arrival time                                                                    0.5576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0372   0.1740     0.4821 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   4.1067     0.0000     0.4821 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4821 r
  core/be/be_calculator/wb_pkt_o[43] (net)              4.1067              0.0000     0.4821 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4821 r
  core/be/wb_pkt[43] (net)                              4.1067              0.0000     0.4821 r
  core/be/icc_place52/INP (NBUFFX8)                               0.0372    0.0000 &   0.4822 r
  core/be/icc_place52/Z (NBUFFX8)                                 0.0444    0.0765 @   0.5587 r
  core/be/n117 (net)                            5      28.4673              0.0000     0.5587 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5587 r
  core/be/be_checker/wb_pkt_i[43] (net)                28.4673              0.0000     0.5587 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5587 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      28.4673              0.0000     0.5587 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5587 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  28.4673     0.0000     0.5587 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5587 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  28.4673   0.0000     0.5587 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0321  -0.0009 @   0.5577 r d 
  data arrival time                                                                    0.5577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1966


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/CLK (DFFX1)   0.1652   0.0000   0.3498 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/Q (DFFX1)   0.0464   0.2128   0.5626 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (net)     2   9.6423   0.0000   0.5626 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5626 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (net)   9.6423            0.0000     0.5626 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (bp_be_scheduler_02_0)    0.0000     0.5626 f
  core/be/be_checker/dispatch_pkt_o[23] (net)           9.6423              0.0000     0.5626 f
  core/be/be_checker/dispatch_pkt_o[23] (bp_be_checker_top_02_0)            0.0000     0.5626 f
  core/be/dispatch_pkt[23] (net)                        9.6423              0.0000     0.5626 f
  core/be/be_calculator/dispatch_pkt_i[23] (bp_be_calculator_top_02_0)      0.0000     0.5626 f
  core/be/be_calculator/dispatch_pkt_i[23] (net)        9.6423              0.0000     0.5626 f
  core/be/be_calculator/reservation_reg/data_i[23] (bsg_dff_width_p295_0)   0.0000     0.5626 f
  core/be/be_calculator/reservation_reg/data_i[23] (net)   9.6423           0.0000     0.5626 f
  core/be/be_calculator/reservation_reg/data_r_reg_23_/D (DFFX1)   0.0464   0.0000 &   0.5626 f
  data arrival time                                                                    0.5626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  clock reconvergence pessimism                                            -0.0019     0.3528
  core/be/be_calculator/reservation_reg/data_r_reg_23_/CLK (DFFX1)          0.0000     0.3528 r
  library hold time                                                         0.0132     0.3659
  data required time                                                                   0.3659
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3659
  data arrival time                                                                   -0.5626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_291_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)   0.1767   0.0000   0.3550 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/Q (DFFX1)   0.0484   0.2152     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_o[208] (net)     3  10.5380     0.0000     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_o[208] (bsg_dff_width_p415_0)   0.0000     0.5702 f
  core/be/be_calculator/commit_pkt_o[30] (net)         10.5380              0.0000     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_i[291] (bsg_dff_width_p415_0)   0.0000     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_i[291] (net)  10.5380           0.0000     0.5702 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/D (DFFX1)   0.0484  -0.0008 &   0.5694 f
  data arrival time                                                                    0.5694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3609     0.3609
  clock reconvergence pessimism                                            -0.0019     0.3590
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/CLK (DFFX1)          0.0000     0.3590 r
  library hold time                                                         0.0135     0.3726
  data required time                                                                   0.3726
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3726
  data arrival time                                                                   -0.5694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0370   0.1739     0.4820 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.0509     0.0000     0.4820 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4820 r
  core/be/be_calculator/wb_pkt_o[62] (net)              4.0509              0.0000     0.4820 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4820 r
  core/be/wb_pkt[62] (net)                              4.0509              0.0000     0.4820 r
  core/be/icc_place73/INP (NBUFFX8)                               0.0370    0.0000 &   0.4820 r
  core/be/icc_place73/Z (NBUFFX8)                                 0.0453    0.0770 @   0.5590 r
  core/be/n138 (net)                            5      30.5309              0.0000     0.5590 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5590 r
  core/be/be_checker/wb_pkt_i[62] (net)                30.5309              0.0000     0.5590 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5590 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      30.5309              0.0000     0.5590 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5590 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  30.5309     0.0000     0.5590 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5590 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  30.5309   0.0000     0.5590 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0327   0.0005 @   0.5595 r d 
  data arrival time                                                                    0.5595

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1969


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3461     0.3461
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.1583   0.0000   0.3461 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0475   0.2130   0.5591 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2  10.1092   0.0000   0.5591 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5591 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)  10.1092            0.0000     0.5591 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_02_0)    0.0000     0.5591 f
  core/be/be_checker/dispatch_pkt_o[31] (net)          10.1092              0.0000     0.5591 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_02_0)            0.0000     0.5591 f
  core/be/dispatch_pkt[31] (net)                       10.1092              0.0000     0.5591 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_02_0)      0.0000     0.5591 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)       10.1092              0.0000     0.5591 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.5591 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)  10.1092           0.0000     0.5591 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0475  -0.0006 &   0.5585 f
  data arrival time                                                                    0.5585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3510     0.3510
  clock reconvergence pessimism                                            -0.0019     0.3491
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.3491 r
  library hold time                                                         0.0124     0.3615
  data required time                                                                   0.3615
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3615
  data arrival time                                                                   -0.5585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1970


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3461     0.3461
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1652   0.0000    0.3461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0497    0.2150     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1  11.0876      0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.5611 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)  11.0876    0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)  11.0876            0.0000     0.5611 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0497   -0.0053 &   0.5558 f
  data arrival time                                                                    0.5558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  clock reconvergence pessimism                                            -0.0019     0.3472
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.3472 r
  library hold time                                                         0.0115     0.3586
  data required time                                                                   0.3586
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3586
  data arrival time                                                                   -0.5558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0658   0.0000   0.3062 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0907   0.2037     0.5099 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     5  24.2446     0.0000     0.5099 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5099 r
  core/be/be_calculator/wb_pkt_o[54] (net)             24.2446              0.0000     0.5099 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5099 r
  core/be/wb_pkt[54] (net)                             24.2446              0.0000     0.5099 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5099 r
  core/be/be_checker/wb_pkt_i[54] (net)                24.2446              0.0000     0.5099 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5099 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      24.2446              0.0000     0.5099 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5099 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  24.2446     0.0000     0.5099 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5099 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  24.2446   0.0000     0.5099 r
  core/be/be_checker/scheduler/int_regfile/rf/icc_place3/INP (NBUFFX2)   0.0907  -0.0092 &   0.5007 r
  core/be/be_checker/scheduler/int_regfile/rf/icc_place3/Z (NBUFFX2)   0.0330   0.0652   0.5659 r
  core/be/be_checker/scheduler/int_regfile/rf/n82 (net)     1   7.1993      0.0000     0.5659 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0330  -0.0059 &   0.5600 r d 
  data arrival time                                                                    0.5600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1974


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_286_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)   0.1941   0.0000   0.3651 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/Q (DFFX1)   0.0469   0.2156     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_o[203] (net)     3   9.9061     0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_o[203] (bsg_dff_width_p415_0)   0.0000     0.5807 f
  core/be/be_calculator/commit_pkt_o[25] (net)          9.9061              0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_i[286] (bsg_dff_width_p415_0)   0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_i[286] (net)   9.9061           0.0000     0.5807 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/D (DFFX1)   0.0469   0.0000 &   0.5807 f
  data arrival time                                                                    0.5807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  clock reconvergence pessimism                                            -0.0019     0.3681
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/CLK (DFFX1)          0.0000     0.3681 r
  library hold time                                                         0.0152     0.3832
  data required time                                                                   0.3832
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3832
  data arrival time                                                                   -0.5807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0359   0.1732     0.4812 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.6487     0.0000     0.4812 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4812 r
  core/be/be_calculator/wb_pkt_o[46] (net)              3.6487              0.0000     0.4812 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4812 r
  core/be/wb_pkt[46] (net)                              3.6487              0.0000     0.4812 r
  core/be/icc_place68/INP (NBUFFX8)                               0.0359    0.0000 &   0.4812 r
  core/be/icc_place68/Z (NBUFFX8)                                 0.0444    0.0766 @   0.5578 r
  core/be/n133 (net)                            5      29.5271              0.0000     0.5578 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5578 r
  core/be/be_checker/wb_pkt_i[46] (net)                29.5271              0.0000     0.5578 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5578 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      29.5271              0.0000     0.5578 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5578 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  29.5271     0.0000     0.5578 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5578 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  29.5271   0.0000     0.5578 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0320   0.0008 @   0.5586 r d 
  data arrival time                                                                    0.5586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3497     0.3497
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/CLK (DFFX1)   0.1652   0.0000   0.3497 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/Q (DFFX1)   0.0496   0.2150   0.5647 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (net)     2  11.0365   0.0000   0.5647 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5647 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (net)  11.0365            0.0000     0.5647 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (bp_be_scheduler_02_0)    0.0000     0.5647 f
  core/be/be_checker/dispatch_pkt_o[16] (net)          11.0365              0.0000     0.5647 f
  core/be/be_checker/dispatch_pkt_o[16] (bp_be_checker_top_02_0)            0.0000     0.5647 f
  core/be/dispatch_pkt[16] (net)                       11.0365              0.0000     0.5647 f
  core/be/be_calculator/dispatch_pkt_i[16] (bp_be_calculator_top_02_0)      0.0000     0.5647 f
  core/be/be_calculator/dispatch_pkt_i[16] (net)       11.0365              0.0000     0.5647 f
  core/be/be_calculator/reservation_reg/data_i[16] (bsg_dff_width_p295_0)   0.0000     0.5647 f
  core/be/be_calculator/reservation_reg/data_i[16] (net)  11.0365           0.0000     0.5647 f
  core/be/be_calculator/reservation_reg/data_r_reg_16_/D (DFFX1)   0.0496  -0.0013 &   0.5633 f
  data arrival time                                                                    0.5633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3552     0.3552
  clock reconvergence pessimism                                            -0.0019     0.3533
  core/be/be_calculator/reservation_reg/data_r_reg_16_/CLK (DFFX1)          0.0000     0.3533 r
  library hold time                                                         0.0124     0.3657
  data required time                                                                   0.3657
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3657
  data arrival time                                                                   -0.5633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0364   0.1735     0.4815 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.8239     0.0000     0.4815 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4815 r
  core/be/be_calculator/wb_pkt_o[60] (net)              3.8239              0.0000     0.4815 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4815 r
  core/be/wb_pkt[60] (net)                              3.8239              0.0000     0.4815 r
  core/be/icc_place76/INP (NBUFFX8)                               0.0364    0.0000 &   0.4816 r
  core/be/icc_place76/Z (NBUFFX8)                                 0.0473    0.0781 @   0.5597 r
  core/be/n141 (net)                            5      35.9527              0.0000     0.5597 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5597 r
  core/be/be_checker/wb_pkt_i[60] (net)                35.9527              0.0000     0.5597 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5597 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      35.9527              0.0000     0.5597 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5597 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  35.9527     0.0000     0.5597 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5597 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  35.9527   0.0000     0.5597 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0342  -0.0007 @   0.5590 r d 
  data arrival time                                                                    0.5590

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0370   0.1739     0.4820 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   4.0509     0.0000     0.4820 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4820 r
  core/be/be_calculator/wb_pkt_o[62] (net)              4.0509              0.0000     0.4820 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4820 r
  core/be/wb_pkt[62] (net)                              4.0509              0.0000     0.4820 r
  core/be/icc_place73/INP (NBUFFX8)                               0.0370    0.0000 &   0.4820 r
  core/be/icc_place73/Z (NBUFFX8)                                 0.0453    0.0770 @   0.5590 r
  core/be/n138 (net)                            5      30.5309              0.0000     0.5590 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5590 r
  core/be/be_checker/wb_pkt_i[62] (net)                30.5309              0.0000     0.5590 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5590 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      30.5309              0.0000     0.5590 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5590 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  30.5309     0.0000     0.5590 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5590 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  30.5309   0.0000     0.5590 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0327   0.0001 @   0.5591 r d 
  data arrival time                                                                    0.5591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1980


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.1583   0.0000   0.3480 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0495   0.2143   0.5623 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2  11.0075   0.0000   0.5623 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5623 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)  11.0075            0.0000     0.5623 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.5623 f
  core/be/be_checker/dispatch_pkt_o[35] (net)          11.0075              0.0000     0.5623 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.5623 f
  core/be/dispatch_pkt[35] (net)                       11.0075              0.0000     0.5623 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.5623 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)       11.0075              0.0000     0.5623 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.5623 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)  11.0075           0.0000     0.5623 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0495  -0.0016 &   0.5607 f
  data arrival time                                                                    0.5607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3526     0.3526
  clock reconvergence pessimism                                            -0.0019     0.3507
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.3507 r
  library hold time                                                         0.0119     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1583   0.0000    0.3491 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0488    0.1931     0.5422 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   8.3797      0.0000     0.5422 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5422 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   8.3797    0.0000     0.5422 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5422 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   8.3797            0.0000     0.5422 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0488   -0.0052 &   0.5370 r
  data arrival time                                                                    0.5370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  clock reconvergence pessimism                                            -0.0019     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.3689 r
  library hold time                                                        -0.0301     0.3388
  data required time                                                                   0.3388
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3388
  data arrival time                                                                   -0.5370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1982


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3479     0.3479
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1583   0.0000    0.3479 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0458    0.1914     0.5392 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   7.2472      0.0000     0.5392 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5392 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   7.2472    0.0000     0.5392 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5392 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   7.2472           0.0000     0.5392 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0458  -0.0015 &   0.5377 r
  data arrival time                                                                    0.5377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                            -0.0019     0.3687
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3687 r
  library hold time                                                        -0.0292     0.3395
  data required time                                                                   0.3395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3395
  data arrival time                                                                   -0.5377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1982


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3441     0.3441
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1531   0.0000    0.3441 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0377    0.1856     0.5297 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   4.3142      0.0000     0.5297 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.5297 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   4.3142    0.0000     0.5297 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.5297 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   4.3142            0.0000     0.5297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0377    0.0001 &   0.5298 r
  data arrival time                                                                    0.5298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.3578 r
  library hold time                                                        -0.0267     0.3311
  data required time                                                                   0.3311
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3311
  data arrival time                                                                   -0.5298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1507   0.0000    0.3321 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0386    0.1860     0.5180 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   4.6284      0.0000     0.5180 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5180 r
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   4.6284              0.0000     0.5180 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5180 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   4.6284           0.0000     0.5180 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0386   0.0001 &   0.5181 r
  data arrival time                                                                    0.5181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                             0.0000     0.3463
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3463 r
  library hold time                                                        -0.0269     0.3194
  data required time                                                                   0.3194
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3194
  data arrival time                                                                   -0.5181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3661     0.3661
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.1941   0.0000   0.3661 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0502   0.2178     0.5839 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2  11.3376     0.0000     0.5839 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.5839 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)  11.3376            0.0000     0.5839 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.5839 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)  11.3376           0.0000     0.5839 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0502  -0.0013 &   0.5826 f
  data arrival time                                                                    0.5826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  clock reconvergence pessimism                                            -0.0019     0.3694
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.3694 r
  library hold time                                                         0.0144     0.3839
  data required time                                                                   0.3839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3839
  data arrival time                                                                   -0.5826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3460     0.3460
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.1583   0.0000   0.3460 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0507   0.2151   0.5611 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2  11.5241   0.0000   0.5611 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5611 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)  11.5241            0.0000     0.5611 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.5611 f
  core/be/be_checker/dispatch_pkt_o[37] (net)          11.5241              0.0000     0.5611 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.5611 f
  core/be/dispatch_pkt[37] (net)                       11.5241              0.0000     0.5611 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.5611 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)       11.5241              0.0000     0.5611 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.5611 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)  11.5241           0.0000     0.5611 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0507  -0.0024 &   0.5587 f
  data arrival time                                                                    0.5587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  clock reconvergence pessimism                                            -0.0019     0.3482
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.3482 r
  library hold time                                                         0.0116     0.3599
  data required time                                                                   0.3599
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3599
  data arrival time                                                                   -0.5587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1988


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3461     0.3461
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.1583   0.0000   0.3461 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0511   0.2154   0.5615 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2  11.7009   0.0000   0.5615 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5615 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)  11.7009            0.0000     0.5615 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.5615 f
  core/be/be_checker/dispatch_pkt_o[32] (net)          11.7009              0.0000     0.5615 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.5615 f
  core/be/dispatch_pkt[32] (net)                       11.7009              0.0000     0.5615 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.5615 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)       11.7009              0.0000     0.5615 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.5615 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)  11.7009           0.0000     0.5615 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0511  -0.0009 &   0.5606 f
  data arrival time                                                                    0.5606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  clock reconvergence pessimism                                            -0.0019     0.3502
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.3502 r
  library hold time                                                         0.0115     0.3618
  data required time                                                                   0.3618
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3618
  data arrival time                                                                   -0.5606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1988


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3440     0.3440
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1531   0.0000   0.3440 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0374   0.1854   0.5294 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   4.2082   0.0000   0.5294 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5294 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   4.2082      0.0000     0.5294 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5294 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   4.2082   0.0000   0.5294 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0374   0.0001 &   0.5295 r
  data arrival time                                                                    0.5295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                            -0.0019     0.3572
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3572 r
  library hold time                                                        -0.0266     0.3306
  data required time                                                                   0.3306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3306
  data arrival time                                                                   -0.5295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3441     0.3441
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1531   0.0000   0.3441 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0394   0.1867     0.5308 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   4.9248     0.0000     0.5308 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5308 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   4.9248    0.0000     0.5308 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5308 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   4.9248           0.0000     0.5308 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0394  -0.0015 &   0.5293 r
  data arrival time                                                                    0.5293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0019     0.3576
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3576 r
  library hold time                                                        -0.0272     0.3305
  data required time                                                                   0.3305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3305
  data arrival time                                                                   -0.5293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3492     0.3492
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1583   0.0000    0.3492 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0565    0.1974     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1  11.3217      0.0000     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5466 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)  11.3217    0.0000     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)  11.3217           0.0000     0.5466 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0565  -0.0105 &   0.5361 r
  data arrival time                                                                    0.5361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                        -0.0322     0.3371
  data required time                                                                   0.3371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3371
  data arrival time                                                                   -0.5361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/CLK (DFFX1)   0.1652   0.0000   0.3494 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/Q (DFFX1)   0.0506   0.2157   0.5650 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (net)     2  11.5098   0.0000   0.5650 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5650 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (net)  11.5098            0.0000     0.5650 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (bp_be_scheduler_02_0)    0.0000     0.5650 f
  core/be/be_checker/dispatch_pkt_o[18] (net)          11.5098              0.0000     0.5650 f
  core/be/be_checker/dispatch_pkt_o[18] (bp_be_checker_top_02_0)            0.0000     0.5650 f
  core/be/dispatch_pkt[18] (net)                       11.5098              0.0000     0.5650 f
  core/be/be_calculator/dispatch_pkt_i[18] (bp_be_calculator_top_02_0)      0.0000     0.5650 f
  core/be/be_calculator/dispatch_pkt_i[18] (net)       11.5098              0.0000     0.5650 f
  core/be/be_calculator/reservation_reg/data_i[18] (bsg_dff_width_p295_0)   0.0000     0.5650 f
  core/be/be_calculator/reservation_reg/data_i[18] (net)  11.5098           0.0000     0.5650 f
  core/be/be_calculator/reservation_reg/data_r_reg_18_/D (DFFX1)   0.0506  -0.0006 &   0.5644 f
  data arrival time                                                                    0.5644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3552     0.3552
  clock reconvergence pessimism                                            -0.0019     0.3533
  core/be/be_calculator/reservation_reg/data_r_reg_18_/CLK (DFFX1)          0.0000     0.3533 r
  library hold time                                                         0.0122     0.3654
  data required time                                                                   0.3654
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3654
  data arrival time                                                                   -0.5644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0658   0.0000   0.3077 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0511   0.2033     0.5110 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  11.7153     0.0000     0.5110 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5110 f
  core/be/be_calculator/wb_pkt_o[53] (net)             11.7153              0.0000     0.5110 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5110 f
  core/be/wb_pkt[53] (net)                             11.7153              0.0000     0.5110 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.5110 f
  core/be/be_checker/wb_pkt_i[53] (net)                11.7153              0.0000     0.5110 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.5110 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      11.7153              0.0000     0.5110 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.5110 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  11.7153     0.0000     0.5110 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[53] (bsg_dff_width_p68_0)   0.0000   0.5110 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[53] (net)  11.7153   0.0000   0.5110 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_/D (DFFX1)   0.0511   0.0002 &   0.5112 f
  data arrival time                                                                    0.5112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3120     0.3120
  clock reconvergence pessimism                                            -0.0019     0.3101
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_/CLK (DFFX1)   0.0000   0.3101 r
  library hold time                                                         0.0020     0.3122
  data required time                                                                   0.3122
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3122
  data arrival time                                                                   -0.5112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_275_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)   0.1766   0.0000   0.3544 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/Q (DFFX1)   0.0530   0.2182     0.5727 f
  core/be/be_calculator/calc_stage_reg/data_o[192] (net)     3  12.5570     0.0000     0.5727 f
  core/be/be_calculator/calc_stage_reg/data_o[192] (bsg_dff_width_p415_0)   0.0000     0.5727 f
  core/be/be_calculator/commit_pkt_o[14] (net)         12.5570              0.0000     0.5727 f
  core/be/be_calculator/calc_stage_reg/data_i[275] (bsg_dff_width_p415_0)   0.0000     0.5727 f
  core/be/be_calculator/calc_stage_reg/data_i[275] (net)  12.5570           0.0000     0.5727 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_275_/D (DFFX1)   0.0530  -0.0026 &   0.5700 f
  data arrival time                                                                    0.5700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  clock reconvergence pessimism                                            -0.0019     0.3584
  core/be/be_calculator/calc_stage_reg/data_r_reg_275_/CLK (DFFX1)          0.0000     0.3584 r
  library hold time                                                         0.0125     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.5700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3440     0.3440
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1531   0.0000   0.3440 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0347   0.1836   0.5276 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   3.2250   0.0000   0.5276 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5276 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   3.2250      0.0000     0.5276 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5276 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   3.2250   0.0000   0.5276 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0347   0.0000 &   0.5276 r
  data arrival time                                                                    0.5276

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3561     0.3561
  clock reconvergence pessimism                                            -0.0019     0.3542
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.3542 r
  library hold time                                                        -0.0258     0.3284
  data required time                                                                   0.3284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3284
  data arrival time                                                                   -0.5276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0658   0.0000   0.3062 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0907   0.2037     0.5099 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     5  24.2446     0.0000     0.5099 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5099 r
  core/be/be_calculator/wb_pkt_o[54] (net)             24.2446              0.0000     0.5099 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5099 r
  core/be/wb_pkt[54] (net)                             24.2446              0.0000     0.5099 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5099 r
  core/be/be_checker/wb_pkt_i[54] (net)                24.2446              0.0000     0.5099 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5099 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      24.2446              0.0000     0.5099 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5099 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  24.2446     0.0000     0.5099 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5099 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  24.2446   0.0000     0.5099 r
  core/be/be_checker/scheduler/int_regfile/rf/icc_place2/INP (NBUFFX2)   0.0907  -0.0095 &   0.5004 r
  core/be/be_checker/scheduler/int_regfile/rf/icc_place2/Z (NBUFFX2)   0.0256   0.0599   0.5603 r
  core/be/be_checker/scheduler/int_regfile/rf/n81 (net)     1   1.8162      0.0000     0.5603 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0256   0.0000 &   0.5603 r d 
  data arrival time                                                                    0.5603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0658   0.0000   0.3085 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0380   0.1746     0.4831 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   4.3955     0.0000     0.4831 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4831 r
  core/be/be_calculator/wb_pkt_o[44] (net)              4.3955              0.0000     0.4831 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4831 r
  core/be/wb_pkt[44] (net)                              4.3955              0.0000     0.4831 r
  core/be/icc_place57/INP (NBUFFX8)                               0.0380    0.0000 &   0.4831 r
  core/be/icc_place57/Z (NBUFFX8)                                 0.0455    0.0777 @   0.5608 r
  core/be/n122 (net)                            5      32.0299              0.0000     0.5608 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.5608 r
  core/be/be_checker/wb_pkt_i[44] (net)                32.0299              0.0000     0.5608 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.5608 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      32.0299              0.0000     0.5608 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.5608 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  32.0299     0.0000     0.5608 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5608 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  32.0299   0.0000     0.5608 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0328   0.0011 @   0.5618 r d 
  data arrival time                                                                    0.5618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3441     0.3441
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1531   0.0000    0.3441 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0381    0.1859     0.5300 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   4.4729      0.0000     0.5300 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5300 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   4.4729    0.0000     0.5300 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5300 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   4.4729           0.0000     0.5300 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0381   0.0001 &   0.5301 r
  data arrival time                                                                    0.5301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  clock reconvergence pessimism                                            -0.0019     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.3573 r
  library hold time                                                        -0.0268     0.3305
  data required time                                                                   0.3305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3305
  data arrival time                                                                   -0.5301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1995


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1583   0.0000    0.3493 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0576    0.1980     0.5473 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1  11.7406      0.0000     0.5473 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5473 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)  11.7406    0.0000     0.5473 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5473 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)  11.7406            0.0000     0.5473 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0576   -0.0109 &   0.5364 r
  data arrival time                                                                    0.5364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.3693 r
  library hold time                                                        -0.0326     0.3368
  data required time                                                                   0.3368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3368
  data arrival time                                                                   -0.5364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1766   0.0000    0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0390    0.1883     0.5429 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   4.7875      0.0000     0.5429 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.5429 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   4.7875    0.0000     0.5429 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.5429 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   4.7875           0.0000     0.5429 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0390  -0.0008 &   0.5421 r
  data arrival time                                                                    0.5421

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  clock reconvergence pessimism                                            -0.0019     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.3696 r
  library hold time                                                        -0.0273     0.3423
  data required time                                                                   0.3423
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3423
  data arrival time                                                                   -0.5421
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.1583   0.0000   0.3463 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0499   0.2146   0.5609 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2  11.1852   0.0000   0.5609 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5609 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)  11.1852            0.0000     0.5609 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.5609 f
  core/be/be_checker/dispatch_pkt_o[34] (net)          11.1852              0.0000     0.5609 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.5609 f
  core/be/dispatch_pkt[34] (net)                       11.1852              0.0000     0.5609 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.5609 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)       11.1852              0.0000     0.5609 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.5609 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)  11.1852           0.0000     0.5609 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0499   0.0001 &   0.5609 f
  data arrival time                                                                    0.5609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3512     0.3512
  clock reconvergence pessimism                                            -0.0019     0.3493
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.3493 r
  library hold time                                                         0.0118     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0658   0.0000   0.3065 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0324   0.1893     0.4958 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.4813     0.0000     0.4958 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4958 f
  core/be/be_calculator/wb_pkt_o[48] (net)              3.4813              0.0000     0.4958 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4958 f
  core/be/wb_pkt[48] (net)                              3.4813              0.0000     0.4958 f
  core/be/icc_place37/INP (NBUFFX8)                               0.0324    0.0000 &   0.4958 f
  core/be/icc_place37/Z (NBUFFX8)                                 0.0378    0.0704 @   0.5662 f
  core/be/n102 (net)                            5      25.5564              0.0000     0.5662 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5662 f
  core/be/be_checker/wb_pkt_i[48] (net)                25.5564              0.0000     0.5662 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5662 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      25.5564              0.0000     0.5662 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5662 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  25.5564     0.0000     0.5662 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5662 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  25.5564   0.0000     0.5662 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0273  -0.0038 @   0.5624 f d 
  data arrival time                                                                    0.5624

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_267_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)   0.1766   0.0000   0.3549 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/Q (DFFX1)   0.0541   0.2190     0.5739 f
  core/be/be_calculator/calc_stage_reg/data_o[184] (net)     3  13.0657     0.0000     0.5739 f
  core/be/be_calculator/calc_stage_reg/data_o[184] (bsg_dff_width_p415_0)   0.0000     0.5739 f
  core/be/be_calculator/commit_pkt_o[6] (net)          13.0657              0.0000     0.5739 f
  core/be/be_calculator/calc_stage_reg/data_i[267] (bsg_dff_width_p415_0)   0.0000     0.5739 f
  core/be/be_calculator/calc_stage_reg/data_i[267] (net)  13.0657           0.0000     0.5739 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/D (DFFX1)   0.0541  -0.0035 &   0.5704 f
  data arrival time                                                                    0.5704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0019     0.3583
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/CLK (DFFX1)          0.0000     0.3583 r
  library hold time                                                         0.0122     0.3705
  data required time                                                                   0.3705
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3705
  data arrival time                                                                   -0.5704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3660     0.3660
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1941   0.0000    0.3660 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0521    0.2191     0.5851 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2  12.1757      0.0000     0.5851 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.5851 f
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)  12.1757            0.0000     0.5851 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.5851 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)  12.1757           0.0000     0.5851 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0521  -0.0016 &   0.5835 f
  data arrival time                                                                    0.5835

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3714     0.3714
  clock reconvergence pessimism                                            -0.0019     0.3695
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.3695 r
  library hold time                                                         0.0140     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2000


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1858   0.0000    0.3502 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0296    0.2016     0.5518 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   2.3616      0.0000     0.5518 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5518 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    2.3616              0.0000     0.5518 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5518 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   2.3616           0.0000     0.5518 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0296   0.0000 &   0.5518 f
  data arrival time                                                                    0.5518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                             0.0000     0.3357
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.3357 r
  library hold time                                                         0.0161     0.3518
  data required time                                                                   0.3518
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3518
  data arrival time                                                                   -0.5518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3487     0.3487
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/CLK (DFFX1)   0.1652   0.0000   0.3487 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/Q (DFFX1)   0.0557   0.2191   0.5678 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (net)     2  13.7578   0.0000   0.5678 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5678 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (net)  13.7578             0.0000     0.5678 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (bp_be_scheduler_02_0)     0.0000     0.5678 f
  core/be/be_checker/dispatch_pkt_o[3] (net)           13.7578              0.0000     0.5678 f
  core/be/be_checker/dispatch_pkt_o[3] (bp_be_checker_top_02_0)             0.0000     0.5678 f
  core/be/dispatch_pkt[3] (net)                        13.7578              0.0000     0.5678 f
  core/be/be_calculator/dispatch_pkt_i[3] (bp_be_calculator_top_02_0)       0.0000     0.5678 f
  core/be/be_calculator/dispatch_pkt_i[3] (net)        13.7578              0.0000     0.5678 f
  core/be/be_calculator/reservation_reg/data_i[3] (bsg_dff_width_p295_0)    0.0000     0.5678 f
  core/be/be_calculator/reservation_reg/data_i[3] (net)  13.7578            0.0000     0.5678 f
  core/be/be_calculator/reservation_reg/data_r_reg_3_/D (DFFX1)   0.0557   -0.0044 &   0.5634 f
  data arrival time                                                                    0.5634

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  clock reconvergence pessimism                                            -0.0019     0.3528
  core/be/be_calculator/reservation_reg/data_r_reg_3_/CLK (DFFX1)           0.0000     0.3528 r
  library hold time                                                         0.0104     0.3633
  data required time                                                                   0.3633
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3633
  data arrival time                                                                   -0.5634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0658   0.0000   0.3085 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0380   0.1746     0.4831 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   4.3955     0.0000     0.4831 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4831 r
  core/be/be_calculator/wb_pkt_o[44] (net)              4.3955              0.0000     0.4831 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4831 r
  core/be/wb_pkt[44] (net)                              4.3955              0.0000     0.4831 r
  core/be/icc_place57/INP (NBUFFX8)                               0.0380    0.0000 &   0.4831 r
  core/be/icc_place57/Z (NBUFFX8)                                 0.0455    0.0777 @   0.5608 r
  core/be/n122 (net)                            5      32.0299              0.0000     0.5608 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.5608 r
  core/be/be_checker/wb_pkt_i[44] (net)                32.0299              0.0000     0.5608 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.5608 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      32.0299              0.0000     0.5608 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.5608 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  32.0299     0.0000     0.5608 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5608 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  32.0299   0.0000     0.5608 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0329   0.0005 @   0.5613 r d 
  data arrival time                                                                    0.5613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1583   0.0000    0.3494 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0590    0.1988     0.5482 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1  12.3109      0.0000     0.5482 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5482 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)  12.3109    0.0000     0.5482 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5482 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)  12.3109           0.0000     0.5482 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0590  -0.0113 &   0.5370 r
  data arrival time                                                                    0.5370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  clock reconvergence pessimism                                            -0.0019     0.3697
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.3697 r
  library hold time                                                        -0.0330     0.3367
  data required time                                                                   0.3367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3367
  data arrival time                                                                   -0.5370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.1507   0.0000   0.3310 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0502   0.2142     0.5452 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (net)     4  11.3275     0.0000     0.5452 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (bsg_dff_width_p415_0)   0.0000     0.5452 f
  core/be/be_calculator/commit_pkt_o[91] (net)         11.3275              0.0000     0.5452 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (bsg_dff_width_p415_0)   0.0000     0.5452 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (net)  11.3275           0.0000     0.5452 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/D (DFFX1)   0.0502   0.0000 &   0.5452 f
  data arrival time                                                                    0.5452

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3357     0.3357
  clock reconvergence pessimism                                            -0.0019     0.3338
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)          0.0000     0.3338 r
  library hold time                                                         0.0112     0.3449
  data required time                                                                   0.3449
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3449
  data arrival time                                                                   -0.5452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)   0.1583   0.0000    0.3496 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/Q (DFFX1)   0.0544    0.2177     0.5673 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (net)     2  13.1958      0.0000     0.5673 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (bsg_dff_width_p415_0)    0.0000     0.5673 f
  core/be/be_calculator/calc_stage_r_1__pipe_mem_v_ (net)  13.1958          0.0000     0.5673 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (bsg_dff_width_p415_0)   0.0000     0.5673 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (net)  13.1958           0.0000     0.5673 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/D (DFFX1)   0.0544  -0.0065 &   0.5608 f
  data arrival time                                                                    0.5608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3516     0.3516
  clock reconvergence pessimism                                            -0.0019     0.3497
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/CLK (DFFX1)          0.0000     0.3497 r
  library hold time                                                         0.0107     0.3605
  data required time                                                                   0.3605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3605
  data arrival time                                                                   -0.5608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3440     0.3440
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/CLK (DFFX1)   0.1652   0.0000   0.3440 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/Q (DFFX1)   0.0524   0.2169   0.5609 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (net)     3  12.3077   0.0000   0.5609 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5609 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (net)  12.3077           0.0000     0.5609 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (bp_be_scheduler_02_0)   0.0000     0.5609 f
  core/be/be_checker/dispatch_pkt_o[223] (net)         12.3077              0.0000     0.5609 f
  core/be/be_checker/dispatch_pkt_o[223] (bp_be_checker_top_02_0)           0.0000     0.5609 f
  core/be/dispatch_pkt[219] (net)                      12.3077              0.0000     0.5609 f
  core/be/be_calculator/dispatch_pkt_i[223] (bp_be_calculator_top_02_0)     0.0000     0.5609 f
  core/be/be_calculator/dispatch_pkt_i[223] (net)      12.3077              0.0000     0.5609 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (bsg_dff_width_p415_0)    0.0000     0.5609 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (net)  12.3077            0.0000     0.5609 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/D (DFFX1)   0.0524    0.0003 &   0.5612 f
  data arrival time                                                                    0.5612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3509     0.3509
  clock reconvergence pessimism                                            -0.0019     0.3490
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)           0.0000     0.3490 r
  library hold time                                                         0.0117     0.3608
  data required time                                                                   0.3608
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3608
  data arrival time                                                                   -0.5612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1766   0.0000     0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/Q (DFFX1)    0.0570    0.2210     0.5756 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (net)     2  14.3451       0.0000     0.5756 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (bsg_dff_width_p415_0)     0.0000     0.5756 f
  core/be/be_calculator/calc_stage_r_0__mem_v_ (net)   14.3451              0.0000     0.5756 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (bsg_dff_width_p415_0)    0.0000     0.5756 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (net)  14.3451            0.0000     0.5756 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/D (DFFX1)   0.0570   -0.0058 &   0.5698 f
  data arrival time                                                                    0.5698

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)           0.0000     0.3578 r
  library hold time                                                         0.0115     0.3694
  data required time                                                                   0.3694
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3694
  data arrival time                                                                   -0.5698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)   0.1531   0.0000   0.3434 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)   0.0614   0.2218   0.5652 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)     2  16.2853   0.0000   0.5652 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5652 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (net)  16.2853             0.0000     0.5652 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (bp_be_scheduler_02_0)     0.0000     0.5652 f
  core/be/be_checker/dispatch_pkt_o[7] (net)           16.2853              0.0000     0.5652 f
  core/be/be_checker/dispatch_pkt_o[7] (bp_be_checker_top_02_0)             0.0000     0.5652 f
  core/be/dispatch_pkt[7] (net)                        16.2853              0.0000     0.5652 f
  core/be/be_calculator/dispatch_pkt_i[7] (bp_be_calculator_top_02_0)       0.0000     0.5652 f
  core/be/be_calculator/dispatch_pkt_i[7] (net)        16.2853              0.0000     0.5652 f
  core/be/be_calculator/reservation_reg/data_i[7] (bsg_dff_width_p295_0)    0.0000     0.5652 f
  core/be/be_calculator/reservation_reg/data_i[7] (net)  16.2853            0.0000     0.5652 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)   0.0614   -0.0096 &   0.5555 f
  data arrival time                                                                    0.5555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  clock reconvergence pessimism                                            -0.0019     0.3464
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)           0.0000     0.3464 r
  library hold time                                                         0.0087     0.3551
  data required time                                                                   0.3551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3551
  data arrival time                                                                   -0.5555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3486     0.3486
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1583   0.0000    0.3486 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0507    0.1942     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   9.1155      0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5428 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   9.1155   0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   9.1155           0.0000     0.5428 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0507  -0.0040 &   0.5388 r
  data arrival time                                                                    0.5388

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  clock reconvergence pessimism                                            -0.0019     0.3689
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3689 r
  library hold time                                                        -0.0306     0.3383
  data required time                                                                   0.3383
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3383
  data arrival time                                                                   -0.5388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0524   0.2042     0.5122 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  12.2905     0.0000     0.5122 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5122 f
  core/be/be_calculator/wb_pkt_o[55] (net)             12.2905              0.0000     0.5122 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5122 f
  core/be/wb_pkt[55] (net)                             12.2905              0.0000     0.5122 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5122 f
  core/be/be_checker/wb_pkt_i[55] (net)                12.2905              0.0000     0.5122 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5122 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      12.2905              0.0000     0.5122 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5122 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  12.2905     0.0000     0.5122 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[55] (bsg_dff_width_p68_0)   0.0000   0.5122 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[55] (net)  12.2905   0.0000   0.5122 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_55_/D (DFFX1)   0.0524   0.0004 &   0.5126 f
  data arrival time                                                                    0.5126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3119     0.3119
  clock reconvergence pessimism                                            -0.0019     0.3100
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_55_/CLK (DFFX1)   0.0000   0.3100 r
  library hold time                                                         0.0019     0.3119
  data required time                                                                   0.3119
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3119
  data arrival time                                                                   -0.5126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2007


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0658   0.0000   0.3065 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0324   0.1893     0.4958 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.4813     0.0000     0.4958 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4958 f
  core/be/be_calculator/wb_pkt_o[48] (net)              3.4813              0.0000     0.4958 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4958 f
  core/be/wb_pkt[48] (net)                              3.4813              0.0000     0.4958 f
  core/be/icc_place37/INP (NBUFFX8)                               0.0324    0.0000 &   0.4958 f
  core/be/icc_place37/Z (NBUFFX8)                                 0.0378    0.0704 @   0.5662 f
  core/be/n102 (net)                            5      25.5564              0.0000     0.5662 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.5662 f
  core/be/be_checker/wb_pkt_i[48] (net)                25.5564              0.0000     0.5662 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.5662 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      25.5564              0.0000     0.5662 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.5662 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  25.5564     0.0000     0.5662 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5662 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  25.5564   0.0000     0.5662 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0274  -0.0042 @   0.5620 f d 
  data arrival time                                                                    0.5620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0335   0.1901     0.4980 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.9408     0.0000     0.4980 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4980 f
  core/be/be_calculator/wb_pkt_o[50] (net)              3.9408              0.0000     0.4980 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4980 f
  core/be/wb_pkt[50] (net)                              3.9408              0.0000     0.4980 f
  core/be/icc_place80/INP (NBUFFX8)                               0.0335    0.0000 &   0.4980 f
  core/be/icc_place80/Z (NBUFFX8)                                 0.0391    0.0719 @   0.5700 f
  core/be/n145 (net)                            5      29.7008              0.0000     0.5700 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5700 f
  core/be/be_checker/wb_pkt_i[50] (net)                29.7008              0.0000     0.5700 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5700 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      29.7008              0.0000     0.5700 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5700 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  29.7008     0.0000     0.5700 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5700 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  29.7008   0.0000     0.5700 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0282  -0.0064 @   0.5635 f d 
  data arrival time                                                                    0.5635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.2051    0.0000     0.3641 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0295    0.2031     0.5672 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.3254        0.0000     0.5672 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.5672 f
  core/be/be_calculator/exc_stage_r[7] (net)            2.3254              0.0000     0.5672 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.5672 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.3254             0.0000     0.5672 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0295    0.0000 &   0.5673 f
  data arrival time                                                                    0.5673

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  clock reconvergence pessimism                                            -0.0019     0.3502
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.3502 r
  library hold time                                                         0.0159     0.3661
  data required time                                                                   0.3661
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3661
  data arrival time                                                                   -0.5673
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_276_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)   0.1949   0.0000   0.3659 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/Q (DFFX1)   0.0575   0.2229     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_o[193] (net)     3  14.5748     0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_o[193] (bsg_dff_width_p415_0)   0.0000     0.5887 f
  core/be/be_calculator/commit_pkt_o[15] (net)         14.5748              0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_i[276] (bsg_dff_width_p415_0)   0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_i[276] (net)  14.5748           0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/D (DFFX1)   0.0575  -0.0053 &   0.5834 f
  data arrival time                                                                    0.5834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                         0.0128     0.3821
  data required time                                                                   0.3821
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3821
  data arrival time                                                                   -0.5834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)   0.1947   0.0000   0.3648 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/Q (DFFX1)   0.0580   0.2232     0.5880 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (net)     3  14.8035     0.0000     0.5880 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (bsg_dff_width_p415_0)   0.0000     0.5880 f
  core/be/be_calculator/commit_pkt_o[22] (net)         14.8035              0.0000     0.5880 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (bsg_dff_width_p415_0)   0.0000     0.5880 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (net)  14.8035           0.0000     0.5880 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/D (DFFX1)   0.0580  -0.0065 &   0.5815 f
  data arrival time                                                                    0.5815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  clock reconvergence pessimism                                            -0.0019     0.3674
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)          0.0000     0.3674 r
  library hold time                                                         0.0126     0.3801
  data required time                                                                   0.3801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3801
  data arrival time                                                                   -0.5815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2014


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1583   0.0000    0.3494 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0611    0.2000     0.5493 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1  13.0953      0.0000     0.5493 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5493 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)  13.0953    0.0000     0.5493 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5493 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)  13.0953           0.0000     0.5493 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0611  -0.0116 &   0.5377 r
  data arrival time                                                                    0.5377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  clock reconvergence pessimism                                            -0.0019     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.3696 r
  library hold time                                                        -0.0336     0.3361
  data required time                                                                   0.3361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3361
  data arrival time                                                                   -0.5377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/CLK (DFFX1)   0.1583   0.0000   0.3462 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/Q (DFFX1)   0.0534   0.2170   0.5632 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (net)     2  12.7203   0.0000   0.5632 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5632 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (net)  12.7203            0.0000     0.5632 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (bp_be_scheduler_02_0)    0.0000     0.5632 f
  core/be/be_checker/dispatch_pkt_o[36] (net)          12.7203              0.0000     0.5632 f
  core/be/be_checker/dispatch_pkt_o[36] (bp_be_checker_top_02_0)            0.0000     0.5632 f
  core/be/dispatch_pkt[36] (net)                       12.7203              0.0000     0.5632 f
  core/be/be_calculator/dispatch_pkt_i[36] (bp_be_calculator_top_02_0)      0.0000     0.5632 f
  core/be/be_calculator/dispatch_pkt_i[36] (net)       12.7203              0.0000     0.5632 f
  core/be/be_calculator/reservation_reg/data_i[36] (bsg_dff_width_p295_0)   0.0000     0.5632 f
  core/be/be_calculator/reservation_reg/data_i[36] (net)  12.7203           0.0000     0.5632 f
  core/be/be_calculator/reservation_reg/data_r_reg_36_/D (DFFX1)   0.0534  -0.0012 &   0.5620 f
  data arrival time                                                                    0.5620

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3510     0.3510
  clock reconvergence pessimism                                            -0.0019     0.3491
  core/be/be_calculator/reservation_reg/data_r_reg_36_/CLK (DFFX1)          0.0000     0.3491 r
  library hold time                                                         0.0110     0.3601
  data required time                                                                   0.3601
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3601
  data arrival time                                                                   -0.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2018


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0313   0.1884     0.4963 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   2.9924     0.0000     0.4963 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4963 f
  core/be/be_calculator/wb_pkt_o[47] (net)              2.9924              0.0000     0.4963 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4963 f
  core/be/wb_pkt[47] (net)                              2.9924              0.0000     0.4963 f
  core/be/icc_place71/INP (NBUFFX8)                               0.0313    0.0000 &   0.4963 f
  core/be/icc_place71/Z (NBUFFX8)                                 0.0415    0.0724 @   0.5687 f
  core/be/n136 (net)                            5      34.4015              0.0000     0.5687 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5687 f
  core/be/be_checker/wb_pkt_i[47] (net)                34.4015              0.0000     0.5687 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5687 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      34.4015              0.0000     0.5687 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5687 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  34.4015     0.0000     0.5687 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5687 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  34.4015   0.0000     0.5687 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0300  -0.0041 @   0.5646 f d 
  data arrival time                                                                    0.5646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3472     0.3472
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/CLK (DFFX1)   0.1652   0.0000   0.3472 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/Q (DFFX1)   0.0565   0.2197   0.5668 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (net)     2  14.0985   0.0000   0.5668 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5668 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (net)  14.0985             0.0000     0.5668 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (bp_be_scheduler_02_0)     0.0000     0.5668 f
  core/be/be_checker/dispatch_pkt_o[2] (net)           14.0985              0.0000     0.5668 f
  core/be/be_checker/dispatch_pkt_o[2] (bp_be_checker_top_02_0)             0.0000     0.5668 f
  core/be/dispatch_pkt[2] (net)                        14.0985              0.0000     0.5668 f
  core/be/be_calculator/dispatch_pkt_i[2] (bp_be_calculator_top_02_0)       0.0000     0.5668 f
  core/be/be_calculator/dispatch_pkt_i[2] (net)        14.0985              0.0000     0.5668 f
  core/be/be_calculator/reservation_reg/data_i[2] (bsg_dff_width_p295_0)    0.0000     0.5668 f
  core/be/be_calculator/reservation_reg/data_i[2] (net)  14.0985            0.0000     0.5668 f
  core/be/be_calculator/reservation_reg/data_r_reg_2_/D (DFFX1)   0.0565   -0.0020 &   0.5648 f
  data arrival time                                                                    0.5648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                            -0.0019     0.3524
  core/be/be_calculator/reservation_reg/data_r_reg_2_/CLK (DFFX1)           0.0000     0.3524 r
  library hold time                                                         0.0103     0.3627
  data required time                                                                   0.3627
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3627
  data arrival time                                                                   -0.5648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2021


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_306_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.1858   0.0000   0.3502 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0514   0.2180     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (net)     4  11.8714     0.0000     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (bsg_dff_width_p415_0)   0.0000     0.5682 f
  core/be/be_calculator/commit_pkt_o[84] (net)         11.8714              0.0000     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (bsg_dff_width_p415_0)   0.0000     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (net)  11.8714           0.0000     0.5682 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/D (DFFX1)   0.0514   0.0000 &   0.5682 f
  data arrival time                                                                    0.5682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3553     0.3553
  clock reconvergence pessimism                                            -0.0028     0.3525
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/CLK (DFFX1)          0.0000     0.3525 r
  library hold time                                                         0.0135     0.3660
  data required time                                                                   0.3660
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3660
  data arrival time                                                                   -0.5682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2022


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.2051    0.0000     0.3641 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0306    0.2040     0.5682 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.8152        0.0000     0.5682 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.5682 f
  core/be/be_calculator/exc_stage_r[8] (net)            2.8152              0.0000     0.5682 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.5682 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.8152             0.0000     0.5682 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0306    0.0000 &   0.5682 f
  data arrival time                                                                    0.5682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  clock reconvergence pessimism                                            -0.0019     0.3502
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.3502 r
  library hold time                                                         0.0157     0.3659
  data required time                                                                   0.3659
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3659
  data arrival time                                                                   -0.5682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_285_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)   0.1940   0.0000   0.3641 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/Q (DFFX1)   0.0526   0.2195     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (net)     3  12.4213     0.0000     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (bsg_dff_width_p415_0)   0.0000     0.5836 f
  core/be/be_calculator/commit_pkt_o[24] (net)         12.4213              0.0000     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (bsg_dff_width_p415_0)   0.0000     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (net)  12.4213           0.0000     0.5836 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/D (DFFX1)   0.0526   0.0001 &   0.5837 f
  data arrival time                                                                    0.5837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  clock reconvergence pessimism                                            -0.0019     0.3675
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/CLK (DFFX1)          0.0000     0.3675 r
  library hold time                                                         0.0139     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.5837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0335   0.1901     0.4980 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.9408     0.0000     0.4980 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4980 f
  core/be/be_calculator/wb_pkt_o[50] (net)              3.9408              0.0000     0.4980 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4980 f
  core/be/wb_pkt[50] (net)                              3.9408              0.0000     0.4980 f
  core/be/icc_place80/INP (NBUFFX8)                               0.0335    0.0000 &   0.4980 f
  core/be/icc_place80/Z (NBUFFX8)                                 0.0391    0.0719 @   0.5700 f
  core/be/n145 (net)                            5      29.7008              0.0000     0.5700 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5700 f
  core/be/be_checker/wb_pkt_i[50] (net)                29.7008              0.0000     0.5700 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5700 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      29.7008              0.0000     0.5700 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5700 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  29.7008     0.0000     0.5700 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5700 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  29.7008   0.0000     0.5700 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0282  -0.0065 @   0.5635 f d 
  data arrival time                                                                    0.5635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_273_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)   0.1949   0.0000   0.3658 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/Q (DFFX1)   0.0575   0.2229     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_o[190] (net)     3  14.5848     0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_o[190] (bsg_dff_width_p415_0)   0.0000     0.5887 f
  core/be/be_calculator/commit_pkt_o[12] (net)         14.5848              0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_i[273] (bsg_dff_width_p415_0)   0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_i[273] (net)  14.5848           0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/D (DFFX1)   0.0575  -0.0044 &   0.5843 f
  data arrival time                                                                    0.5843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3710     0.3710
  clock reconvergence pessimism                                            -0.0019     0.3691
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/CLK (DFFX1)          0.0000     0.3691 r
  library hold time                                                         0.0128     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.5843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3503     0.3503
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)   0.1858   0.0000   0.3503 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/Q (DFFX1)   0.0528   0.2189     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (net)     3  12.5063     0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (bsg_dff_width_p415_0)   0.0000     0.5692 f
  core/be/be_calculator/commit_pkt_o[36] (net)         12.5063              0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_i[214] (bsg_dff_width_p415_0)   0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_i[214] (net)  12.5063           0.0000     0.5692 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/D (DFFX1)   0.0528  -0.0010 &   0.5683 f
  data arrival time                                                                    0.5683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3553     0.3553
  clock reconvergence pessimism                                            -0.0028     0.3526
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)          0.0000     0.3526 r
  library hold time                                                         0.0132     0.3658
  data required time                                                                   0.3658
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3658
  data arrival time                                                                   -0.5683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1583   0.0000    0.3494 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0574    0.1979     0.5473 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1  11.6901      0.0000     0.5473 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5473 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)  11.6901    0.0000     0.5473 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5473 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)  11.6901           0.0000     0.5473 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0574  -0.0077 &   0.5397 r
  data arrival time                                                                    0.5397

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  clock reconvergence pessimism                                            -0.0019     0.3697
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.3697 r
  library hold time                                                        -0.0325     0.3372
  data required time                                                                   0.3372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3372
  data arrival time                                                                   -0.5397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0322   0.1891     0.4971 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.3735     0.0000     0.4971 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4971 f
  core/be/be_calculator/wb_pkt_o[58] (net)              3.3735              0.0000     0.4971 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4971 f
  core/be/wb_pkt[58] (net)                              3.3735              0.0000     0.4971 f
  core/be/icc_place81/INP (NBUFFX8)                               0.0322    0.0000 &   0.4971 f
  core/be/icc_place81/Z (NBUFFX8)                                 0.0414    0.0725 @   0.5696 f
  core/be/n146 (net)                            5      34.1335              0.0000     0.5696 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5696 f
  core/be/be_checker/wb_pkt_i[58] (net)                34.1335              0.0000     0.5696 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5696 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      34.1335              0.0000     0.5696 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5696 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  34.1335     0.0000     0.5696 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5696 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  34.1335   0.0000     0.5696 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0299  -0.0045 @   0.5651 f d 
  data arrival time                                                                    0.5651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3474     0.3474
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/CLK (DFFX1)   0.1652   0.0000   0.3474 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/Q (DFFX1)   0.0538   0.2178   0.5652 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (net)     2  12.9011   0.0000   0.5652 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5652 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (net)  12.9011            0.0000     0.5652 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (bp_be_scheduler_02_0)    0.0000     0.5652 f
  core/be/be_checker/dispatch_pkt_o[21] (net)          12.9011              0.0000     0.5652 f
  core/be/be_checker/dispatch_pkt_o[21] (bp_be_checker_top_02_0)            0.0000     0.5652 f
  core/be/dispatch_pkt[21] (net)                       12.9011              0.0000     0.5652 f
  core/be/be_calculator/dispatch_pkt_i[21] (bp_be_calculator_top_02_0)      0.0000     0.5652 f
  core/be/be_calculator/dispatch_pkt_i[21] (net)       12.9011              0.0000     0.5652 f
  core/be/be_calculator/reservation_reg/data_i[21] (bsg_dff_width_p295_0)   0.0000     0.5652 f
  core/be/be_calculator/reservation_reg/data_i[21] (net)  12.9011           0.0000     0.5652 f
  core/be/be_calculator/reservation_reg/data_r_reg_21_/D (DFFX1)   0.0538  -0.0020 &   0.5632 f
  data arrival time                                                                    0.5632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3510     0.3510
  clock reconvergence pessimism                                            -0.0019     0.3491
  core/be/be_calculator/reservation_reg/data_r_reg_21_/CLK (DFFX1)          0.0000     0.3491 r
  library hold time                                                         0.0114     0.3605
  data required time                                                                   0.3605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3605
  data arrival time                                                                   -0.5632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0318   0.1888     0.4966 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.2070     0.0000     0.4966 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4966 f
  core/be/be_calculator/wb_pkt_o[57] (net)              3.2070              0.0000     0.4966 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4966 f
  core/be/wb_pkt[57] (net)                              3.2070              0.0000     0.4966 f
  core/be/icc_place42/INP (NBUFFX8)                               0.0318    0.0000 &   0.4966 f
  core/be/icc_place42/Z (NBUFFX8)                                 0.0421    0.0729 @   0.5695 f
  core/be/n107 (net)                            5      35.8902              0.0000     0.5695 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5695 f
  core/be/be_checker/wb_pkt_i[57] (net)                35.8902              0.0000     0.5695 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5695 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      35.8902              0.0000     0.5695 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5695 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  35.8902     0.0000     0.5695 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5695 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  35.8902   0.0000     0.5695 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0305  -0.0041 @   0.5654 f d 
  data arrival time                                                                    0.5654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3492     0.3492
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1583   0.0000    0.3492 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0540    0.1960     0.5453 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1  10.3932      0.0000     0.5453 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5453 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)  10.3932   0.0000     0.5453 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5453 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)  10.3932           0.0000     0.5453 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0540  -0.0051 &   0.5401 r
  data arrival time                                                                    0.5401

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                        -0.0316     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_289_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)   0.1766   0.0000   0.3547 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/Q (DFFX1)   0.0547   0.2194     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_o[206] (net)     3  13.3356     0.0000     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_o[206] (bsg_dff_width_p415_0)   0.0000     0.5742 f
  core/be/be_calculator/commit_pkt_o[28] (net)         13.3356              0.0000     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_i[289] (bsg_dff_width_p415_0)   0.0000     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_i[289] (net)  13.3356           0.0000     0.5742 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/D (DFFX1)   0.0547  -0.0009 &   0.5733 f
  data arrival time                                                                    0.5733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0019     0.3583
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/CLK (DFFX1)          0.0000     0.3583 r
  library hold time                                                         0.0121     0.3703
  data required time                                                                   0.3703
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3703
  data arrival time                                                                   -0.5733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/CLK (DFFX1)   0.1652   0.0000   0.3498 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/Q (DFFX1)   0.0536   0.2177   0.5676 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (net)     3  12.8502   0.0000   0.5676 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5676 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (net)  12.8502           0.0000     0.5676 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (bp_be_scheduler_02_0)   0.0000     0.5676 f
  core/be/be_checker/dispatch_pkt_o[229] (net)         12.8502              0.0000     0.5676 f
  core/be/be_checker/dispatch_pkt_o[229] (bp_be_checker_top_02_0)           0.0000     0.5676 f
  core/be/dispatch_pkt[225] (net)                      12.8502              0.0000     0.5676 f
  core/be/be_calculator/dispatch_pkt_i[229] (bp_be_calculator_top_02_0)     0.0000     0.5676 f
  core/be/be_calculator/dispatch_pkt_i[229] (net)      12.8502              0.0000     0.5676 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (bsg_dff_width_p415_0)    0.0000     0.5676 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (net)  12.8502            0.0000     0.5676 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/D (DFFX1)   0.0536    0.0002 &   0.5678 f
  data arrival time                                                                    0.5678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0019     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/CLK (DFFX1)           0.0000     0.3532 r
  library hold time                                                         0.0115     0.3647
  data required time                                                                   0.3647
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3647
  data arrival time                                                                   -0.5678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_314_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3502     0.3502
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.1858   0.0000   0.3502 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0523   0.2186     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (net)     4  12.2535     0.0000     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (bsg_dff_width_p415_0)   0.0000     0.5688 f
  core/be/be_calculator/commit_pkt_o[92] (net)         12.2535              0.0000     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (bsg_dff_width_p415_0)   0.0000     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (net)  12.2535           0.0000     0.5688 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/D (DFFX1)   0.0523   0.0001 &   0.5688 f
  data arrival time                                                                    0.5688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0028     0.3523
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/CLK (DFFX1)          0.0000     0.3523 r
  library hold time                                                         0.0133     0.3656
  data required time                                                                   0.3656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3656
  data arrival time                                                                   -0.5688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.2051   0.0000     0.3654 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0303    0.2038     0.5692 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.6719       0.0000     0.5692 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.5692 f
  core/be/be_calculator/exc_stage_r[14] (net)           2.6719              0.0000     0.5692 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.5692 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.6719             0.0000     0.5692 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0303    0.0000 &   0.5692 f
  data arrival time                                                                    0.5692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  clock reconvergence pessimism                                            -0.0019     0.3502
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.3502 r
  library hold time                                                         0.0157     0.3660
  data required time                                                                   0.3660
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3660
  data arrival time                                                                   -0.5692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0332   0.1899     0.4979 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   3.8082     0.0000     0.4979 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4979 f
  core/be/be_calculator/wb_pkt_o[42] (net)              3.8082              0.0000     0.4979 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4979 f
  core/be/wb_pkt[42] (net)                              3.8082              0.0000     0.4979 f
  core/be/icc_place58/INP (NBUFFX8)                               0.0332    0.0000 &   0.4979 f
  core/be/icc_place58/Z (NBUFFX8)                                 0.0396    0.0715 @   0.5694 f
  core/be/n123 (net)                            5      29.2551              0.0000     0.5694 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5694 f
  core/be/be_checker/wb_pkt_i[42] (net)                29.2551              0.0000     0.5694 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5694 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      29.2551              0.0000     0.5694 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5694 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  29.2551     0.0000     0.5694 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5694 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  29.2551   0.0000     0.5694 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0286  -0.0036 @   0.5658 f d 
  data arrival time                                                                    0.5658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2033


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3556     0.3556
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)   0.1733   0.0000   0.3556 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/Q (DFFX1)   0.0648   0.2256     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (net)     3  17.8029     0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (bsg_dff_width_p415_0)   0.0000     0.5812 f
  core/be/be_calculator/commit_pkt_o[65] (net)         17.8029              0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_i[243] (bsg_dff_width_p415_0)   0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_i[243] (net)  17.8029           0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/D (DFFX1)   0.0648  -0.0094 &   0.5718 f
  data arrival time                                                                    0.5718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3606     0.3606
  clock reconvergence pessimism                                            -0.0019     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)          0.0000     0.3587 r
  library hold time                                                         0.0098     0.3684
  data required time                                                                   0.3684
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3684
  data arrival time                                                                   -0.5718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_279_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)   0.1941   0.0000   0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/Q (DFFX1)   0.0537   0.2202     0.5856 f
  core/be/be_calculator/calc_stage_reg/data_o[196] (net)     3  12.8929     0.0000     0.5856 f
  core/be/be_calculator/calc_stage_reg/data_o[196] (bsg_dff_width_p415_0)   0.0000     0.5856 f
  core/be/be_calculator/commit_pkt_o[18] (net)         12.8929              0.0000     0.5856 f
  core/be/be_calculator/calc_stage_reg/data_i[279] (bsg_dff_width_p415_0)   0.0000     0.5856 f
  core/be/be_calculator/calc_stage_reg/data_i[279] (net)  12.8929           0.0000     0.5856 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/D (DFFX1)   0.0537   0.0001 &   0.5857 f
  data arrival time                                                                    0.5857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                            -0.0019     0.3686
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/CLK (DFFX1)          0.0000     0.3686 r
  library hold time                                                         0.0137     0.3823
  data required time                                                                   0.3823
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3823
  data arrival time                                                                   -0.5857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0313   0.1884     0.4963 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   2.9924     0.0000     0.4963 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4963 f
  core/be/be_calculator/wb_pkt_o[47] (net)              2.9924              0.0000     0.4963 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4963 f
  core/be/wb_pkt[47] (net)                              2.9924              0.0000     0.4963 f
  core/be/icc_place71/INP (NBUFFX8)                               0.0313    0.0000 &   0.4963 f
  core/be/icc_place71/Z (NBUFFX8)                                 0.0415    0.0724 @   0.5687 f
  core/be/n136 (net)                            5      34.4015              0.0000     0.5687 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5687 f
  core/be/be_checker/wb_pkt_i[47] (net)                34.4015              0.0000     0.5687 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5687 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      34.4015              0.0000     0.5687 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5687 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  34.4015     0.0000     0.5687 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5687 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  34.4015   0.0000     0.5687 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0300  -0.0040 @   0.5647 f d 
  data arrival time                                                                    0.5647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2036


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3440     0.3440
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1531   0.0000   0.3440 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0323   0.1820   0.5261 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.3763   0.0000   0.5261 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5261 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.3763      0.0000     0.5261 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5261 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.3763   0.0000   0.5261 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0323   0.0000 &   0.5261 r
  data arrival time                                                                    0.5261

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  clock reconvergence pessimism                                            -0.0019     0.3471
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3471 r
  library hold time                                                        -0.0247     0.3224
  data required time                                                                   0.3224
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3224
  data arrival time                                                                   -0.5261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3433     0.3433
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/CLK (DFFX1)   0.1531   0.0000   0.3433 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/Q (DFFX1)   0.0594   0.2206   0.5639 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (net)     2  15.3930   0.0000   0.5639 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5639 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (net)  15.3930             0.0000     0.5639 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (bp_be_scheduler_02_0)     0.0000     0.5639 f
  core/be/be_checker/dispatch_pkt_o[9] (net)           15.3930              0.0000     0.5639 f
  core/be/be_checker/dispatch_pkt_o[9] (bp_be_checker_top_02_0)             0.0000     0.5639 f
  core/be/dispatch_pkt[9] (net)                        15.3930              0.0000     0.5639 f
  core/be/be_calculator/dispatch_pkt_i[9] (bp_be_calculator_top_02_0)       0.0000     0.5639 f
  core/be/be_calculator/dispatch_pkt_i[9] (net)        15.3930              0.0000     0.5639 f
  core/be/be_calculator/reservation_reg/data_i[9] (bsg_dff_width_p295_0)    0.0000     0.5639 f
  core/be/be_calculator/reservation_reg/data_i[9] (net)  15.3930            0.0000     0.5639 f
  core/be/be_calculator/reservation_reg/data_r_reg_9_/D (DFFX1)   0.0594   -0.0046 &   0.5593 f
  data arrival time                                                                    0.5593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  clock reconvergence pessimism                                            -0.0019     0.3464
  core/be/be_calculator/reservation_reg/data_r_reg_9_/CLK (DFFX1)           0.0000     0.3464 r
  library hold time                                                         0.0092     0.3556
  data required time                                                                   0.3556
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3556
  data arrival time                                                                   -0.5593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3432     0.3432
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/CLK (DFFX1)   0.1531   0.0000   0.3432 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/Q (DFFX1)   0.0631   0.2229   0.5661 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (net)     2  17.0604   0.0000   0.5661 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5661 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (net)  17.0604             0.0000     0.5661 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (bp_be_scheduler_02_0)     0.0000     0.5661 f
  core/be/be_checker/dispatch_pkt_o[8] (net)           17.0604              0.0000     0.5661 f
  core/be/be_checker/dispatch_pkt_o[8] (bp_be_checker_top_02_0)             0.0000     0.5661 f
  core/be/dispatch_pkt[8] (net)                        17.0604              0.0000     0.5661 f
  core/be/be_calculator/dispatch_pkt_i[8] (bp_be_calculator_top_02_0)       0.0000     0.5661 f
  core/be/be_calculator/dispatch_pkt_i[8] (net)        17.0604              0.0000     0.5661 f
  core/be/be_calculator/reservation_reg/data_i[8] (bsg_dff_width_p295_0)    0.0000     0.5661 f
  core/be/be_calculator/reservation_reg/data_i[8] (net)  17.0604            0.0000     0.5661 f
  core/be/be_calculator/reservation_reg/data_r_reg_8_/D (DFFX1)   0.0631   -0.0077 &   0.5584 f
  data arrival time                                                                    0.5584

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  clock reconvergence pessimism                                            -0.0019     0.3464
  core/be/be_calculator/reservation_reg/data_r_reg_8_/CLK (DFFX1)           0.0000     0.3464 r
  library hold time                                                         0.0083     0.3546
  data required time                                                                   0.3546
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3546
  data arrival time                                                                   -0.5584
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3296     0.3296
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1507   0.0000    0.3296 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0332    0.1824     0.5121 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.7106      0.0000     0.5121 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5121 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.7106              0.0000     0.5121 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5121 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.7106           0.0000     0.5121 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0332   0.0000 &   0.5121 r
  data arrival time                                                                    0.5121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3351     0.3351
  clock reconvergence pessimism                                            -0.0019     0.3332
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3332 r
  library hold time                                                        -0.0250     0.3082
  data required time                                                                   0.3082
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3082
  data arrival time                                                                   -0.5121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3432     0.3432
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)   0.1652   0.0000   0.3432 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)   0.0593   0.2215   0.5648 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)     2  15.3501   0.0000   0.5648 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5648 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (net)  15.3501             0.0000     0.5648 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (bp_be_scheduler_02_0)     0.0000     0.5648 f
  core/be/be_checker/dispatch_pkt_o[5] (net)           15.3501              0.0000     0.5648 f
  core/be/be_checker/dispatch_pkt_o[5] (bp_be_checker_top_02_0)             0.0000     0.5648 f
  core/be/dispatch_pkt[5] (net)                        15.3501              0.0000     0.5648 f
  core/be/be_calculator/dispatch_pkt_i[5] (bp_be_calculator_top_02_0)       0.0000     0.5648 f
  core/be/be_calculator/dispatch_pkt_i[5] (net)        15.3501              0.0000     0.5648 f
  core/be/be_calculator/reservation_reg/data_i[5] (bsg_dff_width_p295_0)    0.0000     0.5648 f
  core/be/be_calculator/reservation_reg/data_i[5] (net)  15.3501            0.0000     0.5648 f
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)   0.0593   -0.0046 &   0.5602 f
  data arrival time                                                                    0.5602

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3481     0.3481
  clock reconvergence pessimism                                            -0.0019     0.3462
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)           0.0000     0.3462 r
  library hold time                                                         0.0101     0.3563
  data required time                                                                   0.3563
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3563
  data arrival time                                                                   -0.5602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0316   0.1886     0.4967 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.1377     0.0000     0.4967 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4967 f
  core/be/be_calculator/wb_pkt_o[61] (net)              3.1377              0.0000     0.4967 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4967 f
  core/be/wb_pkt[61] (net)                              3.1377              0.0000     0.4967 f
  core/be/icc_place74/INP (NBUFFX8)                               0.0316    0.0000 &   0.4967 f
  core/be/icc_place74/Z (NBUFFX8)                                 0.0405    0.0714 @   0.5680 f
  core/be/n139 (net)                            5      30.6617              0.0000     0.5680 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5680 f
  core/be/be_checker/wb_pkt_i[61] (net)                30.6617              0.0000     0.5680 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5680 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      30.6617              0.0000     0.5680 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5680 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  30.6617     0.0000     0.5680 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5680 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  30.6617   0.0000     0.5680 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0293  -0.0015 @   0.5665 f d 
  data arrival time                                                                    0.5665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5665
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0326   0.1894     0.4973 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.5523     0.0000     0.4973 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4973 f
  core/be/be_calculator/wb_pkt_o[59] (net)              3.5523              0.0000     0.4973 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4973 f
  core/be/wb_pkt[59] (net)                              3.5523              0.0000     0.4973 f
  core/be/icc_place46/INP (NBUFFX8)                               0.0326    0.0000 &   0.4974 f
  core/be/icc_place46/Z (NBUFFX8)                                 0.0396    0.0719 @   0.5692 f
  core/be/n111 (net)                            5      30.6349              0.0000     0.5692 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5692 f
  core/be/be_checker/wb_pkt_i[59] (net)                30.6349              0.0000     0.5692 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5692 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      30.6349              0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5692 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  30.6349     0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5692 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  30.6349   0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0286  -0.0025 @   0.5667 f d 
  data arrival time                                                                    0.5667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0312   0.1883     0.4961 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   2.9496     0.0000     0.4961 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4961 f
  core/be/be_calculator/wb_pkt_o[56] (net)              2.9496              0.0000     0.4961 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4961 f
  core/be/wb_pkt[56] (net)                              2.9496              0.0000     0.4961 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0312    0.0000 &   0.4961 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0407    0.0712 @   0.5673 f
  core/be/n109 (net)                            5      30.5100              0.0000     0.5673 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5673 f
  core/be/be_checker/wb_pkt_i[56] (net)                30.5100              0.0000     0.5673 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5673 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      30.5100              0.0000     0.5673 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5673 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  30.5100     0.0000     0.5673 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5673 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  30.5100   0.0000     0.5673 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0294  -0.0006 @   0.5667 f d 
  data arrival time                                                                    0.5667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3309     0.3309
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1507   0.0000    0.3309 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0334    0.1826     0.5135 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.7868      0.0000     0.5135 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5135 r
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.7868              0.0000     0.5135 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5135 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.7868           0.0000     0.5135 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0334   0.0000 &   0.5135 r
  data arrival time                                                                    0.5135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3362     0.3362
  clock reconvergence pessimism                                            -0.0019     0.3343
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.3343 r
  library hold time                                                        -0.0250     0.3093
  data required time                                                                   0.3093
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3093
  data arrival time                                                                   -0.5135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0322   0.1891     0.4971 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.3735     0.0000     0.4971 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4971 f
  core/be/be_calculator/wb_pkt_o[58] (net)              3.3735              0.0000     0.4971 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4971 f
  core/be/wb_pkt[58] (net)                              3.3735              0.0000     0.4971 f
  core/be/icc_place81/INP (NBUFFX8)                               0.0322    0.0000 &   0.4971 f
  core/be/icc_place81/Z (NBUFFX8)                                 0.0414    0.0725 @   0.5696 f
  core/be/n146 (net)                            5      34.1335              0.0000     0.5696 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5696 f
  core/be/be_checker/wb_pkt_i[58] (net)                34.1335              0.0000     0.5696 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5696 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      34.1335              0.0000     0.5696 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5696 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  34.1335     0.0000     0.5696 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5696 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  34.1335   0.0000     0.5696 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0299  -0.0043 @   0.5653 f d 
  data arrival time                                                                    0.5653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0332   0.1899     0.4979 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   3.8082     0.0000     0.4979 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4979 f
  core/be/be_calculator/wb_pkt_o[42] (net)              3.8082              0.0000     0.4979 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4979 f
  core/be/wb_pkt[42] (net)                              3.8082              0.0000     0.4979 f
  core/be/icc_place58/INP (NBUFFX8)                               0.0332    0.0000 &   0.4979 f
  core/be/icc_place58/Z (NBUFFX8)                                 0.0396    0.0715 @   0.5694 f
  core/be/n123 (net)                            5      29.2551              0.0000     0.5694 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5694 f
  core/be/be_checker/wb_pkt_i[42] (net)                29.2551              0.0000     0.5694 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5694 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      29.2551              0.0000     0.5694 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5694 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  29.2551     0.0000     0.5694 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5694 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  29.2551   0.0000     0.5694 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0286  -0.0040 @   0.5654 f d 
  data arrival time                                                                    0.5654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1766   0.0000    0.3539 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0624    0.2244     0.5783 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2  16.7276      0.0000     0.5783 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.5783 f
  core/be/be_calculator/calc_status_o[25] (net)        16.7276              0.0000     0.5783 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.5783 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)  16.7276           0.0000     0.5783 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0624  -0.0068 &   0.5715 f
  data arrival time                                                                    0.5715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3588     0.3588
  clock reconvergence pessimism                                            -0.0019     0.3569
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.3569 r
  library hold time                                                         0.0103     0.3671
  data required time                                                                   0.3671
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3671
  data arrival time                                                                   -0.5715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3433     0.3433
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1531   0.0000   0.3433 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0328   0.1823   0.5256 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.5453   0.0000   0.5256 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5256 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.5453      0.0000     0.5256 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5256 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.5453   0.0000   0.5256 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0328   0.0000 &   0.5256 r
  data arrival time                                                                    0.5256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  clock reconvergence pessimism                                            -0.0019     0.3461
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3461 r
  library hold time                                                        -0.0249     0.3213
  data required time                                                                   0.3213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3213
  data arrival time                                                                   -0.5256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3457     0.3457
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_/CLK (DFFX1)   0.1652   0.0000   0.3457 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_0_/Q (DFFX1)   0.0614   0.2228   0.5685 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[0] (net)     2  16.2761   0.0000   0.5685 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[0] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5685 f
  core/be/be_checker/scheduler/dispatch_pkt_o[0] (net)  16.2761             0.0000     0.5685 f
  core/be/be_checker/scheduler/dispatch_pkt_o[0] (bp_be_scheduler_02_0)     0.0000     0.5685 f
  core/be/be_checker/dispatch_pkt_o[0] (net)           16.2761              0.0000     0.5685 f
  core/be/be_checker/dispatch_pkt_o[0] (bp_be_checker_top_02_0)             0.0000     0.5685 f
  core/be/dispatch_pkt[0] (net)                        16.2761              0.0000     0.5685 f
  core/be/be_calculator/dispatch_pkt_i[0] (bp_be_calculator_top_02_0)       0.0000     0.5685 f
  core/be/be_calculator/dispatch_pkt_i[0] (net)        16.2761              0.0000     0.5685 f
  core/be/be_calculator/reservation_reg/data_i[0] (bsg_dff_width_p295_0)    0.0000     0.5685 f
  core/be/be_calculator/reservation_reg/data_i[0] (net)  16.2761            0.0000     0.5685 f
  core/be/be_calculator/reservation_reg/data_r_reg_0_/D (DFFX1)   0.0614   -0.0026 &   0.5659 f
  data arrival time                                                                    0.5659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                            -0.0019     0.3524
  core/be/be_calculator/reservation_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3524 r
  library hold time                                                         0.0091     0.3615
  data required time                                                                   0.3615
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3615
  data arrival time                                                                   -0.5659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0318   0.1888     0.4966 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.2070     0.0000     0.4966 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4966 f
  core/be/be_calculator/wb_pkt_o[57] (net)              3.2070              0.0000     0.4966 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4966 f
  core/be/wb_pkt[57] (net)                              3.2070              0.0000     0.4966 f
  core/be/icc_place42/INP (NBUFFX8)                               0.0318    0.0000 &   0.4966 f
  core/be/icc_place42/Z (NBUFFX8)                                 0.0421    0.0729 @   0.5695 f
  core/be/n107 (net)                            5      35.8902              0.0000     0.5695 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5695 f
  core/be/be_checker/wb_pkt_i[57] (net)                35.8902              0.0000     0.5695 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5695 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      35.8902              0.0000     0.5695 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5695 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  35.8902     0.0000     0.5695 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5695 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  35.8902   0.0000     0.5695 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0304  -0.0039 @   0.5656 f d 
  data arrival time                                                                    0.5656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_274_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)   0.1949   0.0000   0.3658 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/Q (DFFX1)   0.0583   0.2234     0.5893 f
  core/be/be_calculator/calc_stage_reg/data_o[191] (net)     3  14.9389     0.0000     0.5893 f
  core/be/be_calculator/calc_stage_reg/data_o[191] (bsg_dff_width_p415_0)   0.0000     0.5893 f
  core/be/be_calculator/commit_pkt_o[13] (net)         14.9389              0.0000     0.5893 f
  core/be/be_calculator/calc_stage_reg/data_i[274] (bsg_dff_width_p415_0)   0.0000     0.5893 f
  core/be/be_calculator/calc_stage_reg/data_i[274] (net)  14.9389           0.0000     0.5893 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/D (DFFX1)   0.0583  -0.0029 &   0.5863 f
  data arrival time                                                                    0.5863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  clock reconvergence pessimism                                            -0.0019     0.3692
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/CLK (DFFX1)          0.0000     0.3692 r
  library hold time                                                         0.0126     0.3818
  data required time                                                                   0.3818
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3818
  data arrival time                                                                   -0.5863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0658   0.0000   0.3068 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0329   0.1897     0.4965 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.6973     0.0000     0.4965 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4965 f
  core/be/be_calculator/wb_pkt_o[51] (net)              3.6973              0.0000     0.4965 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4965 f
  core/be/wb_pkt[51] (net)                              3.6973              0.0000     0.4965 f
  core/be/icc_place53/INP (NBUFFX8)                               0.0329    0.0000 &   0.4965 f
  core/be/icc_place53/Z (NBUFFX8)                                 0.0376    0.0707 @   0.5673 f
  core/be/n118 (net)                            5      25.9444              0.0000     0.5673 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5673 f
  core/be/be_checker/wb_pkt_i[51] (net)                25.9444              0.0000     0.5673 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5673 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      25.9444              0.0000     0.5673 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5673 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  25.9444     0.0000     0.5673 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5673 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  25.9444   0.0000     0.5673 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0271  -0.0001 @   0.5672 f d 
  data arrival time                                                                    0.5672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3433     0.3433
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1531   0.0000   0.3433 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0335   0.1828   0.5262 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   2.8129   0.0000   0.5262 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5262 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   2.8129      0.0000     0.5262 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5262 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   2.8129   0.0000   0.5262 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0335   0.0000 &   0.5262 r
  data arrival time                                                                    0.5262

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3485     0.3485
  clock reconvergence pessimism                                            -0.0019     0.3465
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3465 r
  library hold time                                                        -0.0251     0.3215
  data required time                                                                   0.3215
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3215
  data arrival time                                                                   -0.5262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3450     0.3450
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1583   0.0000   0.3450 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0325   0.1826     0.5276 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.4457     0.0000     0.5276 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.5276 r
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.4457          0.0000     0.5276 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.5276 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.4457           0.0000     0.5276 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0325   0.0000 &   0.5276 r
  data arrival time                                                                    0.5276

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3496     0.3496
  clock reconvergence pessimism                                            -0.0019     0.3477
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.3477 r
  library hold time                                                        -0.0249     0.3228
  data required time                                                                   0.3228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3228
  data arrival time                                                                   -0.5276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3471     0.3471
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1479   0.0000     0.3471 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0349    0.1833     0.5304 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   3.3021       0.0000     0.5304 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.5304 r
  core/be/be_calculator/exc_stage_r[12] (net)           3.3021              0.0000     0.5304 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.5304 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   3.3021             0.0000     0.5304 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0349   -0.0009 &   0.5295 r
  data arrival time                                                                    0.5295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  clock reconvergence pessimism                                            -0.0019     0.3501
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.3501 r
  library hold time                                                        -0.0254     0.3247
  data required time                                                                   0.3247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3247
  data arrival time                                                                   -0.5295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3525     0.3525
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/CLK (DFFX1)   0.1765   0.0000    0.3525 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/Q (DFFX1)   0.0645    0.2257     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (net)     2  17.6841      0.0000     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (bsg_dff_width_p415_0)    0.0000     0.5782 f
  core/be/be_calculator/calc_status_o[12] (net)        17.6841              0.0000     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (bsg_dff_width_p415_0)    0.0000     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (net)  17.6841            0.0000     0.5782 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/D (DFFX1)   0.0645   -0.0064 &   0.5718 f
  data arrival time                                                                    0.5718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3590     0.3590
  clock reconvergence pessimism                                            -0.0019     0.3571
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)           0.0000     0.3571 r
  library hold time                                                         0.0098     0.3670
  data required time                                                                   0.3670
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3670
  data arrival time                                                                   -0.5718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1507   0.0000    0.3292 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0341    0.1830     0.5122 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   3.0260      0.0000     0.5122 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.5122 r
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   3.0260              0.0000     0.5122 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.5122 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   3.0260           0.0000     0.5122 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0341   0.0000 &   0.5122 r
  data arrival time                                                                    0.5122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  clock reconvergence pessimism                                            -0.0019     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.3325 r
  library hold time                                                        -0.0252     0.3072
  data required time                                                                   0.3072
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3072
  data arrival time                                                                   -0.5122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3456     0.3456
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.1583   0.0000    0.3456 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0326    0.1826     0.5282 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   2.4747      0.0000     0.5282 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.5282 r
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   2.4747          0.0000     0.5282 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.5282 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   2.4747           0.0000     0.5282 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0326   0.0000 &   0.5282 r
  data arrival time                                                                    0.5282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3500     0.3500
  clock reconvergence pessimism                                            -0.0019     0.3481
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.3481 r
  library hold time                                                        -0.0249     0.3232
  data required time                                                                   0.3232
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3232
  data arrival time                                                                   -0.5282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3510     0.3510
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1763   0.0000    0.3510 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0357    0.1861     0.5372 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   3.5989      0.0000     0.5372 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5372 r
  core/be/be_calculator/calc_stage_r_0__v_ (net)        3.5989              0.0000     0.5372 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5372 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   3.5989            0.0000     0.5372 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0357   -0.0010 &   0.5362 r
  data arrival time                                                                    0.5362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3591     0.3591
  clock reconvergence pessimism                                            -0.0019     0.3572
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3572 r
  library hold time                                                        -0.0261     0.3311
  data required time                                                                   0.3311
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3311
  data arrival time                                                                   -0.5362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0312   0.1883     0.4961 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   2.9496     0.0000     0.4961 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4961 f
  core/be/be_calculator/wb_pkt_o[56] (net)              2.9496              0.0000     0.4961 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4961 f
  core/be/wb_pkt[56] (net)                              2.9496              0.0000     0.4961 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0312    0.0000 &   0.4961 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0407    0.0712 @   0.5673 f
  core/be/n109 (net)                            5      30.5100              0.0000     0.5673 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.5673 f
  core/be/be_checker/wb_pkt_i[56] (net)                30.5100              0.0000     0.5673 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.5673 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      30.5100              0.0000     0.5673 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.5673 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  30.5100     0.0000     0.5673 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5673 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  30.5100   0.0000     0.5673 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0295  -0.0012 @   0.5661 f d 
  data arrival time                                                                    0.5661

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0329   0.1897     0.4977 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.6895     0.0000     0.4977 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4977 f
  core/be/be_calculator/wb_pkt_o[63] (net)              3.6895              0.0000     0.4977 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4977 f
  core/be/wb_pkt[63] (net)                              3.6895              0.0000     0.4977 f
  core/be/icc_place38/INP (NBUFFX8)                               0.0329    0.0000 &   0.4978 f
  core/be/icc_place38/Z (NBUFFX8)                                 0.0422    0.0723 @   0.5701 f
  core/be/n103 (net)                            5      33.4609              0.0000     0.5701 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5701 f
  core/be/be_checker/wb_pkt_i[63] (net)                33.4609              0.0000     0.5701 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5701 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      33.4609              0.0000     0.5701 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5701 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  33.4609     0.0000     0.5701 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5701 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  33.4609   0.0000     0.5701 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0307  -0.0024 @   0.5677 f d 
  data arrival time                                                                    0.5677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0316   0.1886     0.4967 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   3.1377     0.0000     0.4967 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4967 f
  core/be/be_calculator/wb_pkt_o[61] (net)              3.1377              0.0000     0.4967 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.4967 f
  core/be/wb_pkt[61] (net)                              3.1377              0.0000     0.4967 f
  core/be/icc_place74/INP (NBUFFX8)                               0.0316    0.0000 &   0.4967 f
  core/be/icc_place74/Z (NBUFFX8)                                 0.0405    0.0714 @   0.5680 f
  core/be/n139 (net)                            5      30.6617              0.0000     0.5680 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5680 f
  core/be/be_checker/wb_pkt_i[61] (net)                30.6617              0.0000     0.5680 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5680 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      30.6617              0.0000     0.5680 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5680 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  30.6617     0.0000     0.5680 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5680 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  30.6617   0.0000     0.5680 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0293  -0.0019 @   0.5662 f d 
  data arrival time                                                                    0.5662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_293_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3315     0.3315
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/CLK (DFFX1)   0.1507   0.0000   0.3315 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/Q (DFFX1)   0.0555   0.2178     0.5493 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (net)     4  13.6668     0.0000     0.5493 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (bsg_dff_width_p415_0)   0.0000     0.5493 f
  core/be/be_calculator/commit_pkt_o[71] (net)         13.6668              0.0000     0.5493 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (bsg_dff_width_p415_0)   0.0000     0.5493 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (net)  13.6668           0.0000     0.5493 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/D (DFFX1)   0.0555   0.0001 &   0.5494 f
  data arrival time                                                                    0.5494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3363     0.3363
  clock reconvergence pessimism                                            -0.0019     0.3344
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/CLK (DFFX1)          0.0000     0.3344 r
  library hold time                                                         0.0099     0.3443
  data required time                                                                   0.3443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3443
  data arrival time                                                                   -0.5494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1647   0.0000   0.3484 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0328   0.1832     0.5317 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.5335     0.0000     0.5317 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.5317 r
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.5335          0.0000     0.5317 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.5317 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.5335           0.0000     0.5317 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0328   0.0000 &   0.5317 r
  data arrival time                                                                    0.5317

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3535     0.3535
  clock reconvergence pessimism                                            -0.0019     0.3516
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3516 r
  library hold time                                                        -0.0250     0.3266
  data required time                                                                   0.3266
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3266
  data arrival time                                                                   -0.5317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1507   0.0000    0.3312 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0341    0.1830     0.5142 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   3.0307      0.0000     0.5142 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5142 r
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    3.0307              0.0000     0.5142 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5142 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   3.0307           0.0000     0.5142 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0341   0.0000 &   0.5142 r
  data arrival time                                                                    0.5142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3362     0.3362
  clock reconvergence pessimism                                            -0.0019     0.3343
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3343 r
  library hold time                                                        -0.0252     0.3091
  data required time                                                                   0.3091
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3091
  data arrival time                                                                   -0.5142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1766   0.0000    0.3540 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0320    0.1837     0.5377 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.2518      0.0000     0.5377 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5377 r
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.2518              0.0000     0.5377 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5377 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.2518           0.0000     0.5377 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0320   0.0000 &   0.5377 r
  data arrival time                                                                    0.5377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3594     0.3594
  clock reconvergence pessimism                                            -0.0019     0.3575
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3575 r
  library hold time                                                        -0.0250     0.3325
  data required time                                                                   0.3325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3325
  data arrival time                                                                   -0.5377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3432     0.3432
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1536   0.0000   0.3432 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0333   0.1827   0.5259 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.7456   0.0000   0.5259 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5259 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.7456      0.0000     0.5259 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5259 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.7456   0.0000   0.5259 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0333   0.0000 &   0.5259 r
  data arrival time                                                                    0.5259

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3476     0.3476
  clock reconvergence pessimism                                            -0.0019     0.3457
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3457 r
  library hold time                                                        -0.0250     0.3206
  data required time                                                                   0.3206
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3206
  data arrival time                                                                   -0.5259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3471     0.3471
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1479   0.0000     0.3471 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0345    0.1830     0.5301 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   3.1584       0.0000     0.5301 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.5301 r
  core/be/be_calculator/exc_stage_r[13] (net)           3.1584              0.0000     0.5301 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.5301 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   3.1584             0.0000     0.5301 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0345    0.0000 &   0.5302 r
  data arrival time                                                                    0.5302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  clock reconvergence pessimism                                            -0.0019     0.3502
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.3502 r
  library hold time                                                        -0.0253     0.3249
  data required time                                                                   0.3249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3249
  data arrival time                                                                   -0.5302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0658   0.0000   0.3065 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0336   0.1902     0.4967 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.9812     0.0000     0.4967 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4967 f
  core/be/be_calculator/wb_pkt_o[45] (net)              3.9812              0.0000     0.4967 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4967 f
  core/be/wb_pkt[45] (net)                              3.9812              0.0000     0.4967 f
  core/be/icc_place48/INP (NBUFFX8)                               0.0336    0.0000 &   0.4968 f
  core/be/icc_place48/Z (NBUFFX8)                                 0.0409    0.0729 @   0.5697 f
  core/be/n194 (net)                            5      33.7496              0.0000     0.5697 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5697 f
  core/be/be_checker/wb_pkt_i[45] (net)                33.7496              0.0000     0.5697 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5697 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      33.7496              0.0000     0.5697 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5697 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  33.7496     0.0000     0.5697 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5697 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  33.7496   0.0000     0.5697 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0295  -0.0018 @   0.5679 f d 
  data arrival time                                                                    0.5679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_281_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)   0.1948   0.0000   0.3647 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/Q (DFFX1)   0.0559   0.2218     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_o[198] (net)     3  13.8568     0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_o[198] (bsg_dff_width_p415_0)   0.0000     0.5865 f
  core/be/be_calculator/commit_pkt_o[20] (net)         13.8568              0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_i[281] (bsg_dff_width_p415_0)   0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_i[281] (net)  13.8568           0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/D (DFFX1)   0.0559   0.0000 &   0.5865 f
  data arrival time                                                                    0.5865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  clock reconvergence pessimism                                            -0.0019     0.3680
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/CLK (DFFX1)          0.0000     0.3680 r
  library hold time                                                         0.0132     0.3812
  data required time                                                                   0.3812
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3812
  data arrival time                                                                   -0.5865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0658   0.0000   0.3077 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0325   0.1893     0.4970 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.5055     0.0000     0.4970 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4970 f
  core/be/be_calculator/wb_pkt_o[52] (net)              3.5055              0.0000     0.4970 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4970 f
  core/be/wb_pkt[52] (net)                              3.5055              0.0000     0.4970 f
  core/be/icc_place79/INP (NBUFFX8)                               0.0325    0.0000 &   0.4970 f
  core/be/icc_place79/Z (NBUFFX8)                                 0.0379    0.0709 @   0.5679 f
  core/be/n144 (net)                            5      26.8572              0.0000     0.5679 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.5679 f
  core/be/be_checker/wb_pkt_i[52] (net)                26.8572              0.0000     0.5679 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.5679 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      26.8572              0.0000     0.5679 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.5679 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  26.8572     0.0000     0.5679 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5679 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  26.8572   0.0000     0.5679 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0274   0.0001 @   0.5680 f d 
  data arrival time                                                                    0.5680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3308     0.3308
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1507   0.0000    0.3308 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0344    0.1832     0.5140 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   3.1355      0.0000     0.5140 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5140 r
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    3.1355              0.0000     0.5140 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5140 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   3.1355           0.0000     0.5140 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0344   0.0000 &   0.5141 r
  data arrival time                                                                    0.5141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3358     0.3358
  clock reconvergence pessimism                                            -0.0019     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3339 r
  library hold time                                                        -0.0253     0.3086
  data required time                                                                   0.3086
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3086
  data arrival time                                                                   -0.5141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3469     0.3469
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1479   0.0000   0.3469 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0347   0.1832     0.5301 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   3.2237     0.0000     0.5301 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.5301 r
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    3.2237              0.0000     0.5301 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.5301 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   3.2237           0.0000     0.5301 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0347   0.0000 &   0.5301 r
  data arrival time                                                                    0.5301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  clock reconvergence pessimism                                            -0.0019     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.3500 r
  library hold time                                                        -0.0254     0.3247
  data required time                                                                   0.3247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3247
  data arrival time                                                                   -0.5301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3304     0.3304
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1507   0.0000    0.3304 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0343    0.1831     0.5136 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   3.0867      0.0000     0.5136 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5136 r
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   3.0867              0.0000     0.5136 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5136 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   3.0867           0.0000     0.5136 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0343   0.0000 &   0.5136 r
  data arrival time                                                                    0.5136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3353     0.3353
  clock reconvergence pessimism                                            -0.0019     0.3334
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3334 r
  library hold time                                                        -0.0253     0.3081
  data required time                                                                   0.3081
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3081
  data arrival time                                                                   -0.5136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3311     0.3311
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1507   0.0000    0.3311 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0354    0.1839     0.5150 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   3.4986      0.0000     0.5150 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5150 r
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    3.4986              0.0000     0.5150 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5150 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   3.4986           0.0000     0.5150 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0354  -0.0010 &   0.5140 r
  data arrival time                                                                    0.5140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3360     0.3360
  clock reconvergence pessimism                                            -0.0019     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                        -0.0256     0.3085
  data required time                                                                   0.3085
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3085
  data arrival time                                                                   -0.5140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0326   0.1894     0.4974 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.5488     0.0000     0.4974 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4974 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.5488              0.0000     0.4974 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4974 f
  core/be/wb_pkt[60] (net)                              3.5488              0.0000     0.4974 f
  core/be/icc_place76/INP (NBUFFX8)                               0.0326    0.0000 &   0.4974 f
  core/be/icc_place76/Z (NBUFFX8)                                 0.0422    0.0730 @   0.5704 f
  core/be/n141 (net)                            5      35.6431              0.0000     0.5704 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5704 f
  core/be/be_checker/wb_pkt_i[60] (net)                35.6431              0.0000     0.5704 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5704 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      35.6431              0.0000     0.5704 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5704 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  35.6431     0.0000     0.5704 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5704 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  35.6431   0.0000     0.5704 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0305  -0.0023 @   0.5681 f d 
  data arrival time                                                                    0.5681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1765   0.0000   0.3532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0340   0.1850     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.9681     0.0000     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5382 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.9681   0.0000     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.9681           0.0000     0.5382 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0340   0.0000 &   0.5382 r
  data arrival time                                                                    0.5382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0019     0.3583
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3583 r
  library hold time                                                        -0.0256     0.3327
  data required time                                                                   0.3327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3327
  data arrival time                                                                   -0.5382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_280_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.1947   0.0000   0.3652 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0562   0.2220     0.5872 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (net)     3  13.9908     0.0000     0.5872 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (bsg_dff_width_p415_0)   0.0000     0.5872 f
  core/be/be_calculator/commit_pkt_o[19] (net)         13.9908              0.0000     0.5872 f
  core/be/be_calculator/calc_stage_reg/data_i[280] (bsg_dff_width_p415_0)   0.0000     0.5872 f
  core/be/be_calculator/calc_stage_reg/data_i[280] (net)  13.9908           0.0000     0.5872 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/D (DFFX1)   0.0562   0.0001 &   0.5873 f
  data arrival time                                                                    0.5873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                            -0.0019     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                         0.0131     0.3817
  data required time                                                                   0.3817
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3817
  data arrival time                                                                   -0.5873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3429     0.3429
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1531   0.0000   0.3429 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0340   0.1831   0.5260 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.9717   0.0000   0.5260 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5260 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.9717      0.0000     0.5260 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5260 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.9717   0.0000   0.5260 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0340   0.0000 &   0.5260 r
  data arrival time                                                                    0.5260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3475     0.3475
  clock reconvergence pessimism                                            -0.0019     0.3456
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3456 r
  library hold time                                                        -0.0252     0.3204
  data required time                                                                   0.3204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3204
  data arrival time                                                                   -0.5260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3431     0.3431
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1531   0.0000   0.3431 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0346   0.1835   0.5266 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   3.1938   0.0000   0.5266 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5266 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   3.1938      0.0000     0.5266 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5266 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   3.1938   0.0000   0.5266 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0346   0.0000 &   0.5266 r
  data arrival time                                                                    0.5266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  clock reconvergence pessimism                                            -0.0019     0.3464
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3464 r
  library hold time                                                        -0.0254     0.3210
  data required time                                                                   0.3210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3210
  data arrival time                                                                   -0.5266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3431     0.3431
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/CLK (DFFX1)   0.1535   0.0000   0.3431 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/Q (DFFX1)   0.0600   0.2210   0.5641 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (net)     2  15.6451   0.0000   0.5641 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5641 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (net)  15.6451            0.0000     0.5641 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (bp_be_scheduler_02_0)    0.0000     0.5641 f
  core/be/be_checker/dispatch_pkt_o[10] (net)          15.6451              0.0000     0.5641 f
  core/be/be_checker/dispatch_pkt_o[10] (bp_be_checker_top_02_0)            0.0000     0.5641 f
  core/be/dispatch_pkt[10] (net)                       15.6451              0.0000     0.5641 f
  core/be/be_calculator/dispatch_pkt_i[10] (bp_be_calculator_top_02_0)      0.0000     0.5641 f
  core/be/be_calculator/dispatch_pkt_i[10] (net)       15.6451              0.0000     0.5641 f
  core/be/be_calculator/reservation_reg/data_i[10] (bsg_dff_width_p295_0)   0.0000     0.5641 f
  core/be/be_calculator/reservation_reg/data_i[10] (net)  15.6451           0.0000     0.5641 f
  core/be/be_calculator/reservation_reg/data_r_reg_10_/D (DFFX1)   0.0600  -0.0030 &   0.5611 f
  data arrival time                                                                    0.5611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  clock reconvergence pessimism                                            -0.0019     0.3464
  core/be/be_calculator/reservation_reg/data_r_reg_10_/CLK (DFFX1)          0.0000     0.3464 r
  library hold time                                                         0.0090     0.3554
  data required time                                                                   0.3554
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3554
  data arrival time                                                                   -0.5611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3079     0.3079
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0658   0.0000   0.3079 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0326   0.1894     0.4973 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.5523     0.0000     0.4973 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4973 f
  core/be/be_calculator/wb_pkt_o[59] (net)              3.5523              0.0000     0.4973 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4973 f
  core/be/wb_pkt[59] (net)                              3.5523              0.0000     0.4973 f
  core/be/icc_place46/INP (NBUFFX8)                               0.0326    0.0000 &   0.4974 f
  core/be/icc_place46/Z (NBUFFX8)                                 0.0396    0.0719 @   0.5692 f
  core/be/n111 (net)                            5      30.6349              0.0000     0.5692 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5692 f
  core/be/be_checker/wb_pkt_i[59] (net)                30.6349              0.0000     0.5692 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5692 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      30.6349              0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5692 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  30.6349     0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5692 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  30.6349   0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0286  -0.0025 @   0.5667 f d 
  data arrival time                                                                    0.5667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1536   0.0000   0.3436 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0340   0.1832   0.5268 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.9888   0.0000   0.5268 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5268 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.9888      0.0000     0.5268 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5268 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.9888   0.0000   0.5268 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0340   0.0000 &   0.5268 r
  data arrival time                                                                    0.5268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  clock reconvergence pessimism                                            -0.0019     0.3464
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3464 r
  library hold time                                                        -0.0253     0.3211
  data required time                                                                   0.3211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3211
  data arrival time                                                                   -0.5268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0658   0.0000   0.3068 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0334   0.1901     0.4969 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.9122     0.0000     0.4969 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4969 f
  core/be/be_calculator/wb_pkt_o[49] (net)              3.9122              0.0000     0.4969 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4969 f
  core/be/wb_pkt[49] (net)                              3.9122              0.0000     0.4969 f
  core/be/icc_place36/INP (NBUFFX8)                               0.0334    0.0000 &   0.4970 f
  core/be/icc_place36/Z (NBUFFX8)                                 0.0384    0.0710 @   0.5679 f
  core/be/n101 (net)                            5      26.8463              0.0000     0.5679 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5679 f
  core/be/be_checker/wb_pkt_i[49] (net)                26.8463              0.0000     0.5679 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5679 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      26.8463              0.0000     0.5679 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5679 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  26.8463     0.0000     0.5679 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5679 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  26.8463   0.0000     0.5679 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0277   0.0004 @   0.5683 f d 
  data arrival time                                                                    0.5683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1531   0.0000   0.3434 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0345   0.1835   0.5269 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   3.1774   0.0000   0.5269 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5269 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   3.1774      0.0000     0.5269 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5269 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   3.1774   0.0000   0.5269 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0345   0.0000 &   0.5269 r
  data arrival time                                                                    0.5269

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3485     0.3485
  clock reconvergence pessimism                                            -0.0019     0.3466
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3466 r
  library hold time                                                        -0.0254     0.3212
  data required time                                                                   0.3212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3212
  data arrival time                                                                   -0.5269
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1766   0.0000    0.3545 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0324    0.1839     0.5385 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.3959      0.0000     0.5385 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5385 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.3959   0.0000     0.5385 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5385 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.3959           0.0000     0.5385 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0324   0.0000 &   0.5385 r
  data arrival time                                                                    0.5385

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3578 r
  library hold time                                                        -0.0251     0.3327
  data required time                                                                   0.3327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3327
  data arrival time                                                                   -0.5385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0658   0.0000   0.3068 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0329   0.1897     0.4965 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   3.6973     0.0000     0.4965 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4965 f
  core/be/be_calculator/wb_pkt_o[51] (net)              3.6973              0.0000     0.4965 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4965 f
  core/be/wb_pkt[51] (net)                              3.6973              0.0000     0.4965 f
  core/be/icc_place53/INP (NBUFFX8)                               0.0329    0.0000 &   0.4965 f
  core/be/icc_place53/Z (NBUFFX8)                                 0.0376    0.0707 @   0.5673 f
  core/be/n118 (net)                            5      25.9444              0.0000     0.5673 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5673 f
  core/be/be_checker/wb_pkt_i[51] (net)                25.9444              0.0000     0.5673 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5673 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      25.9444              0.0000     0.5673 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5673 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  25.9444     0.0000     0.5673 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5673 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  25.9444   0.0000     0.5673 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0271  -0.0004 @   0.5669 f d 
  data arrival time                                                                    0.5669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1507   0.0000    0.3292 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0370    0.1850     0.5142 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   4.0859      0.0000     0.5142 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.5142 r
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   4.0859              0.0000     0.5142 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.5142 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   4.0859           0.0000     0.5142 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0370   0.0001 &   0.5143 r
  data arrival time                                                                    0.5143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3365     0.3365
  clock reconvergence pessimism                                            -0.0019     0.3346
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.3346 r
  library hold time                                                        -0.0262     0.3085
  data required time                                                                   0.3085
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3085
  data arrival time                                                                   -0.5143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3552     0.3552
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1728   0.0000    0.3552 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0331    0.1841     0.5393 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.6660      0.0000     0.5393 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5393 r
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.6660              0.0000     0.5393 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5393 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.6660           0.0000     0.5393 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0331   0.0000 &   0.5394 r
  data arrival time                                                                    0.5394

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3607     0.3607
  clock reconvergence pessimism                                            -0.0019     0.3588
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3588 r
  library hold time                                                        -0.0253     0.3335
  data required time                                                                   0.3335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3335
  data arrival time                                                                   -0.5394
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3457     0.3457
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/CLK (DFFX1)   0.1652   0.0000   0.3457 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/Q (DFFX1)   0.0618   0.2231   0.5688 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (net)     2  16.4900   0.0000   0.5688 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5688 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (net)  16.4900             0.0000     0.5688 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (bp_be_scheduler_02_0)     0.0000     0.5688 f
  core/be/be_checker/dispatch_pkt_o[1] (net)           16.4900              0.0000     0.5688 f
  core/be/be_checker/dispatch_pkt_o[1] (bp_be_checker_top_02_0)             0.0000     0.5688 f
  core/be/dispatch_pkt[1] (net)                        16.4900              0.0000     0.5688 f
  core/be/be_calculator/dispatch_pkt_i[1] (bp_be_calculator_top_02_0)       0.0000     0.5688 f
  core/be/be_calculator/dispatch_pkt_i[1] (net)        16.4900              0.0000     0.5688 f
  core/be/be_calculator/reservation_reg/data_i[1] (bsg_dff_width_p295_0)    0.0000     0.5688 f
  core/be/be_calculator/reservation_reg/data_i[1] (net)  16.4900            0.0000     0.5688 f
  core/be/be_calculator/reservation_reg/data_r_reg_1_/D (DFFX1)   0.0618   -0.0016 &   0.5672 f
  data arrival time                                                                    0.5672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                            -0.0019     0.3523
  core/be/be_calculator/reservation_reg/data_r_reg_1_/CLK (DFFX1)           0.0000     0.3523 r
  library hold time                                                         0.0090     0.3613
  data required time                                                                   0.3613
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3613
  data arrival time                                                                   -0.5672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3082     0.3082
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0658   0.0000   0.3082 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0327   0.1895     0.4977 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   3.5797     0.0000     0.4977 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.4977 f
  core/be/be_calculator/wb_pkt_o[39] (net)              3.5797              0.0000     0.4977 f
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.4977 f
  core/be/wb_pkt[39] (net)                              3.5797              0.0000     0.4977 f
  core/be/icc_place54/INP (NBUFFX8)                               0.0327    0.0000 &   0.4977 f
  core/be/icc_place54/Z (NBUFFX8)                                 0.0427    0.0730 @   0.5707 f
  core/be/n119 (net)                            5      35.9872              0.0000     0.5707 f
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.5707 f
  core/be/be_checker/wb_pkt_i[39] (net)                35.9872              0.0000     0.5707 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.5707 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      35.9872              0.0000     0.5707 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.5707 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  35.9872     0.0000     0.5707 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5707 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  35.9872   0.0000     0.5707 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[39] (saed90_64x32_2P)   0.0309  -0.0021 @   0.5685 f d 
  data arrival time                                                                    0.5685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1531   0.0000   0.3434 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0346   0.1835   0.5269 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   3.2012   0.0000   0.5269 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5269 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   3.2012      0.0000     0.5269 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5269 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   3.2012   0.0000   0.5269 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0346   0.0000 &   0.5270 r
  data arrival time                                                                    0.5270

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  clock reconvergence pessimism                                            -0.0019     0.3464
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3464 r
  library hold time                                                        -0.0254     0.3210
  data required time                                                                   0.3210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3210
  data arrival time                                                                   -0.5270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1766   0.0000   0.3548 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0327   0.1841     0.5389 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   2.4950     0.0000     0.5389 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5389 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   2.4950   0.0000     0.5389 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5389 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   2.4950           0.0000     0.5389 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0327   0.0000 &   0.5389 r
  data arrival time                                                                    0.5389

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  clock reconvergence pessimism                                            -0.0019     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                        -0.0252     0.3329
  data required time                                                                   0.3329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3329
  data arrival time                                                                   -0.5389
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1507   0.0000    0.3298 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0348    0.1834     0.5133 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   3.2579      0.0000     0.5133 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5133 r
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   3.2579              0.0000     0.5133 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5133 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   3.2579           0.0000     0.5133 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0348   0.0000 &   0.5133 r
  data arrival time                                                                    0.5133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3346     0.3346
  clock reconvergence pessimism                                            -0.0019     0.3327
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3327 r
  library hold time                                                        -0.0254     0.3072
  data required time                                                                   0.3072
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3072
  data arrival time                                                                   -0.5133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0658   0.0000   0.3072 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0327   0.1895     0.4967 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.5818     0.0000     0.4967 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4967 f
  core/be/be_calculator/wb_pkt_o[40] (net)              3.5818              0.0000     0.4967 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4967 f
  core/be/wb_pkt[40] (net)                              3.5818              0.0000     0.4967 f
  core/be/icc_place61/INP (NBUFFX8)                               0.0327    0.0000 &   0.4967 f
  core/be/icc_place61/Z (NBUFFX8)                                 0.0403    0.0716 @   0.5684 f
  core/be/n126 (net)                            5      30.4664              0.0000     0.5684 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5684 f
  core/be/be_checker/wb_pkt_i[40] (net)                30.4664              0.0000     0.5684 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5684 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      30.4664              0.0000     0.5684 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5684 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  30.4664     0.0000     0.5684 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5684 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  30.4664   0.0000     0.5684 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0291   0.0003 @   0.5687 f d 
  data arrival time                                                                    0.5687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0658   0.0000   0.3065 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0336   0.1902     0.4967 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.9812     0.0000     0.4967 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4967 f
  core/be/be_calculator/wb_pkt_o[45] (net)              3.9812              0.0000     0.4967 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4967 f
  core/be/wb_pkt[45] (net)                              3.9812              0.0000     0.4967 f
  core/be/icc_place48/INP (NBUFFX8)                               0.0336    0.0000 &   0.4968 f
  core/be/icc_place48/Z (NBUFFX8)                                 0.0409    0.0729 @   0.5697 f
  core/be/n194 (net)                            5      33.7496              0.0000     0.5697 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5697 f
  core/be/be_checker/wb_pkt_i[45] (net)                33.7496              0.0000     0.5697 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5697 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      33.7496              0.0000     0.5697 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5697 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  33.7496     0.0000     0.5697 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5697 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  33.7496   0.0000     0.5697 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0295  -0.0025 @   0.5672 f d 
  data arrival time                                                                    0.5672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1537   0.0000   0.3436 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0352   0.1840   0.5275 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   3.4050   0.0000   0.5275 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5275 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   3.4050      0.0000     0.5275 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5275 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   3.4050   0.0000   0.5275 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0352   0.0000 &   0.5276 r
  data arrival time                                                                    0.5276

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  clock reconvergence pessimism                                            -0.0019     0.3470
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3470 r
  library hold time                                                        -0.0256     0.3214
  data required time                                                                   0.3214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3214
  data arrival time                                                                   -0.5276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3311     0.3311
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1507   0.0000    0.3311 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0352    0.1837     0.5148 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   3.4036      0.0000     0.5148 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5148 r
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    3.4036              0.0000     0.5148 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5148 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   3.4036           0.0000     0.5148 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0352   0.0000 &   0.5149 r
  data arrival time                                                                    0.5149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3360     0.3360
  clock reconvergence pessimism                                            -0.0019     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                        -0.0256     0.3086
  data required time                                                                   0.3086
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3086
  data arrival time                                                                   -0.5149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3461     0.3461
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1652   0.0000    0.3461 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0562    0.2195     0.5655 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1  13.9732      0.0000     0.5655 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.5655 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)  13.9732    0.0000     0.5655 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.5655 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)  13.9732           0.0000     0.5655 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0562  -0.0021 &   0.5634 f
  data arrival time                                                                    0.5634

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  clock reconvergence pessimism                                            -0.0019     0.3471
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.3471 r
  library hold time                                                         0.0099     0.3571
  data required time                                                                   0.3571
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3571
  data arrival time                                                                   -0.5634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0326   0.1894     0.4976 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.5645     0.0000     0.4976 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4976 f
  core/be/be_calculator/wb_pkt_o[41] (net)              3.5645              0.0000     0.4976 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4976 f
  core/be/wb_pkt[41] (net)                              3.5645              0.0000     0.4976 f
  core/be/icc_place56/INP (NBUFFX8)                               0.0326    0.0000 &   0.4976 f
  core/be/icc_place56/Z (NBUFFX8)                                 0.0407    0.0723 @   0.5699 f
  core/be/n121 (net)                            5      32.7575              0.0000     0.5699 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5699 f
  core/be/be_checker/wb_pkt_i[41] (net)                32.7575              0.0000     0.5699 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5699 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      32.7575              0.0000     0.5699 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5699 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  32.7575     0.0000     0.5699 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5699 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  32.7575   0.0000     0.5699 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0294  -0.0010 @   0.5689 f d 
  data arrival time                                                                    0.5689

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0333   0.1899     0.4980 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.8316     0.0000     0.4980 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4980 f
  core/be/be_calculator/wb_pkt_o[43] (net)              3.8316              0.0000     0.4980 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4980 f
  core/be/wb_pkt[43] (net)                              3.8316              0.0000     0.4980 f
  core/be/icc_place52/INP (NBUFFX8)                               0.0333    0.0000 &   0.4981 f
  core/be/icc_place52/Z (NBUFFX8)                                 0.0392    0.0712 @   0.5692 f
  core/be/n117 (net)                            5      28.0445              0.0000     0.5692 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5692 f
  core/be/be_checker/wb_pkt_i[43] (net)                28.0445              0.0000     0.5692 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5692 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      28.0445              0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5692 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  28.0445     0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5692 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  28.0445   0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0283  -0.0003 @   0.5690 f d 
  data arrival time                                                                    0.5690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0322   0.1891     0.4971 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.3736     0.0000     0.4971 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4971 f
  core/be/be_calculator/wb_pkt_o[46] (net)              3.3736              0.0000     0.4971 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4971 f
  core/be/wb_pkt[46] (net)                              3.3736              0.0000     0.4971 f
  core/be/icc_place68/INP (NBUFFX8)                               0.0322    0.0000 &   0.4971 f
  core/be/icc_place68/Z (NBUFFX8)                                 0.0392    0.0713 @   0.5684 f
  core/be/n133 (net)                            5      29.2175              0.0000     0.5684 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5684 f
  core/be/be_checker/wb_pkt_i[46] (net)                29.2175              0.0000     0.5684 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5684 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      29.2175              0.0000     0.5684 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5684 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  29.2175     0.0000     0.5684 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5684 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  29.2175   0.0000     0.5684 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0284   0.0006 @   0.5690 f d 
  data arrival time                                                                    0.5690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0329   0.1897     0.4977 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     1   3.6895     0.0000     0.4977 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4977 f
  core/be/be_calculator/wb_pkt_o[63] (net)              3.6895              0.0000     0.4977 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.4977 f
  core/be/wb_pkt[63] (net)                              3.6895              0.0000     0.4977 f
  core/be/icc_place38/INP (NBUFFX8)                               0.0329    0.0000 &   0.4978 f
  core/be/icc_place38/Z (NBUFFX8)                                 0.0422    0.0723 @   0.5701 f
  core/be/n103 (net)                            5      33.4609              0.0000     0.5701 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5701 f
  core/be/be_checker/wb_pkt_i[63] (net)                33.4609              0.0000     0.5701 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5701 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      33.4609              0.0000     0.5701 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5701 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  33.4609     0.0000     0.5701 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5701 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  33.4609   0.0000     0.5701 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0307  -0.0025 @   0.5676 f d 
  data arrival time                                                                    0.5676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1766   0.0000    0.3554 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0332    0.1845     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.6827      0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5398 r
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.6827              0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.6827           0.0000     0.5398 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0332   0.0000 &   0.5398 r
  data arrival time                                                                    0.5398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3606     0.3606
  clock reconvergence pessimism                                            -0.0019     0.3587
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3587 r
  library hold time                                                        -0.0253     0.3333
  data required time                                                                   0.3333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3333
  data arrival time                                                                   -0.5398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1765   0.0000   0.3532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0333   0.1845   0.5377 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.7190   0.0000   0.5377 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5377 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.7190      0.0000     0.5377 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5377 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.7190   0.0000   0.5377 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0333   0.0000 &   0.5377 r
  data arrival time                                                                    0.5377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3584     0.3584
  clock reconvergence pessimism                                            -0.0019     0.3565
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3565 r
  library hold time                                                        -0.0254     0.3311
  data required time                                                                   0.3311
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3311
  data arrival time                                                                   -0.5377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1766   0.0000   0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0332   0.1845     0.5391 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   2.6755     0.0000     0.5391 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5391 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   2.6755   0.0000     0.5391 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5391 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   2.6755           0.0000     0.5391 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0332   0.0000 &   0.5391 r
  data arrival time                                                                    0.5391

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3578 r
  library hold time                                                        -0.0253     0.3325
  data required time                                                                   0.3325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3325
  data arrival time                                                                   -0.5391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3469     0.3469
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1479   0.0000     0.3469 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0372    0.1848     0.5317 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   4.1267       0.0000     0.5317 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.5317 r
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    4.1267              0.0000     0.5317 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.5317 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   4.1267            0.0000     0.5317 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0372   -0.0013 &   0.5304 r
  data arrival time                                                                    0.5304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  clock reconvergence pessimism                                            -0.0019     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.3500 r
  library hold time                                                        -0.0262     0.3238
  data required time                                                                   0.3238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3238
  data arrival time                                                                   -0.5304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1766   0.0000   0.3541 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0331   0.1844     0.5385 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   2.6409     0.0000     0.5385 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5385 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   2.6409   0.0000     0.5385 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5385 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   2.6409           0.0000     0.5385 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0331   0.0000 &   0.5386 r
  data arrival time                                                                    0.5386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  clock reconvergence pessimism                                            -0.0019     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3573 r
  library hold time                                                        -0.0253     0.3320
  data required time                                                                   0.3320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3320
  data arrival time                                                                   -0.5386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3082     0.3082
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0658   0.0000   0.3082 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0327   0.1895     0.4977 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   3.5797     0.0000     0.4977 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.4977 f
  core/be/be_calculator/wb_pkt_o[39] (net)              3.5797              0.0000     0.4977 f
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.4977 f
  core/be/wb_pkt[39] (net)                              3.5797              0.0000     0.4977 f
  core/be/icc_place54/INP (NBUFFX8)                               0.0327    0.0000 &   0.4977 f
  core/be/icc_place54/Z (NBUFFX8)                                 0.0427    0.0730 @   0.5707 f
  core/be/n119 (net)                            5      35.9872              0.0000     0.5707 f
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.5707 f
  core/be/be_checker/wb_pkt_i[39] (net)                35.9872              0.0000     0.5707 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.5707 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      35.9872              0.0000     0.5707 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.5707 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  35.9872     0.0000     0.5707 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5707 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  35.9872   0.0000     0.5707 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[39] (saed90_64x32_2P)   0.0310  -0.0030 @   0.5677 f d 
  data arrival time                                                                    0.5677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/CLK (DFFX1)   0.1652   0.0000   0.3498 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/Q (DFFX1)   0.0601   0.2220   0.5719 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (net)     3  15.7143   0.0000   0.5719 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5719 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (net)  15.7143           0.0000     0.5719 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (bp_be_scheduler_02_0)   0.0000     0.5719 f
  core/be/be_checker/dispatch_pkt_o[231] (net)         15.7143              0.0000     0.5719 f
  core/be/be_checker/dispatch_pkt_o[231] (bp_be_checker_top_02_0)           0.0000     0.5719 f
  core/be/dispatch_pkt[227] (net)                      15.7143              0.0000     0.5719 f
  core/be/be_calculator/dispatch_pkt_i[231] (bp_be_calculator_top_02_0)     0.0000     0.5719 f
  core/be/be_calculator/dispatch_pkt_i[231] (net)      15.7143              0.0000     0.5719 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (bsg_dff_width_p415_0)    0.0000     0.5719 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (net)  15.7143            0.0000     0.5719 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/D (DFFX1)   0.0601   -0.0021 &   0.5697 f
  data arrival time                                                                    0.5697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  clock reconvergence pessimism                                            -0.0019     0.3531
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)           0.0000     0.3531 r
  library hold time                                                         0.0099     0.3631
  data required time                                                                   0.3631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3631
  data arrival time                                                                   -0.5697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0658   0.0000   0.3077 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0325   0.1893     0.4970 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.5055     0.0000     0.4970 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4970 f
  core/be/be_calculator/wb_pkt_o[52] (net)              3.5055              0.0000     0.4970 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4970 f
  core/be/wb_pkt[52] (net)                              3.5055              0.0000     0.4970 f
  core/be/icc_place79/INP (NBUFFX8)                               0.0325    0.0000 &   0.4970 f
  core/be/icc_place79/Z (NBUFFX8)                                 0.0379    0.0709 @   0.5679 f
  core/be/n144 (net)                            5      26.8572              0.0000     0.5679 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.5679 f
  core/be/be_checker/wb_pkt_i[52] (net)                26.8572              0.0000     0.5679 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.5679 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      26.8572              0.0000     0.5679 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.5679 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  26.8572     0.0000     0.5679 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5679 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  26.8572   0.0000     0.5679 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0275  -0.0001 @   0.5678 f d 
  data arrival time                                                                    0.5678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1537   0.0000   0.3436 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0359   0.1844   0.5280 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   3.6666   0.0000   0.5280 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5280 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   3.6666      0.0000     0.5280 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5280 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   3.6666   0.0000   0.5280 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0359   0.0000 &   0.5281 r
  data arrival time                                                                    0.5281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  clock reconvergence pessimism                                            -0.0019     0.3471
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3471 r
  library hold time                                                        -0.0258     0.3213
  data required time                                                                   0.3213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3213
  data arrival time                                                                   -0.5281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1735   0.0000    0.3550 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0336    0.1845     0.5396 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.8461      0.0000     0.5396 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5396 r
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.8461              0.0000     0.5396 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5396 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.8461           0.0000     0.5396 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0336   0.0000 &   0.5396 r
  data arrival time                                                                    0.5396

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0019     0.3583
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3583 r
  library hold time                                                        -0.0254     0.3328
  data required time                                                                   0.3328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3328
  data arrival time                                                                   -0.5396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3469     0.3469
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1479   0.0000    0.3469 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0360    0.1841     0.5310 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   3.7221      0.0000     0.5310 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.5310 r
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    3.7221              0.0000     0.5310 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.5310 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   3.7221           0.0000     0.5310 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0360   0.0000 &   0.5310 r
  data arrival time                                                                    0.5310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  clock reconvergence pessimism                                            -0.0019     0.3500
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.3500 r
  library hold time                                                        -0.0258     0.3242
  data required time                                                                   0.3242
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3242
  data arrival time                                                                   -0.5310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_265_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)   0.1766   0.0000   0.3541 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/Q (DFFX1)   0.0608   0.2235     0.5776 f
  core/be/be_calculator/calc_stage_reg/data_o[182] (net)     3  16.0530     0.0000     0.5776 f
  core/be/be_calculator/calc_stage_reg/data_o[182] (bsg_dff_width_p415_0)   0.0000     0.5776 f
  core/be/be_calculator/commit_pkt_o[4] (net)          16.0530              0.0000     0.5776 f
  core/be/be_calculator/calc_stage_reg/data_i[265] (bsg_dff_width_p415_0)   0.0000     0.5776 f
  core/be/be_calculator/calc_stage_reg/data_i[265] (net)  16.0530           0.0000     0.5776 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_265_/D (DFFX1)   0.0608  -0.0023 &   0.5752 f
  data arrival time                                                                    0.5752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_265_/CLK (DFFX1)          0.0000     0.3578 r
  library hold time                                                         0.0106     0.3685
  data required time                                                                   0.3685
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3685
  data arrival time                                                                   -0.5752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_284_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)   0.1941   0.0000   0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/Q (DFFX1)   0.0577   0.2230     0.5883 f
  core/be/be_calculator/calc_stage_reg/data_o[201] (net)     3  14.6851     0.0000     0.5883 f
  core/be/be_calculator/calc_stage_reg/data_o[201] (bsg_dff_width_p415_0)   0.0000     0.5883 f
  core/be/be_calculator/commit_pkt_o[23] (net)         14.6851              0.0000     0.5883 f
  core/be/be_calculator/calc_stage_reg/data_i[284] (bsg_dff_width_p415_0)   0.0000     0.5883 f
  core/be/be_calculator/calc_stage_reg/data_i[284] (net)  14.6851           0.0000     0.5883 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_284_/D (DFFX1)   0.0577   0.0001 &   0.5884 f
  data arrival time                                                                    0.5884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                            -0.0019     0.3687
  core/be/be_calculator/calc_stage_reg/data_r_reg_284_/CLK (DFFX1)          0.0000     0.3687 r
  library hold time                                                         0.0128     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.5884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0658   0.0000   0.3068 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0334   0.1901     0.4969 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.9122     0.0000     0.4969 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4969 f
  core/be/be_calculator/wb_pkt_o[49] (net)              3.9122              0.0000     0.4969 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4969 f
  core/be/wb_pkt[49] (net)                              3.9122              0.0000     0.4969 f
  core/be/icc_place36/INP (NBUFFX8)                               0.0334    0.0000 &   0.4970 f
  core/be/icc_place36/Z (NBUFFX8)                                 0.0384    0.0710 @   0.5679 f
  core/be/n101 (net)                            5      26.8463              0.0000     0.5679 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5679 f
  core/be/be_checker/wb_pkt_i[49] (net)                26.8463              0.0000     0.5679 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5679 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      26.8463              0.0000     0.5679 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5679 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  26.8463     0.0000     0.5679 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5679 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  26.8463   0.0000     0.5679 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0278   0.0001 @   0.5681 f d 
  data arrival time                                                                    0.5681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3072     0.3072
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0658   0.0000   0.3072 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0327   0.1895     0.4967 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.5818     0.0000     0.4967 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4967 f
  core/be/be_calculator/wb_pkt_o[40] (net)              3.5818              0.0000     0.4967 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4967 f
  core/be/wb_pkt[40] (net)                              3.5818              0.0000     0.4967 f
  core/be/icc_place61/INP (NBUFFX8)                               0.0327    0.0000 &   0.4967 f
  core/be/icc_place61/Z (NBUFFX8)                                 0.0403    0.0716 @   0.5684 f
  core/be/n126 (net)                            5      30.4664              0.0000     0.5684 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5684 f
  core/be/be_checker/wb_pkt_i[40] (net)                30.4664              0.0000     0.5684 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5684 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      30.4664              0.0000     0.5684 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5684 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  30.4664     0.0000     0.5684 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5684 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  30.4664   0.0000     0.5684 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0292  -0.0002 @   0.5681 f d 
  data arrival time                                                                    0.5681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1766   0.0000    0.3542 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0344    0.1853     0.5395 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   3.1211      0.0000     0.5395 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5395 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   3.1211   0.0000     0.5395 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5395 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   3.1211           0.0000     0.5395 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0344   0.0000 &   0.5395 r
  data arrival time                                                                    0.5395

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  clock reconvergence pessimism                                            -0.0019     0.3580
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3580 r
  library hold time                                                        -0.0257     0.3323
  data required time                                                                   0.3323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3323
  data arrival time                                                                   -0.5395
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1949   0.0000   0.3659 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0322   0.1853     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   2.3205     0.0000     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5512 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   2.3205    0.0000     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   2.3205           0.0000     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0322   0.0000 &   0.5512 r
  data arrival time                                                                    0.5512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                        -0.0254     0.3440
  data required time                                                                   0.3440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3440
  data arrival time                                                                   -0.5512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1531   0.0000   0.3434 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0367   0.1849   0.5283 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   3.9566   0.0000   0.5283 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5283 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   3.9566      0.0000     0.5283 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5283 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   3.9566   0.0000   0.5283 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0367  -0.0009 &   0.5274 r
  data arrival time                                                                    0.5274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3482     0.3482
  clock reconvergence pessimism                                            -0.0019     0.3463
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3463 r
  library hold time                                                        -0.0261     0.3202
  data required time                                                                   0.3202
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3202
  data arrival time                                                                   -0.5274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1531   0.0000   0.3434 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0353   0.1840   0.5274 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   3.4695   0.0000   0.5274 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5274 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   3.4695      0.0000     0.5274 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5274 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   3.4695   0.0000   0.5274 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0353   0.0000 &   0.5274 r
  data arrival time                                                                    0.5274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  clock reconvergence pessimism                                            -0.0019     0.3458
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3458 r
  library hold time                                                        -0.0257     0.3201
  data required time                                                                   0.3201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3201
  data arrival time                                                                   -0.5274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1537   0.0000   0.3434 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0360   0.1845   0.5279 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   3.7136   0.0000   0.5279 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5279 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   3.7136      0.0000     0.5279 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5279 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   3.7136   0.0000   0.5279 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0360   0.0000 &   0.5280 r
  data arrival time                                                                    0.5280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  clock reconvergence pessimism                                            -0.0019     0.3465
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3465 r
  library hold time                                                        -0.0259     0.3206
  data required time                                                                   0.3206
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3206
  data arrival time                                                                   -0.5280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1948   0.0000   0.3654 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0321   0.1852     0.5506 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.2708     0.0000     0.5506 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5506 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.2708   0.0000     0.5506 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5506 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.2708           0.0000     0.5506 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0321   0.0000 &   0.5506 r
  data arrival time                                                                    0.5506

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                            -0.0019     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                        -0.0253     0.3432
  data required time                                                                   0.3432
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3432
  data arrival time                                                                   -0.5506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0333   0.1899     0.4980 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.8316     0.0000     0.4980 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4980 f
  core/be/be_calculator/wb_pkt_o[43] (net)              3.8316              0.0000     0.4980 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4980 f
  core/be/wb_pkt[43] (net)                              3.8316              0.0000     0.4980 f
  core/be/icc_place52/INP (NBUFFX8)                               0.0333    0.0000 &   0.4981 f
  core/be/icc_place52/Z (NBUFFX8)                                 0.0392    0.0712 @   0.5692 f
  core/be/n117 (net)                            5      28.0445              0.0000     0.5692 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5692 f
  core/be/be_checker/wb_pkt_i[43] (net)                28.0445              0.0000     0.5692 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5692 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      28.0445              0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5692 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  28.0445     0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5692 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  28.0445   0.0000     0.5692 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0284  -0.0008 @   0.5685 f d 
  data arrival time                                                                    0.5685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1507   0.0000    0.3297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0362    0.1844     0.5141 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   3.7886      0.0000     0.5141 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5141 r
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   3.7886              0.0000     0.5141 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5141 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   3.7886           0.0000     0.5141 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0362   0.0000 &   0.5141 r
  data arrival time                                                                    0.5141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3345     0.3345
  clock reconvergence pessimism                                            -0.0019     0.3326
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3326 r
  library hold time                                                        -0.0259     0.3067
  data required time                                                                   0.3067
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3067
  data arrival time                                                                   -0.5141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3309     0.3309
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1507   0.0000    0.3309 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0364    0.1846     0.5155 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   3.8604      0.0000     0.5155 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5155 r
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    3.8604              0.0000     0.5155 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5155 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   3.8604           0.0000     0.5155 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0364   0.0000 &   0.5155 r
  data arrival time                                                                    0.5155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3360     0.3360
  clock reconvergence pessimism                                            -0.0019     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3341 r
  library hold time                                                        -0.0260     0.3081
  data required time                                                                   0.3081
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3081
  data arrival time                                                                   -0.5155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0326   0.1894     0.4976 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.5645     0.0000     0.4976 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4976 f
  core/be/be_calculator/wb_pkt_o[41] (net)              3.5645              0.0000     0.4976 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4976 f
  core/be/wb_pkt[41] (net)                              3.5645              0.0000     0.4976 f
  core/be/icc_place56/INP (NBUFFX8)                               0.0326    0.0000 &   0.4976 f
  core/be/icc_place56/Z (NBUFFX8)                                 0.0407    0.0723 @   0.5699 f
  core/be/n121 (net)                            5      32.7575              0.0000     0.5699 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5699 f
  core/be/be_checker/wb_pkt_i[41] (net)                32.7575              0.0000     0.5699 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5699 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      32.7575              0.0000     0.5699 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5699 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  32.7575     0.0000     0.5699 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5699 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  32.7575   0.0000     0.5699 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0294  -0.0014 @   0.5685 f d 
  data arrival time                                                                    0.5685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1728   0.0000    0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0350    0.1854     0.5400 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   3.3365      0.0000     0.5400 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5400 r
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   3.3365              0.0000     0.5400 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5400 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   3.3365           0.0000     0.5400 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0350   0.0000 &   0.5400 r
  data arrival time                                                                    0.5400

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3603     0.3603
  clock reconvergence pessimism                                            -0.0019     0.3584
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.3584 r
  library hold time                                                        -0.0258     0.3326
  data required time                                                                   0.3326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3326
  data arrival time                                                                   -0.5400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1728   0.0000    0.3551 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0346    0.1851     0.5402 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   3.2066      0.0000     0.5402 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5402 r
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   3.2066              0.0000     0.5402 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5402 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   3.2066           0.0000     0.5402 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0346   0.0000 &   0.5403 r
  data arrival time                                                                    0.5403

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3604     0.3604
  clock reconvergence pessimism                                            -0.0019     0.3585
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.3585 r
  library hold time                                                        -0.0257     0.3328
  data required time                                                                   0.3328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3328
  data arrival time                                                                   -0.5403
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3516     0.3516
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1764   0.0000   0.3516 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0352   0.1858   0.5374 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   3.4313   0.0000   0.5374 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5374 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   3.4313      0.0000     0.5374 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5374 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   3.4313   0.0000   0.5374 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0352   0.0000 &   0.5375 r
  data arrival time                                                                    0.5375

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3578     0.3578
  clock reconvergence pessimism                                            -0.0019     0.3559
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.3559 r
  library hold time                                                        -0.0260     0.3299
  data required time                                                                   0.3299
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3299
  data arrival time                                                                   -0.5375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1507   0.0000    0.3313 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0363    0.1845     0.5158 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   3.8152      0.0000     0.5158 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5158 r
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    3.8152              0.0000     0.5158 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5158 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   3.8152           0.0000     0.5158 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0363   0.0000 &   0.5158 r
  data arrival time                                                                    0.5158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3361     0.3361
  clock reconvergence pessimism                                            -0.0019     0.3342
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3342 r
  library hold time                                                        -0.0259     0.3083
  data required time                                                                   0.3083
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3083
  data arrival time                                                                   -0.5158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1765   0.0000   0.3543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0353   0.1859   0.5402 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   3.4622   0.0000   0.5402 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5402 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   3.4622       0.0000     0.5402 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5402 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   3.4622   0.0000   0.5402 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0353  -0.0010 &   0.5392 r
  data arrival time                                                                    0.5392

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3595     0.3595
  clock reconvergence pessimism                                            -0.0019     0.3576
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3576 r
  library hold time                                                        -0.0260     0.3317
  data required time                                                                   0.3317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3317
  data arrival time                                                                   -0.5392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_277_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)   0.1948   0.0000   0.3652 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/Q (DFFX1)   0.0640   0.2269     0.5922 f
  core/be/be_calculator/calc_stage_reg/data_o[194] (net)     3  17.4394     0.0000     0.5922 f
  core/be/be_calculator/calc_stage_reg/data_o[194] (bsg_dff_width_p415_0)   0.0000     0.5922 f
  core/be/be_calculator/commit_pkt_o[16] (net)         17.4394              0.0000     0.5922 f
  core/be/be_calculator/calc_stage_reg/data_i[277] (bsg_dff_width_p415_0)   0.0000     0.5922 f
  core/be/be_calculator/calc_stage_reg/data_i[277] (net)  17.4394           0.0000     0.5922 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/D (DFFX1)   0.0640  -0.0046 &   0.5875 f
  data arrival time                                                                    0.5875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                            -0.0019     0.3686
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/CLK (DFFX1)          0.0000     0.3686 r
  library hold time                                                         0.0113     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.5875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0331   0.1898     0.4979 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.7757     0.0000     0.4979 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4979 f
  core/be/be_calculator/wb_pkt_o[62] (net)              3.7757              0.0000     0.4979 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4979 f
  core/be/wb_pkt[62] (net)                              3.7757              0.0000     0.4979 f
  core/be/icc_place73/INP (NBUFFX8)                               0.0331    0.0000 &   0.4979 f
  core/be/icc_place73/Z (NBUFFX8)                                 0.0401    0.0717 @   0.5696 f
  core/be/n138 (net)                            5      30.2213              0.0000     0.5696 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5696 f
  core/be/be_checker/wb_pkt_i[62] (net)                30.2213              0.0000     0.5696 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5696 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      30.2213              0.0000     0.5696 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5696 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  30.2213     0.0000     0.5696 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5696 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  30.2213   0.0000     0.5696 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0290   0.0005 @   0.5702 f d 
  data arrival time                                                                    0.5702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1766   0.0000   0.3547 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0369   0.1869   0.5416 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   4.0226   0.0000   0.5416 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5416 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   4.0226       0.0000     0.5416 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5416 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   4.0226   0.0000   0.5416 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0369  -0.0016 &   0.5400 r
  data arrival time                                                                    0.5400

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3607     0.3607
  clock reconvergence pessimism                                            -0.0019     0.3588
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3588 r
  library hold time                                                        -0.0264     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.5400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1766   0.0000     0.3544 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0348    0.1855     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   3.2623       0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5399 r
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   3.2623             0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   3.2623            0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0348    0.0000 &   0.5400 r
  data arrival time                                                                    0.5400

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  clock reconvergence pessimism                                            -0.0019     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3581 r
  library hold time                                                        -0.0258     0.3323
  data required time                                                                   0.3323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3323
  data arrival time                                                                   -0.5400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3447     0.3447
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1583   0.0000   0.3447 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0352   0.1844     0.5290 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   3.4272     0.0000     0.5290 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.5290 r
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   3.4272          0.0000     0.5290 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.5290 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   3.4272           0.0000     0.5290 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0352   0.0000 &   0.5291 r
  data arrival time                                                                    0.5291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  clock reconvergence pessimism                                            -0.0019     0.3471
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.3471 r
  library hold time                                                        -0.0257     0.3214
  data required time                                                                   0.3214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3214
  data arrival time                                                                   -0.5291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1766   0.0000    0.3540 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0350    0.1857     0.5397 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   3.3413      0.0000     0.5397 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5397 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   3.3413   0.0000     0.5397 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5397 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   3.3413           0.0000     0.5397 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0350  -0.0006 &   0.5391 r
  data arrival time                                                                    0.5391

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  clock reconvergence pessimism                                            -0.0019     0.3573
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3573 r
  library hold time                                                        -0.0259     0.3314
  data required time                                                                   0.3314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3314
  data arrival time                                                                   -0.5391
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_317_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.1726   0.0000   0.3416 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0712   0.2295     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (net)     4  20.6288     0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (bsg_dff_width_p415_0)   0.0000     0.5711 f
  core/be/be_calculator/commit_pkt_o[95] (net)         20.6288              0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (bsg_dff_width_p415_0)   0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (net)  20.6288           0.0000     0.5711 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/D (DFFX1)   0.0712   0.0002 &   0.5714 f
  data arrival time                                                                    0.5714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3567     0.3567
  clock reconvergence pessimism                                            -0.0028     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/CLK (DFFX1)          0.0000     0.3540 r
  library hold time                                                         0.0096     0.3636
  data required time                                                                   0.3636
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3636
  data arrival time                                                                   -0.5714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1765   0.0000   0.3543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0347   0.1855   0.5398 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   3.2188   0.0000   0.5398 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5398 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   3.2188       0.0000     0.5398 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5398 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   3.2188   0.0000   0.5398 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0347   0.0000 &   0.5398 r
  data arrival time                                                                    0.5398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3578 r
  library hold time                                                        -0.0258     0.3320
  data required time                                                                   0.3320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3320
  data arrival time                                                                   -0.5398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1766   0.0000   0.3540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0338   0.1849   0.5389 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.9239   0.0000   0.5389 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5389 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.9239      0.0000     0.5389 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5389 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.9239   0.0000   0.5389 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0338   0.0000 &   0.5390 r
  data arrival time                                                                    0.5390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3585     0.3585
  clock reconvergence pessimism                                            -0.0019     0.3566
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.3566 r
  library hold time                                                        -0.0255     0.3311
  data required time                                                                   0.3311
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3311
  data arrival time                                                                   -0.5390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_292_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)   0.1941   0.0000   0.3650 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/Q (DFFX1)   0.0611   0.2251     0.5900 f
  core/be/be_calculator/calc_stage_reg/data_o[209] (net)     3  16.1624     0.0000     0.5900 f
  core/be/be_calculator/calc_stage_reg/data_o[209] (bsg_dff_width_p415_0)   0.0000     0.5900 f
  core/be/be_calculator/commit_pkt_o[31] (net)         16.1624              0.0000     0.5900 f
  core/be/be_calculator/calc_stage_reg/data_i[292] (bsg_dff_width_p415_0)   0.0000     0.5900 f
  core/be/be_calculator/calc_stage_reg/data_i[292] (net)  16.1624           0.0000     0.5900 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_292_/D (DFFX1)   0.0611  -0.0026 &   0.5874 f
  data arrival time                                                                    0.5874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  clock reconvergence pessimism                                            -0.0019     0.3676
  core/be/be_calculator/calc_stage_reg/data_r_reg_292_/CLK (DFFX1)          0.0000     0.3676 r
  library hold time                                                         0.0119     0.3795
  data required time                                                                   0.3795
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3795
  data arrival time                                                                   -0.5874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3431     0.3431
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1531   0.0000   0.3431 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0363   0.1847   0.5277 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   3.8157   0.0000   0.5277 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5277 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   3.8157      0.0000     0.5277 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5277 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   3.8157   0.0000   0.5277 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0363   0.0000 &   0.5278 r
  data arrival time                                                                    0.5278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  clock reconvergence pessimism                                            -0.0019     0.3458
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3458 r
  library hold time                                                        -0.0260     0.3199
  data required time                                                                   0.3199
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3199
  data arrival time                                                                   -0.5278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3455     0.3455
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/CLK (DFFX1)   0.1652   0.0000   0.3455 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/Q (DFFX1)   0.0594   0.2216   0.5671 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (net)     2  15.3950   0.0000   0.5671 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5671 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (net)  15.3950            0.0000     0.5671 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (bp_be_scheduler_02_0)    0.0000     0.5671 f
  core/be/be_checker/dispatch_pkt_o[13] (net)          15.3950              0.0000     0.5671 f
  core/be/be_checker/dispatch_pkt_o[13] (bp_be_checker_top_02_0)            0.0000     0.5671 f
  core/be/dispatch_pkt[13] (net)                       15.3950              0.0000     0.5671 f
  core/be/be_calculator/dispatch_pkt_i[13] (bp_be_calculator_top_02_0)      0.0000     0.5671 f
  core/be/be_calculator/dispatch_pkt_i[13] (net)       15.3950              0.0000     0.5671 f
  core/be/be_calculator/reservation_reg/data_i[13] (bsg_dff_width_p295_0)   0.0000     0.5671 f
  core/be/be_calculator/reservation_reg/data_i[13] (net)  15.3950           0.0000     0.5671 f
  core/be/be_calculator/reservation_reg/data_r_reg_13_/D (DFFX1)   0.0594  -0.0028 &   0.5643 f
  data arrival time                                                                    0.5643

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3482     0.3482
  clock reconvergence pessimism                                            -0.0019     0.3463
  core/be/be_calculator/reservation_reg/data_r_reg_13_/CLK (DFFX1)          0.0000     0.3463 r
  library hold time                                                         0.0101     0.3564
  data required time                                                                   0.3564
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3564
  data arrival time                                                                   -0.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3540     0.3540
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1766   0.0000   0.3540 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0353   0.1859     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   3.4392     0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5399 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   3.4392   0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   3.4392           0.0000     0.5399 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0353   0.0000 &   0.5399 r
  data arrival time                                                                    0.5399

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3599     0.3599
  clock reconvergence pessimism                                            -0.0019     0.3580
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3580 r
  library hold time                                                        -0.0260     0.3320
  data required time                                                                   0.3320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3320
  data arrival time                                                                   -0.5399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_261_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3661     0.3661
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)   0.1941   0.0000   0.3661 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/Q (DFFX1)   0.0602   0.2245     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_o[178] (net)     3  15.7762     0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_o[178] (bsg_dff_width_p415_0)   0.0000     0.5907 f
  core/be/be_calculator/commit_pkt_o[0] (net)          15.7762              0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_i[261] (bsg_dff_width_p415_0)   0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_i[261] (net)  15.7762           0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_261_/D (DFFX1)   0.0602  -0.0012 &   0.5894 f
  data arrival time                                                                    0.5894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_261_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                         0.0122     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.5894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_282_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)   0.1941   0.0000   0.3650 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/Q (DFFX1)   0.0589   0.2237     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (net)     3  15.1909     0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (bsg_dff_width_p415_0)   0.0000     0.5887 f
  core/be/be_calculator/commit_pkt_o[21] (net)         15.1909              0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_i[282] (bsg_dff_width_p415_0)   0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_i[282] (net)  15.1909           0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/D (DFFX1)   0.0589   0.0001 &   0.5889 f
  data arrival time                                                                    0.5889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  clock reconvergence pessimism                                            -0.0019     0.3684
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/CLK (DFFX1)          0.0000     0.3684 r
  library hold time                                                         0.0124     0.3808
  data required time                                                                   0.3808
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3808
  data arrival time                                                                   -0.5889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0658   0.0000   0.3077 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0591   0.1873     0.4950 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  12.2827     0.0000     0.4950 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4950 r
  core/be/be_calculator/wb_pkt_o[53] (net)             12.2827              0.0000     0.4950 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4950 r
  core/be/wb_pkt[53] (net)                             12.2827              0.0000     0.4950 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4950 r
  core/be/be_checker/wb_pkt_i[53] (net)                12.2827              0.0000     0.4950 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4950 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      12.2827              0.0000     0.4950 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4950 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  12.2827     0.0000     0.4950 r
  core/be/be_checker/scheduler/int_regfile/U237/INP (NBUFFX8)     0.0591    0.0002 &   0.4952 r
  core/be/be_checker/scheduler/int_regfile/U237/Z (NBUFFX8)       0.0408    0.0799 @   0.5751 r
  core/be/be_checker/scheduler/int_regfile/n124 (net)     2  19.7094        0.0000     0.5751 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5751 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  19.7094   0.0000     0.5751 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0295  -0.0045 @   0.5706 r d 
  data arrival time                                                                    0.5706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3313     0.3313
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1507   0.0000    0.3313 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0369    0.1849     0.5162 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   4.0496      0.0000     0.5162 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5162 r
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   4.0496              0.0000     0.5162 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5162 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   4.0496           0.0000     0.5162 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0369   0.0001 &   0.5162 r
  data arrival time                                                                    0.5162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3361     0.3361
  clock reconvergence pessimism                                            -0.0019     0.3342
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3342 r
  library hold time                                                        -0.0261     0.3081
  data required time                                                                   0.3081
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3081
  data arrival time                                                                   -0.5162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3316     0.3316
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)   0.1507   0.0000   0.3316 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/Q (DFFX1)   0.0793   0.2327     0.5643 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (net)     3  24.2358     0.0000     0.5643 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (bsg_dff_width_p415_0)   0.0000     0.5643 f
  core/be/be_calculator/commit_pkt_o[63] (net)         24.2358              0.0000     0.5643 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (bsg_dff_width_p415_0)   0.0000     0.5643 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (net)  24.2358           0.0000     0.5643 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/D (DFFX1)   0.0793  -0.0020 &   0.5623 f
  data arrival time                                                                    0.5623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3470     0.3470
  clock reconvergence pessimism                                             0.0000     0.3470
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)          0.0000     0.3470 r
  library hold time                                                         0.0071     0.3541
  data required time                                                                   0.3541
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3541
  data arrival time                                                                   -0.5623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0322   0.1891     0.4971 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.3736     0.0000     0.4971 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4971 f
  core/be/be_calculator/wb_pkt_o[46] (net)              3.3736              0.0000     0.4971 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4971 f
  core/be/wb_pkt[46] (net)                              3.3736              0.0000     0.4971 f
  core/be/icc_place68/INP (NBUFFX8)                               0.0322    0.0000 &   0.4971 f
  core/be/icc_place68/Z (NBUFFX8)                                 0.0392    0.0713 @   0.5684 f
  core/be/n133 (net)                            5      29.2175              0.0000     0.5684 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5684 f
  core/be/be_checker/wb_pkt_i[46] (net)                29.2175              0.0000     0.5684 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5684 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      29.2175              0.0000     0.5684 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5684 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  29.2175     0.0000     0.5684 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5684 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  29.2175   0.0000     0.5684 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0283   0.0008 @   0.5693 f d 
  data arrival time                                                                    0.5693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1947   0.0000    0.3656 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0332    0.1859     0.5515 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   2.6654      0.0000     0.5515 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5515 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   2.6654   0.0000     0.5515 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5515 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   2.6654           0.0000     0.5515 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0332   0.0000 &   0.5515 r
  data arrival time                                                                    0.5515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3708     0.3708
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                        -0.0256     0.3432
  data required time                                                                   0.3432
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3432
  data arrival time                                                                   -0.5515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1766   0.0000   0.3541 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0349   0.1856   0.5397 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   3.3160   0.0000   0.5397 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5397 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   3.3160      0.0000     0.5397 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5397 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   3.3160   0.0000   0.5397 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0349   0.0000 &   0.5398 r
  data arrival time                                                                    0.5398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3592     0.3592
  clock reconvergence pessimism                                            -0.0019     0.3573
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.3573 r
  library hold time                                                        -0.0259     0.3315
  data required time                                                                   0.3315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3315
  data arrival time                                                                   -0.5398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1766   0.0000   0.3550 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0372   0.1872   0.5421 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   4.1468   0.0000   0.5421 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5421 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   4.1468       0.0000     0.5421 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5421 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   4.1468   0.0000   0.5421 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0372  -0.0016 &   0.5405 r
  data arrival time                                                                    0.5405

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3606     0.3606
  clock reconvergence pessimism                                            -0.0019     0.3587
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3587 r
  library hold time                                                        -0.0265     0.3322
  data required time                                                                   0.3322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3322
  data arrival time                                                                   -0.5405
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1941   0.0000   0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0335   0.1861     0.5514 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.7951     0.0000     0.5514 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5514 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.7951   0.0000     0.5514 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5514 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.7951           0.0000     0.5514 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0335   0.0000 &   0.5514 r
  data arrival time                                                                    0.5514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                        -0.0257     0.3431
  data required time                                                                   0.3431
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3431
  data arrival time                                                                   -0.5514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1507   0.0000    0.3312 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0380    0.1856     0.5169 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   4.4424      0.0000     0.5169 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5169 r
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   4.4424              0.0000     0.5169 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5169 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   4.4424           0.0000     0.5169 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0380   0.0001 &   0.5169 r
  data arrival time                                                                    0.5169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3369     0.3369
  clock reconvergence pessimism                                            -0.0019     0.3350
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3350 r
  library hold time                                                        -0.0265     0.3085
  data required time                                                                   0.3085
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3085
  data arrival time                                                                   -0.5169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1946   0.0000    0.3650 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0335    0.1861     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.7985      0.0000     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5512 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.7985   0.0000     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.7985           0.0000     0.5512 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0335   0.0000 &   0.5512 r
  data arrival time                                                                    0.5512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                            -0.0019     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                        -0.0257     0.3428
  data required time                                                                   0.3428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3428
  data arrival time                                                                   -0.5512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1725   0.0000    0.3413 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0343    0.1849     0.5263 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   3.1004      0.0000     0.5263 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5263 r
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   3.1004              0.0000     0.5263 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5263 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   3.1004           0.0000     0.5263 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0343   0.0000 &   0.5263 r
  data arrival time                                                                    0.5263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0028     0.3435
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3435 r
  library hold time                                                        -0.0256     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.5263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1764   0.0000   0.3521 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0351   0.1857   0.5378 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   3.3704   0.0000   0.5378 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5378 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   3.3704      0.0000     0.5378 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5378 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   3.3704   0.0000   0.5378 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0351   0.0000 &   0.5378 r
  data arrival time                                                                    0.5378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0019     0.3553
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.3553 r
  library hold time                                                        -0.0259     0.3294
  data required time                                                                   0.3294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3294
  data arrival time                                                                   -0.5378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1941   0.0000    0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0334    0.1860     0.5514 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.7516      0.0000     0.5514 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5514 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.7516   0.0000     0.5514 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5514 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.7516           0.0000     0.5514 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0334   0.0000 &   0.5514 r
  data arrival time                                                                    0.5514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                            -0.0019     0.3686
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3686 r
  library hold time                                                        -0.0257     0.3429
  data required time                                                                   0.3429
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3429
  data arrival time                                                                   -0.5514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3414     0.3414
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1732   0.0000    0.3414 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0343    0.1850     0.5264 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   3.0993      0.0000     0.5264 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5264 r
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   3.0993              0.0000     0.5264 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5264 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   3.0993           0.0000     0.5264 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0343   0.0000 &   0.5264 r
  data arrival time                                                                    0.5264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0028     0.3435
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.3435 r
  library hold time                                                        -0.0256     0.3179
  data required time                                                                   0.3179
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3179
  data arrival time                                                                   -0.5264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1941   0.0000   0.3662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0337   0.1862     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   2.8505     0.0000     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5524 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   2.8505    0.0000     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   2.8505           0.0000     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0337   0.0000 &   0.5524 r
  data arrival time                                                                    0.5524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  clock reconvergence pessimism                                            -0.0019     0.3696
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.3696 r
  library hold time                                                        -0.0258     0.3438
  data required time                                                                   0.3438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3438
  data arrival time                                                                   -0.5524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1941   0.0000   0.3650 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0337   0.1862     0.5513 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   2.8785     0.0000     0.5513 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5513 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   2.8785   0.0000     0.5513 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5513 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   2.8785           0.0000     0.5513 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0337   0.0000 &   0.5513 r
  data arrival time                                                                    0.5513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                            -0.0019     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                        -0.0258     0.3427
  data required time                                                                   0.3427
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3427
  data arrival time                                                                   -0.5513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1507   0.0000    0.3297 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0385    0.1859     0.5156 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   4.6208      0.0000     0.5156 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5156 r
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   4.6208              0.0000     0.5156 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5156 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   4.6208           0.0000     0.5156 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0385   0.0000 &   0.5157 r
  data arrival time                                                                    0.5157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3356     0.3356
  clock reconvergence pessimism                                            -0.0019     0.3337
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3337 r
  library hold time                                                        -0.0266     0.3071
  data required time                                                                   0.3071
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3071
  data arrival time                                                                   -0.5157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3521     0.3521
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1764   0.0000   0.3521 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0353   0.1859   0.5379 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   3.4482   0.0000   0.5379 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5379 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   3.4482      0.0000     0.5379 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5379 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   3.4482   0.0000   0.5379 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0353   0.0000 &   0.5380 r
  data arrival time                                                                    0.5380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3572     0.3572
  clock reconvergence pessimism                                            -0.0019     0.3553
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3553 r
  library hold time                                                        -0.0260     0.3293
  data required time                                                                   0.3293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3293
  data arrival time                                                                   -0.5380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1766   0.0000   0.3544 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0336   0.1848   0.5392 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.8433   0.0000   0.5392 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.5392 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.8433       0.0000     0.5392 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.5392 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.8433   0.0000   0.5392 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0336   0.0000 &   0.5392 r
  data arrival time                                                                    0.5392

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3579     0.3579
  clock reconvergence pessimism                                            -0.0019     0.3560
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3560 r
  library hold time                                                        -0.0255     0.3305
  data required time                                                                   0.3305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3305
  data arrival time                                                                   -0.5392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1941   0.0000    0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0340    0.1864     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   2.9656      0.0000     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5517 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   2.9656   0.0000     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   2.9656           0.0000     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0340   0.0000 &   0.5518 r
  data arrival time                                                                    0.5518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                        -0.0258     0.3429
  data required time                                                                   0.3429
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3429
  data arrival time                                                                   -0.5518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3435     0.3435
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1535   0.0000   0.3435 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0394   0.1868   0.5302 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   4.9430   0.0000   0.5302 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5302 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   4.9430      0.0000     0.5302 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5302 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   4.9430   0.0000   0.5302 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0394  -0.0020 &   0.5283 r
  data arrival time                                                                    0.5283

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3482     0.3482
  clock reconvergence pessimism                                            -0.0019     0.3463
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3463 r
  library hold time                                                        -0.0269     0.3194
  data required time                                                                   0.3194
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3194
  data arrival time                                                                   -0.5283
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0658   0.0000   0.3081 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0331   0.1898     0.4979 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.7757     0.0000     0.4979 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4979 f
  core/be/be_calculator/wb_pkt_o[62] (net)              3.7757              0.0000     0.4979 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.4979 f
  core/be/wb_pkt[62] (net)                              3.7757              0.0000     0.4979 f
  core/be/icc_place73/INP (NBUFFX8)                               0.0331    0.0000 &   0.4979 f
  core/be/icc_place73/Z (NBUFFX8)                                 0.0401    0.0717 @   0.5696 f
  core/be/n138 (net)                            5      30.2213              0.0000     0.5696 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5696 f
  core/be/be_checker/wb_pkt_i[62] (net)                30.2213              0.0000     0.5696 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5696 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      30.2213              0.0000     0.5696 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5696 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  30.2213     0.0000     0.5696 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5696 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  30.2213   0.0000     0.5696 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0290   0.0003 @   0.5700 f d 
  data arrival time                                                                    0.5700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_215_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3314     0.3314
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)   0.1507   0.0000   0.3314 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/Q (DFFX1)   0.0958   0.2424 @   0.5738 f
  core/be/be_calculator/calc_stage_reg/data_o[132] (net)     3  31.7842     0.0000     0.5738 f
  core/be/be_calculator/calc_stage_reg/data_o[132] (bsg_dff_width_p415_0)   0.0000     0.5738 f
  core/be/be_calculator/commit_pkt_o[37] (net)         31.7842              0.0000     0.5738 f
  core/be/be_calculator/calc_stage_reg/data_i[215] (bsg_dff_width_p415_0)   0.0000     0.5738 f
  core/be/be_calculator/calc_stage_reg/data_i[215] (net)  31.7842           0.0000     0.5738 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/D (DFFX1)   0.0959  -0.0136 @   0.5602 f
  data arrival time                                                                    0.5602

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3470     0.3470
  clock reconvergence pessimism                                             0.0000     0.3470
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)          0.0000     0.3470 r
  library hold time                                                         0.0044     0.3513
  data required time                                                                   0.3513
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3513
  data arrival time                                                                   -0.5602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1948   0.0000    0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0339    0.1864     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.9522      0.0000     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5517 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.9522   0.0000     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.9522           0.0000     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0339   0.0000 &   0.5517 r
  data arrival time                                                                    0.5517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                            -0.0019     0.3686
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3686 r
  library hold time                                                        -0.0258     0.3428
  data required time                                                                   0.3428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3428
  data arrival time                                                                   -0.5517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3080     0.3080
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0658   0.0000   0.3080 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0326   0.1894     0.4974 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.5488     0.0000     0.4974 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4974 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.5488              0.0000     0.4974 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4974 f
  core/be/wb_pkt[60] (net)                              3.5488              0.0000     0.4974 f
  core/be/icc_place76/INP (NBUFFX8)                               0.0326    0.0000 &   0.4974 f
  core/be/icc_place76/Z (NBUFFX8)                                 0.0422    0.0730 @   0.5704 f
  core/be/n141 (net)                            5      35.6431              0.0000     0.5704 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5704 f
  core/be/be_checker/wb_pkt_i[60] (net)                35.6431              0.0000     0.5704 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5704 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      35.6431              0.0000     0.5704 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5704 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  35.6431     0.0000     0.5704 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5704 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  35.6431   0.0000     0.5704 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0305  -0.0003 @   0.5701 f d 
  data arrival time                                                                    0.5701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/CLK (DFFX1)   0.1583   0.0000     0.3493 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/Q (DFFX1)    0.0373    0.1857     0.5351 r
  core/be/be_calculator/calc_stage_reg/data_o[1] (net)     2   4.1768       0.0000     0.5351 r
  core/be/be_calculator/calc_stage_reg/data_o[1] (bsg_dff_width_p415_0)     0.0000     0.5351 r
  core/be/be_calculator/calc_stage_r_0__irf_w_v_ (net)   4.1768             0.0000     0.5351 r
  core/be/be_calculator/calc_stage_reg/data_i[84] (bsg_dff_width_p415_0)    0.0000     0.5351 r
  core/be/be_calculator/calc_stage_reg/data_i[84] (net)   4.1768            0.0000     0.5351 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/D (DFFX1)   0.0373    0.0000 &   0.5351 r
  data arrival time                                                                    0.5351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                            -0.0019     0.3524
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)           0.0000     0.3524 r
  library hold time                                                        -0.0263     0.3261
  data required time                                                                   0.3261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3261
  data arrival time                                                                   -0.5351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1949   0.0000   0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0342   0.1866     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   3.0322     0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5519 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   3.0322    0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   3.0322           0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0342   0.0000 &   0.5519 r
  data arrival time                                                                    0.5519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                            -0.0019     0.3687
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3687 r
  library hold time                                                        -0.0259     0.3428
  data required time                                                                   0.3428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3428
  data arrival time                                                                   -0.5519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0658   0.0000   0.3062 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0780   0.2205     0.5267 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     5  23.6951     0.0000     0.5267 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5267 f
  core/be/be_calculator/wb_pkt_o[54] (net)             23.6951              0.0000     0.5267 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5267 f
  core/be/wb_pkt[54] (net)                             23.6951              0.0000     0.5267 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5267 f
  core/be/be_checker/wb_pkt_i[54] (net)                23.6951              0.0000     0.5267 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5267 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      23.6951              0.0000     0.5267 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5267 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  23.6951     0.0000     0.5267 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5267 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  23.6951   0.0000     0.5267 f
  core/be/be_checker/scheduler/int_regfile/rf/icc_place3/INP (NBUFFX2)   0.0780  -0.0085 &   0.5182 f
  core/be/be_checker/scheduler/int_regfile/rf/icc_place3/Z (NBUFFX2)   0.0290   0.0591   0.5773 f
  core/be/be_checker/scheduler/int_regfile/rf/n82 (net)     1   7.1993      0.0000     0.5773 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0290  -0.0056 &   0.5717 f d 
  data arrival time                                                                    0.5717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3648     0.3648
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1946   0.0000   0.3648 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0335   0.1861     0.5509 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.7797     0.0000     0.5509 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5509 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.7797   0.0000     0.5509 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5509 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.7797           0.0000     0.5509 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0335   0.0000 &   0.5509 r
  data arrival time                                                                    0.5509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  clock reconvergence pessimism                                            -0.0019     0.3675
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3675 r
  library hold time                                                        -0.0257     0.3418
  data required time                                                                   0.3418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3418
  data arrival time                                                                   -0.5509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3532     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1765   0.0000    0.3532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0379    0.1876     0.5407 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   4.3780      0.0000     0.5407 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5407 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   4.3780   0.0000     0.5407 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5407 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   4.3780           0.0000     0.5407 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0379  -0.0009 &   0.5398 r
  data arrival time                                                                    0.5398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3593     0.3593
  clock reconvergence pessimism                                            -0.0019     0.3574
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3574 r
  library hold time                                                        -0.0267     0.3306
  data required time                                                                   0.3306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3306
  data arrival time                                                                   -0.5398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3520     0.3520
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1764   0.0000   0.3520 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0358   0.1862   0.5382 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   3.6372   0.0000   0.5382 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5382 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   3.6372      0.0000     0.5382 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5382 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   3.6372   0.0000   0.5382 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0358   0.0000 &   0.5383 r
  data arrival time                                                                    0.5383

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3571     0.3571
  clock reconvergence pessimism                                            -0.0019     0.3552
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.3552 r
  library hold time                                                        -0.0261     0.3291
  data required time                                                                   0.3291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3291
  data arrival time                                                                   -0.5383
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1941   0.0000   0.3654 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0341   0.1865     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   3.0206     0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5519 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   3.0206   0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   3.0206           0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0341   0.0000 &   0.5519 r
  data arrival time                                                                    0.5519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                            -0.0019     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                        -0.0259     0.3426
  data required time                                                                   0.3426
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3426
  data arrival time                                                                   -0.5519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1946   0.0000   0.3651 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0341   0.1866     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   3.0257     0.0000     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5517 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   3.0257   0.0000     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   3.0257           0.0000     0.5517 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0341   0.0000 &   0.5517 r
  data arrival time                                                                    0.5517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  clock reconvergence pessimism                                            -0.0019     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3683 r
  library hold time                                                        -0.0259     0.3424
  data required time                                                                   0.3424
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3424
  data arrival time                                                                   -0.5517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1941   0.0000    0.3654 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0346    0.1868     0.5522 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   3.1784      0.0000     0.5522 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.5522 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   3.1784    0.0000     0.5522 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.5522 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   3.1784           0.0000     0.5522 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0346   0.0000 &   0.5522 r
  data arrival time                                                                    0.5522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                        -0.0260     0.3428
  data required time                                                                   0.3428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3428
  data arrival time                                                                   -0.5522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3310     0.3310
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1507   0.0000    0.3310 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0371    0.1850     0.5159 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   4.0938      0.0000     0.5159 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5159 r
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   4.0938              0.0000     0.5159 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5159 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   4.0938           0.0000     0.5159 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0371   0.0001 &   0.5160 r
  data arrival time                                                                    0.5160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3346     0.3346
  clock reconvergence pessimism                                            -0.0019     0.3327
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.3327 r
  library hold time                                                        -0.0262     0.3065
  data required time                                                                   0.3065
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3065
  data arrival time                                                                   -0.5160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_259_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)   0.1766   0.0000   0.3536 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/Q (DFFX1)   0.0684   0.2281     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (net)     3  19.3919     0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (bsg_dff_width_p415_0)   0.0000     0.5818 f
  core/be/be_calculator/calc_status_o[38] (net)        19.3919              0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (bsg_dff_width_p415_0)   0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (net)  19.3919           0.0000     0.5818 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/D (DFFX1)   0.0684  -0.0053 &   0.5765 f
  data arrival time                                                                    0.5765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3596     0.3596
  clock reconvergence pessimism                                            -0.0019     0.3577
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/CLK (DFFX1)          0.0000     0.3577 r
  library hold time                                                         0.0092     0.3669
  data required time                                                                   0.3669
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3669
  data arrival time                                                                   -0.5765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1766   0.0000   0.3547 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0388   0.1882   0.5429 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   4.7206   0.0000   0.5429 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5429 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   4.7206       0.0000     0.5429 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5429 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   4.7206   0.0000   0.5429 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0388  -0.0020 &   0.5408 r
  data arrival time                                                                    0.5408

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3602     0.3602
  clock reconvergence pessimism                                            -0.0019     0.3583
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3583 r
  library hold time                                                        -0.0270     0.3313
  data required time                                                                   0.3313
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3313
  data arrival time                                                                   -0.5408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1946   0.0000    0.3651 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0344    0.1867     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   3.1275      0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5519 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   3.1275   0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   3.1275           0.0000     0.5519 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0344   0.0000 &   0.5519 r
  data arrival time                                                                    0.5519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  clock reconvergence pessimism                                            -0.0019     0.3683
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3683 r
  library hold time                                                        -0.0260     0.3423
  data required time                                                                   0.3423
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3423
  data arrival time                                                                   -0.5519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3077     0.3077
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0658   0.0000   0.3077 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0591   0.1873     0.4950 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  12.2827     0.0000     0.4950 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4950 r
  core/be/be_calculator/wb_pkt_o[53] (net)             12.2827              0.0000     0.4950 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4950 r
  core/be/wb_pkt[53] (net)                             12.2827              0.0000     0.4950 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4950 r
  core/be/be_checker/wb_pkt_i[53] (net)                12.2827              0.0000     0.4950 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4950 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      12.2827              0.0000     0.4950 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4950 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  12.2827     0.0000     0.4950 r
  core/be/be_checker/scheduler/int_regfile/U237/INP (NBUFFX8)     0.0591    0.0002 &   0.4952 r
  core/be/be_checker/scheduler/int_regfile/U237/Z (NBUFFX8)       0.0408    0.0799 @   0.5751 r
  core/be/be_checker/scheduler/int_regfile/n124 (net)     2  19.7094        0.0000     0.5751 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5751 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  19.7094   0.0000     0.5751 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0294  -0.0044 @   0.5707 r d 
  data arrival time                                                                    0.5707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3498     0.3498
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/CLK (DFFX1)   0.1652   0.0000   0.3498 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/Q (DFFX1)   0.0640   0.2245   0.5743 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (net)     3  17.4680   0.0000   0.5743 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5743 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (net)  17.4680           0.0000     0.5743 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (bp_be_scheduler_02_0)   0.0000     0.5743 f
  core/be/be_checker/dispatch_pkt_o[233] (net)         17.4680              0.0000     0.5743 f
  core/be/be_checker/dispatch_pkt_o[233] (bp_be_checker_top_02_0)           0.0000     0.5743 f
  core/be/dispatch_pkt[229] (net)                      17.4680              0.0000     0.5743 f
  core/be/be_calculator/dispatch_pkt_i[233] (bp_be_calculator_top_02_0)     0.0000     0.5743 f
  core/be/be_calculator/dispatch_pkt_i[233] (net)      17.4680              0.0000     0.5743 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (bsg_dff_width_p415_0)    0.0000     0.5743 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (net)  17.4680            0.0000     0.5743 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/D (DFFX1)   0.0640   -0.0024 &   0.5719 f
  data arrival time                                                                    0.5719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3551     0.3551
  clock reconvergence pessimism                                            -0.0019     0.3532
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/CLK (DFFX1)           0.0000     0.3532 r
  library hold time                                                         0.0090     0.3623
  data required time                                                                   0.3623
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3623
  data arrival time                                                                   -0.5719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_262_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)   0.1947   0.0000   0.3650 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/Q (DFFX1)   0.0654   0.2278     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_o[179] (net)     3  18.0672     0.0000     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_o[179] (bsg_dff_width_p415_0)   0.0000     0.5927 f
  core/be/be_calculator/commit_pkt_o[1] (net)          18.0672              0.0000     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_i[262] (bsg_dff_width_p415_0)   0.0000     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_i[262] (net)  18.0672           0.0000     0.5927 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/D (DFFX1)   0.0654  -0.0039 &   0.5889 f
  data arrival time                                                                    0.5889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  clock reconvergence pessimism                                            -0.0019     0.3681
  core/be/be_calculator/calc_stage_reg/data_r_reg_262_/CLK (DFFX1)          0.0000     0.3681 r
  library hold time                                                         0.0111     0.3792
  data required time                                                                   0.3792
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3792
  data arrival time                                                                   -0.5889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1949   0.0000    0.3659 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0340    0.1865     0.5523 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   2.9742      0.0000     0.5523 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.5523 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   2.9742   0.0000     0.5523 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.5523 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   2.9742           0.0000     0.5523 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0340   0.0000 &   0.5524 r
  data arrival time                                                                    0.5524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  clock reconvergence pessimism                                            -0.0019     0.3685
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.3685 r
  library hold time                                                        -0.0259     0.3427
  data required time                                                                   0.3427
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3427
  data arrival time                                                                   -0.5524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.2051    0.0000     0.3641 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0344    0.1876     0.5517 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   3.1108        0.0000     0.5517 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.5517 r
  core/be/be_calculator/exc_stage_r[3] (net)            3.1108              0.0000     0.5517 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.5517 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   3.1108              0.0000     0.5517 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0344   -0.0005 &   0.5511 r
  data arrival time                                                                    0.5511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  clock reconvergence pessimism                                            -0.0019     0.3676
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0261     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.5511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1941   0.0000   0.3654 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0349   0.1870     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   3.3068     0.0000     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5524 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   3.3068   0.0000     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   3.3068           0.0000     0.5524 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0349   0.0000 &   0.5525 r
  data arrival time                                                                    0.5525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3688 r
  library hold time                                                        -0.0261     0.3427
  data required time                                                                   0.3427
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3427
  data arrival time                                                                   -0.5525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1949   0.0000   0.3653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0364   0.1881     0.5533 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   3.8462     0.0000     0.5533 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5533 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   3.8462   0.0000     0.5533 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5533 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   3.8462           0.0000     0.5533 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0364  -0.0014 &   0.5519 r
  data arrival time                                                                    0.5519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  clock reconvergence pessimism                                            -0.0019     0.3687
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3687 r
  library hold time                                                        -0.0265     0.3421
  data required time                                                                   0.3421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3421
  data arrival time                                                                   -0.5519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0658   0.0000   0.3085 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0339   0.1905     0.4990 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   4.1204     0.0000     0.4990 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4990 f
  core/be/be_calculator/wb_pkt_o[44] (net)              4.1204              0.0000     0.4990 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4990 f
  core/be/wb_pkt[44] (net)                              4.1204              0.0000     0.4990 f
  core/be/icc_place57/INP (NBUFFX8)                               0.0339    0.0000 &   0.4990 f
  core/be/icc_place57/Z (NBUFFX8)                                 0.0403    0.0723 @   0.5714 f
  core/be/n122 (net)                            5      31.6072              0.0000     0.5714 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.5714 f
  core/be/be_checker/wb_pkt_i[44] (net)                31.6072              0.0000     0.5714 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.5714 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      31.6072              0.0000     0.5714 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.5714 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  31.6072     0.0000     0.5714 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5714 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  31.6072   0.0000     0.5714 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0291   0.0011 @   0.5725 f d 
  data arrival time                                                                    0.5725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  clock reconvergence pessimism                                            -0.0019     0.3126
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3126 r
  library hold time                                                         0.0500     0.3626
  data required time                                                                   0.3626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3626
  data arrival time                                                                   -0.5725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1949   0.0000    0.3659 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0350    0.1872     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   3.3473      0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5530 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   3.3473    0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   3.3473           0.0000     0.5530 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0350   0.0000 &   0.5531 r
  data arrival time                                                                    0.5531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                        -0.0262     0.3431
  data required time                                                                   0.3431
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3431
  data arrival time                                                                   -0.5531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3662     0.3662
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1941   0.0000   0.3662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0348   0.1870     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   3.2824     0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5532 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   3.2824    0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   3.2824           0.0000     0.5532 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0348   0.0000 &   0.5532 r
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                            -0.0019     0.3693
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3693 r
  library hold time                                                        -0.0261     0.3432
  data required time                                                                   0.3432
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3432
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1726   0.0000    0.3413 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0359    0.1860     0.5273 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   3.6750      0.0000     0.5273 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5273 r
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   3.6750              0.0000     0.5273 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5273 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   3.6750           0.0000     0.5273 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0359   0.0000 &   0.5273 r
  data arrival time                                                                    0.5273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  clock reconvergence pessimism                                            -0.0028     0.3434
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3434 r
  library hold time                                                        -0.0261     0.3173
  data required time                                                                   0.3173
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3173
  data arrival time                                                                   -0.5273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1766   0.0000   0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0376   0.1874     0.5420 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   4.2973     0.0000     0.5420 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.5420 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   4.2973    0.0000     0.5420 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.5420 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   4.2973           0.0000     0.5420 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0376  -0.0005 &   0.5415 r
  data arrival time                                                                    0.5415

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  clock reconvergence pessimism                                            -0.0019     0.3581
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                        -0.0267     0.3315
  data required time                                                                   0.3315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3315
  data arrival time                                                                   -0.5415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3486     0.3486
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1583   0.0000   0.3486 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0384   0.1865     0.5351 r
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2   4.5855     0.0000     0.5351 r
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.5351 r
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)   4.5855             0.0000     0.5351 r
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.5351 r
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)   4.5855           0.0000     0.5351 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0384   0.0000 &   0.5351 r
  data arrival time                                                                    0.5351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                            -0.0019     0.3517
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.3517 r
  library hold time                                                        -0.0267     0.3250
  data required time                                                                   0.3250
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3250
  data arrival time                                                                   -0.5351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.2051    0.0000     0.3641 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0366    0.1891     0.5532 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   3.9322        0.0000     0.5532 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.5532 r
  core/be/be_calculator/exc_stage_r[9] (net)            3.9322              0.0000     0.5532 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.5532 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   3.9322             0.0000     0.5532 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0366   -0.0008 &   0.5523 r
  data arrival time                                                                    0.5523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                            -0.0019     0.3688
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.3688 r
  library hold time                                                        -0.0267     0.3421
  data required time                                                                   0.3421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3421
  data arrival time                                                                   -0.5523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1725   0.0000    0.3413 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0363    0.1862     0.5275 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   3.7973      0.0000     0.5275 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5275 r
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   3.7973              0.0000     0.5275 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5275 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   3.7973           0.0000     0.5275 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0363   0.0000 &   0.5276 r
  data arrival time                                                                    0.5276

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3462     0.3462
  clock reconvergence pessimism                                            -0.0028     0.3435
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3435 r
  library hold time                                                        -0.0262     0.3172
  data required time                                                                   0.3172
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3172
  data arrival time                                                                   -0.5276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_330_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3503     0.3503
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.1858   0.0000   0.3503 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0738   0.2322     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (net)     4  21.7917     0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (bsg_dff_width_p415_0)   0.0000     0.5825 f
  core/be/be_calculator/commit_pkt_o[108] (net)        21.7917              0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (bsg_dff_width_p415_0)   0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (net)  21.7917           0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/D (DFFX1)   0.0738  -0.0033 &   0.5792 f
  data arrival time                                                                    0.5792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3606     0.3606
  clock reconvergence pessimism                                             0.0000     0.3606
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/CLK (DFFX1)          0.0000     0.3606 r
  library hold time                                                         0.0083     0.3689
  data required time                                                                   0.3689
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3689
  data arrival time                                                                   -0.5792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0658   0.0000   0.3062 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0780   0.2205     0.5267 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     5  23.6951     0.0000     0.5267 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5267 f
  core/be/be_calculator/wb_pkt_o[54] (net)             23.6951              0.0000     0.5267 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5267 f
  core/be/wb_pkt[54] (net)                             23.6951              0.0000     0.5267 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5267 f
  core/be/be_checker/wb_pkt_i[54] (net)                23.6951              0.0000     0.5267 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5267 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      23.6951              0.0000     0.5267 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5267 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  23.6951     0.0000     0.5267 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5267 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  23.6951   0.0000     0.5267 f
  core/be/be_checker/scheduler/int_regfile/rf/icc_place2/INP (NBUFFX2)   0.0780  -0.0088 &   0.5179 f
  core/be/be_checker/scheduler/int_regfile/rf/icc_place2/Z (NBUFFX2)   0.0221   0.0536   0.5715 f
  core/be/be_checker/scheduler/int_regfile/rf/n81 (net)     1   1.8162      0.0000     0.5715 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0221   0.0000 &   0.5715 f d 
  data arrival time                                                                    0.5715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1941   0.0000   0.3651 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0356   0.1875     0.5525 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   3.5407     0.0000     0.5525 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5525 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   3.5407   0.0000     0.5525 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5525 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   3.5407           0.0000     0.5525 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0356   0.0000 &   0.5526 r
  data arrival time                                                                    0.5526

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  clock reconvergence pessimism                                            -0.0019     0.3684
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3684 r
  library hold time                                                        -0.0263     0.3421
  data required time                                                                   0.3421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3421
  data arrival time                                                                   -0.5526
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1766   0.0000    0.3546 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0372    0.1871     0.5418 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   4.1390      0.0000     0.5418 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5418 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   4.1390    0.0000     0.5418 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5418 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   4.1390           0.0000     0.5418 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0372   0.0000 &   0.5418 r
  data arrival time                                                                    0.5418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  clock reconvergence pessimism                                            -0.0019     0.3578
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3578 r
  library hold time                                                        -0.0265     0.3313
  data required time                                                                   0.3313
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3313
  data arrival time                                                                   -0.5418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3414     0.3414
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1725   0.0000    0.3414 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0365    0.1864     0.5277 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   3.8884      0.0000     0.5277 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.5277 r
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   3.8884              0.0000     0.5277 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.5277 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   3.8884           0.0000     0.5277 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0365   0.0000 &   0.5278 r
  data arrival time                                                                    0.5278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3463     0.3463
  clock reconvergence pessimism                                            -0.0028     0.3435
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.3435 r
  library hold time                                                        -0.0263     0.3172
  data required time                                                                   0.3172
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3172
  data arrival time                                                                   -0.5278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1947   0.0000   0.3652 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0362   0.1879     0.5531 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.7773     0.0000     0.5531 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5531 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.7773   0.0000     0.5531 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5531 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.7773           0.0000     0.5531 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0362  -0.0008 &   0.5523 r
  data arrival time                                                                    0.5523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  clock reconvergence pessimism                                            -0.0019     0.3682
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3682 r
  library hold time                                                        -0.0265     0.3417
  data required time                                                                   0.3417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3417
  data arrival time                                                                   -0.5523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3503     0.3503
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1858   0.0000    0.3503 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0355    0.1867     0.5370 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   3.5107      0.0000     0.5370 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5370 r
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   3.5107              0.0000     0.5370 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5370 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   3.5107           0.0000     0.5370 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0355   0.0000 &   0.5371 r
  data arrival time                                                                    0.5371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3553     0.3553
  clock reconvergence pessimism                                            -0.0028     0.3525
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3525 r
  library hold time                                                        -0.0262     0.3264
  data required time                                                                   0.3264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3264
  data arrival time                                                                   -0.5371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3530     0.3530
  core/be/be_calculator/comp_stage_reg/data_r_reg_202_/CLK (DFFX1)   0.1732   0.0000   0.3530 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_202_/Q (DFFX1)   0.1000   0.2466 @   0.5996 f
  core/be/be_calculator/comp_stage_reg/data_o[202] (net)     4  33.4883     0.0000     0.5996 f
  core/be/be_calculator/comp_stage_reg/data_o[202] (bsg_dff_width_p320_0)   0.0000     0.5996 f
  core/be/be_calculator/wb_pkt_o[10] (net)             33.4883              0.0000     0.5996 f
  core/be/be_calculator/wb_pkt_o[10] (bp_be_calculator_top_02_0)            0.0000     0.5996 f
  core/be/wb_pkt[10] (net)                             33.4883              0.0000     0.5996 f
  core/be/be_checker/wb_pkt_i[10] (bp_be_checker_top_02_0)                  0.0000     0.5996 f
  core/be/be_checker/wb_pkt_i[10] (net)                33.4883              0.0000     0.5996 f
  core/be/be_checker/scheduler/wb_pkt_i[10] (bp_be_scheduler_02_0)          0.0000     0.5996 f
  core/be/be_checker/scheduler/wb_pkt_i[10] (net)      33.4883              0.0000     0.5996 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[10] (bp_be_regfile_02_0)   0.0000   0.5996 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[10] (net)  33.4883     0.0000     0.5996 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[10] (bsg_dff_width_p68_0)   0.0000   0.5996 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[10] (net)  33.4883   0.0000   0.5996 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_10_/D (DFFX1)   0.1001  -0.0294 @   0.5701 f
  data arrival time                                                                    0.5701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3576     0.3576
  clock reconvergence pessimism                                            -0.0019     0.3557
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.3557 r
  library hold time                                                         0.0037     0.3594
  data required time                                                                   0.3594
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3594
  data arrival time                                                                   -0.5701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3493     0.3493
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.1583   0.0000    0.3493 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0390    0.1869     0.5361 r
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2   4.7982      0.0000     0.5361 r
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.5361 r
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)   4.7982             0.0000     0.5361 r
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.5361 r
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)   4.7982           0.0000     0.5361 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0390   0.0000 &   0.5362 r
  data arrival time                                                                    0.5362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                            -0.0019     0.3523
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.3523 r
  library hold time                                                        -0.0269     0.3254
  data required time                                                                   0.3254
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3254
  data arrival time                                                                   -0.5362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3503     0.3503
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1858   0.0000    0.3503 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0356    0.1868     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   3.5406      0.0000     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5371 r
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   3.5406              0.0000     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   3.5406           0.0000     0.5371 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0356   0.0000 &   0.5372 r
  data arrival time                                                                    0.5372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3553     0.3553
  clock reconvergence pessimism                                            -0.0028     0.3525
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3525 r
  library hold time                                                        -0.0262     0.3263
  data required time                                                                   0.3263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3263
  data arrival time                                                                   -0.5372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3085     0.3085
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0658   0.0000   0.3085 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0339   0.1905     0.4990 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   4.1204     0.0000     0.4990 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4990 f
  core/be/be_calculator/wb_pkt_o[44] (net)              4.1204              0.0000     0.4990 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.4990 f
  core/be/wb_pkt[44] (net)                              4.1204              0.0000     0.4990 f
  core/be/icc_place57/INP (NBUFFX8)                               0.0339    0.0000 &   0.4990 f
  core/be/icc_place57/Z (NBUFFX8)                                 0.0403    0.0723 @   0.5714 f
  core/be/n122 (net)                            5      31.6072              0.0000     0.5714 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.5714 f
  core/be/be_checker/wb_pkt_i[44] (net)                31.6072              0.0000     0.5714 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.5714 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      31.6072              0.0000     0.5714 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.5714 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  31.6072     0.0000     0.5714 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5714 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  31.6072   0.0000     0.5714 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0292   0.0006 @   0.5719 f d 
  data arrival time                                                                    0.5719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3130     0.3130
  clock reconvergence pessimism                                            -0.0019     0.3111
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3111 r
  library hold time                                                         0.0500     0.3611
  data required time                                                                   0.3611
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3611
  data arrival time                                                                   -0.5719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3547     0.3547
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.1733   0.0000   0.3547 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0381   0.1875   0.5422 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   4.4556   0.0000   0.5422 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5422 r
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   4.4556            0.0000     0.5422 r
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.5422 r
  core/be/be_checker/dispatch_pkt_o[56] (net)           4.4556              0.0000     0.5422 r
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.5422 r
  core/be/dispatch_pkt[56] (net)                        4.4556              0.0000     0.5422 r
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.5422 r
  core/be/be_calculator/dispatch_pkt_i[56] (net)        4.4556              0.0000     0.5422 r
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.5422 r
  core/be/be_calculator/reservation_reg/data_i[56] (net)   4.4556           0.0000     0.5422 r
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0381   0.0000 &   0.5422 r
  data arrival time                                                                    0.5422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3600     0.3600
  clock reconvergence pessimism                                            -0.0019     0.3581
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.3581 r
  library hold time                                                        -0.0268     0.3313
  data required time                                                                   0.3313
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3313
  data arrival time                                                                   -0.5422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2109


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.1583   0.0000   0.3416 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0392   0.1870   0.5286 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2   4.8647   0.0000   0.5286 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5286 r
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)   4.8647            0.0000     0.5286 r
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.5286 r
  core/be/be_checker/dispatch_pkt_o[39] (net)           4.8647              0.0000     0.5286 r
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.5286 r
  core/be/dispatch_pkt[39] (net)                        4.8647              0.0000     0.5286 r
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.5286 r
  core/be/be_calculator/dispatch_pkt_i[39] (net)        4.8647              0.0000     0.5286 r
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.5286 r
  core/be/be_calculator/reservation_reg/data_i[39] (net)   4.8647           0.0000     0.5286 r
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0392   0.0000 &   0.5287 r
  data arrival time                                                                    0.5287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3465     0.3465
  clock reconvergence pessimism                                            -0.0019     0.3446
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.3446 r
  library hold time                                                        -0.0269     0.3177
  data required time                                                                   0.3177
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3177
  data arrival time                                                                   -0.5287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3641     0.3641
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.2051    0.0000     0.3641 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0352    0.1881     0.5522 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   3.4109        0.0000     0.5522 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.5522 r
  core/be/be_calculator/exc_stage_r[2] (net)            3.4109              0.0000     0.5522 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.5522 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   3.4109              0.0000     0.5522 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0352    0.0000 &   0.5522 r
  data arrival time                                                                    0.5522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  clock reconvergence pessimism                                            -0.0019     0.3676
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0264     0.3412
  data required time                                                                   0.3412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3412
  data arrival time                                                                   -0.5522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_263_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)   0.1948   0.0000   0.3658 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/Q (DFFX1)   0.0657   0.2280     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_o[180] (net)     3  18.2090     0.0000     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_o[180] (bsg_dff_width_p415_0)   0.0000     0.5938 f
  core/be/be_calculator/commit_pkt_o[2] (net)          18.2090              0.0000     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_i[263] (bsg_dff_width_p415_0)   0.0000     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_i[263] (net)  18.2090           0.0000     0.5938 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/D (DFFX1)   0.0657  -0.0034 &   0.5904 f
  data arrival time                                                                    0.5904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  clock reconvergence pessimism                                            -0.0019     0.3684
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/CLK (DFFX1)          0.0000     0.3684 r
  library hold time                                                         0.0110     0.3794
  data required time                                                                   0.3794
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3794
  data arrival time                                                                   -0.5904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3546     0.3546
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.1733   0.0000   0.3546 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0383   0.1876   0.5422 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2   4.5472   0.0000   0.5422 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5422 r
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)   4.5472            0.0000     0.5422 r
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.5422 r
  core/be/be_checker/dispatch_pkt_o[46] (net)           4.5472              0.0000     0.5422 r
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.5422 r
  core/be/dispatch_pkt[46] (net)                        4.5472              0.0000     0.5422 r
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.5422 r
  core/be/be_calculator/dispatch_pkt_i[46] (net)        4.5472              0.0000     0.5422 r
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.5422 r
  core/be/be_calculator/reservation_reg/data_i[46] (net)   4.5472           0.0000     0.5422 r
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0383   0.0000 &   0.5422 r
  data arrival time                                                                    0.5422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3598     0.3598
  clock reconvergence pessimism                                            -0.0019     0.3579
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.3579 r
  library hold time                                                        -0.0268     0.3311
  data required time                                                                   0.3311
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3311
  data arrival time                                                                   -0.5422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2112


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_310_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3312     0.3312
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.1507   0.0000   0.3312 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0626   0.2224     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (net)     4  16.8388     0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (bsg_dff_width_p415_0)   0.0000     0.5536 f
  core/be/be_calculator/commit_pkt_o[88] (net)         16.8388              0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (bsg_dff_width_p415_0)   0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (net)  16.8388           0.0000     0.5536 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/D (DFFX1)   0.0626   0.0000 &   0.5536 f
  data arrival time                                                                    0.5536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3361     0.3361
  clock reconvergence pessimism                                            -0.0019     0.3342
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/CLK (DFFX1)          0.0000     0.3342 r
  library hold time                                                         0.0082     0.3424
  data required time                                                                   0.3424
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3424
  data arrival time                                                                   -0.5536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2112


1
