Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Fri Nov 17 16:21:27 2017
| Host             : egk-pc running 64-bit major release  (build 9200)
| Command          : report_power -file DemoInterconnect_wrapper_power_routed.rpt -pb DemoInterconnect_wrapper_power_summary_routed.pb -rpx DemoInterconnect_wrapper_power_routed.rpx
| Design           : DemoInterconnect_wrapper
| Device           : xc7a15tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.342        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.269        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.017 |       13 |       --- |             --- |
| Slice Logic              |     0.004 |    10357 |       --- |             --- |
|   LUT as Logic           |     0.003 |     3004 |     10400 |           28.88 |
|   Register               |    <0.001 |     5790 |     20800 |           27.84 |
|   CARRY4                 |    <0.001 |       71 |      8150 |            0.87 |
|   LUT as Distributed RAM |    <0.001 |      244 |      9600 |            2.54 |
|   F7/F8 Muxes            |    <0.001 |       32 |     32600 |            0.10 |
|   LUT as Shift Register  |    <0.001 |      133 |      9600 |            1.39 |
|   Others                 |     0.000 |      434 |       --- |             --- |
| Signals                  |     0.005 |     8134 |       --- |             --- |
| Block RAM                |     0.002 |        7 |        25 |           28.00 |
| MMCM                     |     0.226 |        2 |         5 |           40.00 |
| I/O                      |     0.015 |       25 |       106 |           23.58 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.342 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.038 |       0.028 |      0.010 |
| Vccaux    |       1.800 |     0.139 |       0.126 |      0.013 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                  | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------+
| USE_DIVIDER.clkfbout                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.clkfbout                    |            13.9 |
| USE_DIVIDER.dclk_mmcm                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm                   |            13.9 |
| aclk_DemoInterconnect_clk_wiz_0_0                                                          | DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0     |            13.9 |
| clkfbout_DemoInterconnect_clk_wiz_0_0                                                      | DemoInterconnect_i/clk_wiz_0/inst/clkfbout_DemoInterconnect_clk_wiz_0_0 |            83.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs    |            33.0 |
| sys_clk                                                                                    | sys_clk                                                                 |            83.3 |
| uart_DemoInterconnect_clk_wiz_0_0                                                          | DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0     |            83.3 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| DemoInterconnect_wrapper                                                           |     0.269 |
|   DemoInterconnect_i                                                               |     0.129 |
|     axi_spi_master_0                                                               |    <0.001 |
|       U0                                                                           |    <0.001 |
|         axi_spi_master_v1_0_S00_AXI_inst                                           |    <0.001 |
|           byte2word_inst                                                           |    <0.001 |
|           spi_master_inst                                                          |    <0.001 |
|           word2byte_inst                                                           |    <0.001 |
|     axi_spi_master_1                                                               |    <0.001 |
|       U0                                                                           |    <0.001 |
|         axi_spi_master_v1_0_S00_AXI_inst                                           |    <0.001 |
|           byte2word_inst                                                           |    <0.001 |
|           spi_master_inst                                                          |    <0.001 |
|           word2byte_inst                                                           |    <0.001 |
|     axi_spi_master_2                                                               |    <0.001 |
|       U0                                                                           |    <0.001 |
|         axi_spi_master_v1_0_S00_AXI_inst                                           |    <0.001 |
|           byte2word_inst                                                           |    <0.001 |
|           spi_master_inst                                                          |    <0.001 |
|           word2byte_inst                                                           |    <0.001 |
|     axi_spi_master_3                                                               |    <0.001 |
|       U0                                                                           |    <0.001 |
|         axi_spi_master_v1_0_S00_AXI_inst                                           |    <0.001 |
|           byte2word_inst                                                           |    <0.001 |
|           spi_master_inst                                                          |    <0.001 |
|           word2byte_inst                                                           |    <0.001 |
|     clk_wiz_0                                                                      |     0.105 |
|       inst                                                                         |     0.105 |
|     ila_0                                                                          |     0.005 |
|       U0                                                                           |     0.005 |
|         ila_core_inst                                                              |     0.005 |
|           ila_trace_memory_inst                                                    |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                               |    <0.001 |
|               inst_blk_mem_gen                                                     |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                   valid.cstr                                                       |    <0.001 |
|                     has_mux_b.B                                                    |    <0.001 |
|                     ramloop[0].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[1].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[2].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[3].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|                     ramloop[4].ram.r                                               |    <0.001 |
|                       prim_noinit.ram                                              |    <0.001 |
|           u_ila_cap_ctrl                                                           |    <0.001 |
|             U_CDONE                                                                |    <0.001 |
|             U_NS0                                                                  |    <0.001 |
|             U_NS1                                                                  |    <0.001 |
|             u_cap_addrgen                                                          |    <0.001 |
|               U_CMPRESET                                                           |    <0.001 |
|               u_cap_sample_counter                                                 |    <0.001 |
|                 U_SCE                                                              |    <0.001 |
|                 U_SCMPCE                                                           |    <0.001 |
|                 U_SCRST                                                            |    <0.001 |
|                 u_scnt_cmp                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|               u_cap_window_counter                                                 |    <0.001 |
|                 U_WCE                                                              |    <0.001 |
|                 U_WHCMPCE                                                          |    <0.001 |
|                 U_WLCMPCE                                                          |    <0.001 |
|                 u_wcnt_hcmp                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 u_wcnt_lcmp                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|           u_ila_regs                                                               |     0.003 |
|             MU_SRL[0].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                   |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                   |    <0.001 |
|             STRG_QUAL.qual_strg_srl_reg                                            |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                   |    <0.001 |
|             U_XSDB_SLAVE                                                           |    <0.001 |
|             reg_15                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_16                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_17                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_18                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_19                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_1a                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_6                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_7                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_8                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_80                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_81                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_82                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_83                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_84                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_85                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_887                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_88d                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_890                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_9                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|             reg_srl_fff                                                            |    <0.001 |
|             reg_stream_ffd                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|             reg_stream_ffe                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           u_ila_reset_ctrl                                                         |    <0.001 |
|             arm_detection_inst                                                     |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                             |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                            |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                            |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                           |    <0.001 |
|             halt_detection_inst                                                    |    <0.001 |
|           u_trig                                                                   |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             STRG_QUAL.U_STRG_QUAL                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             U_TM                                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|           xsdb_memory_read_inst                                                    |    <0.001 |
|     interconnect                                                                   |     0.004 |
|       s02_couplers                                                                 |     0.003 |
|         auto_pc                                                                    |     0.003 |
|           inst                                                                     |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.003 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |    <0.001 |
|                 gen_simple_ar.ar_pipe                                              |    <0.001 |
|                 gen_simple_aw.aw_pipe                                              |    <0.001 |
|                 gen_simple_b.b_pipe                                                |    <0.001 |
|                 gen_simple_r.r_pipe                                                |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       xbar                                                                         |     0.001 |
|         inst                                                                       |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                 |     0.001 |
|             addr_arbiter_inst                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             reg_slice_r                                                            |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     internoc_ni_axi_master_0                                                       |     0.002 |
|       U0                                                                           |     0.002 |
|         internoc_interface_type_map_inst                                           |    <0.001 |
|         internoc_ni_axi_master_v1_0_M00_AXI_inst                                   |    <0.001 |
|     internoc_ni_axi_master_1                                                       |     0.002 |
|       U0                                                                           |     0.002 |
|         internoc_interface_type_map_inst                                           |    <0.001 |
|         internoc_ni_axi_master_v1_0_M00_AXI_inst                                   |    <0.001 |
|     jtag_axi_0                                                                     |     0.007 |
|       U0                                                                           |     0.007 |
|         axi_bridge_u                                                               |    <0.001 |
|           read_axi_full_u                                                          |    <0.001 |
|           write_axi_full_u                                                         |    <0.001 |
|         jtag_axi_engine_u                                                          |     0.007 |
|           U_XSDB_SLAVE                                                             |    <0.001 |
|           cmd_decode_rd_channel                                                    |    <0.001 |
|           cmd_decode_wr_channel                                                    |    <0.001 |
|           rd_cmd_fifo_i                                                            |    <0.001 |
|             inst_fifo_gen                                                          |    <0.001 |
|               gconvfifo.rf                                                         |    <0.001 |
|                 grf.rf                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     rd_pntr_cdc_inst                                               |    <0.001 |
|                     wr_pntr_cdc_inst                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                              |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                       inst_blk_mem_gen                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                           valid.cstr                                               |    <0.001 |
|                             ramloop[0].ram.r                                       |    <0.001 |
|                               prim_noinit.ram                                      |    <0.001 |
|           rx_fifo_i                                                                |    <0.001 |
|             inst_fifo_gen                                                          |    <0.001 |
|               gconvfifo.rf                                                         |    <0.001 |
|                 grf.rf                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     rd_pntr_cdc_inst                                               |    <0.001 |
|                     wr_pntr_cdc_inst                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                              |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                       inst_blk_mem_gen                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                           valid.cstr                                               |    <0.001 |
|                             ramloop[0].ram.r                                       |    <0.001 |
|                               prim_noinit.ram                                      |    <0.001 |
|           tx_fifo_i                                                                |     0.001 |
|             inst_fifo_gen                                                          |     0.001 |
|               gconvfifo.rf                                                         |     0.001 |
|                 grf.rf                                                             |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     rd_pntr_cdc_inst                                               |    <0.001 |
|                     wr_pntr_cdc_inst                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                              |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gdm.dm_gen.dm                                                  |    <0.001 |
|                       RAM_reg_0_63_0_2                                             |    <0.001 |
|                       RAM_reg_0_63_12_14                                           |    <0.001 |
|                       RAM_reg_0_63_15_17                                           |    <0.001 |
|                       RAM_reg_0_63_18_20                                           |    <0.001 |
|                       RAM_reg_0_63_21_23                                           |    <0.001 |
|                       RAM_reg_0_63_24_26                                           |    <0.001 |
|                       RAM_reg_0_63_27_29                                           |    <0.001 |
|                       RAM_reg_0_63_30_30                                           |    <0.001 |
|                       RAM_reg_0_63_31_31                                           |    <0.001 |
|                       RAM_reg_0_63_3_5                                             |    <0.001 |
|                       RAM_reg_0_63_6_8                                             |    <0.001 |
|                       RAM_reg_0_63_9_11                                            |    <0.001 |
|                       RAM_reg_128_191_0_2                                          |    <0.001 |
|                       RAM_reg_128_191_12_14                                        |    <0.001 |
|                       RAM_reg_128_191_15_17                                        |    <0.001 |
|                       RAM_reg_128_191_18_20                                        |    <0.001 |
|                       RAM_reg_128_191_21_23                                        |    <0.001 |
|                       RAM_reg_128_191_24_26                                        |    <0.001 |
|                       RAM_reg_128_191_27_29                                        |    <0.001 |
|                       RAM_reg_128_191_30_30                                        |    <0.001 |
|                       RAM_reg_128_191_31_31                                        |    <0.001 |
|                       RAM_reg_128_191_3_5                                          |    <0.001 |
|                       RAM_reg_128_191_6_8                                          |    <0.001 |
|                       RAM_reg_128_191_9_11                                         |    <0.001 |
|                       RAM_reg_192_255_0_2                                          |    <0.001 |
|                       RAM_reg_192_255_12_14                                        |    <0.001 |
|                       RAM_reg_192_255_15_17                                        |    <0.001 |
|                       RAM_reg_192_255_18_20                                        |    <0.001 |
|                       RAM_reg_192_255_21_23                                        |    <0.001 |
|                       RAM_reg_192_255_24_26                                        |    <0.001 |
|                       RAM_reg_192_255_27_29                                        |    <0.001 |
|                       RAM_reg_192_255_30_30                                        |    <0.001 |
|                       RAM_reg_192_255_31_31                                        |    <0.001 |
|                       RAM_reg_192_255_3_5                                          |    <0.001 |
|                       RAM_reg_192_255_6_8                                          |    <0.001 |
|                       RAM_reg_192_255_9_11                                         |    <0.001 |
|                       RAM_reg_64_127_0_2                                           |    <0.001 |
|                       RAM_reg_64_127_12_14                                         |    <0.001 |
|                       RAM_reg_64_127_15_17                                         |    <0.001 |
|                       RAM_reg_64_127_18_20                                         |    <0.001 |
|                       RAM_reg_64_127_21_23                                         |    <0.001 |
|                       RAM_reg_64_127_24_26                                         |    <0.001 |
|                       RAM_reg_64_127_27_29                                         |    <0.001 |
|                       RAM_reg_64_127_30_30                                         |    <0.001 |
|                       RAM_reg_64_127_31_31                                         |    <0.001 |
|                       RAM_reg_64_127_3_5                                           |    <0.001 |
|                       RAM_reg_64_127_6_8                                           |    <0.001 |
|                       RAM_reg_64_127_9_11                                          |    <0.001 |
|           u_xsdb_fifo_interface                                                    |     0.001 |
|             rxfifo2xsdb_i                                                          |    <0.001 |
|             xsdb2read_cmdfifo                                                      |    <0.001 |
|             xsdb2txfifo_i                                                          |    <0.001 |
|             xsdb2write_cmdfifo                                                     |    <0.001 |
|           wr_cmd_fifo_i                                                            |    <0.001 |
|             inst_fifo_gen                                                          |    <0.001 |
|               gconvfifo.rf                                                         |    <0.001 |
|                 grf.rf                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     rd_pntr_cdc_inst                                               |    <0.001 |
|                     wr_pntr_cdc_inst                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                              |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                       inst_blk_mem_gen                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                           valid.cstr                                               |    <0.001 |
|                             ramloop[0].ram.r                                       |    <0.001 |
|                               prim_noinit.ram                                      |    <0.001 |
|     master_comm_mutex                                                              |     0.001 |
|       U0                                                                           |     0.001 |
|         SingleAccess                                                               |    <0.001 |
|           Using_HW_Protection.Protected_Mutex_Inst                                 |    <0.001 |
|             Mutex_Store                                                            |    <0.001 |
|               Use_Multi_Ch_Reg.RAM_Storage                                         |    <0.001 |
|                 RAM_reg_0_15_0_0                                                   |    <0.001 |
|                 RAM_reg_0_15_10_10                                                 |    <0.001 |
|                 RAM_reg_0_15_11_11                                                 |    <0.001 |
|                 RAM_reg_0_15_1_1                                                   |    <0.001 |
|                 RAM_reg_0_15_2_2                                                   |    <0.001 |
|                 RAM_reg_0_15_3_3                                                   |    <0.001 |
|                 RAM_reg_0_15_4_4                                                   |    <0.001 |
|                 RAM_reg_0_15_5_5                                                   |    <0.001 |
|                 RAM_reg_0_15_6_6                                                   |    <0.001 |
|                 RAM_reg_0_15_7_7                                                   |    <0.001 |
|                 RAM_reg_0_15_8_8                                                   |    <0.001 |
|                 RAM_reg_0_15_9_9                                                   |    <0.001 |
|           Using_User_Reg.User_Reg_Inst                                             |    <0.001 |
|             Use_Multi_Ch_Reg.RAM_Storage                                           |    <0.001 |
|               RAM_reg_0_15_0_0                                                     |    <0.001 |
|               RAM_reg_0_15_10_10                                                   |    <0.001 |
|               RAM_reg_0_15_11_11                                                   |    <0.001 |
|               RAM_reg_0_15_12_12                                                   |    <0.001 |
|               RAM_reg_0_15_13_13                                                   |    <0.001 |
|               RAM_reg_0_15_14_14                                                   |    <0.001 |
|               RAM_reg_0_15_15_15                                                   |    <0.001 |
|               RAM_reg_0_15_16_16                                                   |    <0.001 |
|               RAM_reg_0_15_17_17                                                   |    <0.001 |
|               RAM_reg_0_15_18_18                                                   |    <0.001 |
|               RAM_reg_0_15_19_19                                                   |    <0.001 |
|               RAM_reg_0_15_1_1                                                     |    <0.001 |
|               RAM_reg_0_15_20_20                                                   |    <0.001 |
|               RAM_reg_0_15_21_21                                                   |    <0.001 |
|               RAM_reg_0_15_22_22                                                   |    <0.001 |
|               RAM_reg_0_15_23_23                                                   |    <0.001 |
|               RAM_reg_0_15_24_24                                                   |    <0.001 |
|               RAM_reg_0_15_25_25                                                   |    <0.001 |
|               RAM_reg_0_15_26_26                                                   |    <0.001 |
|               RAM_reg_0_15_27_27                                                   |    <0.001 |
|               RAM_reg_0_15_28_28                                                   |    <0.001 |
|               RAM_reg_0_15_29_29                                                   |    <0.001 |
|               RAM_reg_0_15_2_2                                                     |    <0.001 |
|               RAM_reg_0_15_30_30                                                   |    <0.001 |
|               RAM_reg_0_15_31_31                                                   |    <0.001 |
|               RAM_reg_0_15_3_3                                                     |    <0.001 |
|               RAM_reg_0_15_4_4                                                     |    <0.001 |
|               RAM_reg_0_15_5_5                                                     |    <0.001 |
|               RAM_reg_0_15_6_6                                                     |    <0.001 |
|               RAM_reg_0_15_7_7                                                     |    <0.001 |
|               RAM_reg_0_15_8_8                                                     |    <0.001 |
|               RAM_reg_0_15_9_9                                                     |    <0.001 |
|         Using_AXI_0.AXI_If_0                                                       |    <0.001 |
|         Using_AXI_1.AXI_If_1                                                       |    <0.001 |
|         Using_AXI_2.AXI_If_2                                                       |    <0.001 |
|     uart_transceiver_0                                                             |    <0.001 |
|       U0                                                                           |    <0.001 |
|         uart_rx_inst                                                               |    <0.001 |
|         uart_tx_inst                                                               |    <0.001 |
|     uart_transceiver_1                                                             |    <0.001 |
|       U0                                                                           |    <0.001 |
|         uart_rx_inst                                                               |    <0.001 |
|         uart_tx_inst                                                               |    <0.001 |
|   dbg_hub                                                                          |     0.125 |
|     inst                                                                           |     0.125 |
|       BSCANID.u_xsdbm_id                                                           |     0.125 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.002 |
|           U_ICON_INTERFACE                                                         |     0.001 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


