
*** Running vivado
    with args -log mandelbrot_pinout.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mandelbrot_pinout.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mandelbrot_pinout.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Petr/Xilinx/Mandelbrot'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Petr/Xilinx/Mandelbrot' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.cache/ip 
Command: synth_design -top mandelbrot_pinout -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10008
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mandelbrot_pinout' [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:62]
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
	Parameter C_GPIO_SIZE bound to: 8 - type: integer 
	Parameter C_AXI4_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_AXI4_ADDR_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hdmi' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/hdmi.vhd:64]
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000000110010000000000010010110000000000000101000000000000101100000000000000000010000000000010111000000001000000000000000000001000000010000100000000000100111010000000000000000000000000000000000 
	Parameter C_RESOLUTION bound to: 800x600 - type: string 
INFO: [Synth 8-113] binding component instance 'BUFGClkSysToClkVgaHdmixI' to cell 'BUFG' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/hdmi.vhd:249]
INFO: [Synth 8-3491] module 'clk_vga_hdmi_800x600' declared at 'C:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-7388-PetrBigPC/realtime/clk_vga_hdmi_800x600_stub.vhdl:5' bound to instance 'ClkVgaHdmi800x600xI' of component 'clk_vga_hdmi_800x600' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/hdmi.vhd:266]
INFO: [Synth 8-638] synthesizing module 'clk_vga_hdmi_800x600' [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-7388-PetrBigPC/realtime/clk_vga_hdmi_800x600_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/vga.vhd:49]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000000110010000000000010010110000000000000101000000000000101100000000000000000010000000000010111000000001000000000000000000001000000010000100000000000100111010000000000000000000000000000000000 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vga_stripes' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/vga_stripes.vhd:47]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000000110010000000000010010110000000000000101000000000000101100000000000000000010000000000010111000000001000000000000000000001000000010000100000000000100111010000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'vga_stripes' (1#1) [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/vga_stripes.vhd:47]
INFO: [Synth 8-638] synthesizing module 'vga_controler' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/vga_controler.vhd:47]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000000110010000000000010010110000000000000101000000000000101100000000000000000010000000000010111000000001000000000000000000001000000010000100000000000100111010000000000000000000000000000000000 
	Parameter C_HDMI_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_controler' (2#1) [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/vga_controler.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'vga' (3#1) [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/vga.vhd:49]
INFO: [Synth 8-638] synthesizing module 'vga_to_hdmi' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:48]
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:44]
	Parameter C_TMDS_DATA_SIZE bound to: 8 - type: integer 
	Parameter C_TMDS_ENCODED_DATA_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (4#1) [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/tmds_encoder.vhd:44]
INFO: [Synth 8-638] synthesizing module 'serializer_10_to_1' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:46]
	Parameter C_TMDS_ENCODED_DATA_SIZE bound to: 10 - type: integer 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'MasterOSERDESE2xI' to cell 'OSERDESE2' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:65]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SlaveOSERDESE2xI' to cell 'OSERDESE2' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'serializer_10_to_1' (5#1) [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd:46]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh0xI' to cell 'OBUFDS' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:214]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh1xI' to cell 'OBUFDS' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:223]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh2xI' to cell 'OBUFDS' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:232]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxClkxI' to cell 'OBUFDS' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'vga_to_hdmi' (6#1) [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'hdmi' (7#1) [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/hdmi/src/hdl/hdmi.vhd:64]
INFO: [Synth 8-3491] module 'bram_video_memory_wauto_dauto_rdclk1_wrclk1' declared at 'C:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-7388-PetrBigPC/realtime/bram_video_memory_wauto_dauto_rdclk1_wrclk1_stub.vhdl:5' bound to instance 'BramVideoMemoryxI' of component 'bram_video_memory_wauto_dauto_rdclk1_wrclk1' [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:411]
INFO: [Synth 8-638] synthesizing module 'bram_video_memory_wauto_dauto_rdclk1_wrclk1' [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-7388-PetrBigPC/realtime/bram_video_memory_wauto_dauto_rdclk1_wrclk1_stub.vhdl:21]
INFO: [Synth 8-113] binding component instance 'BUFGClkSysToClkMandelxI' to cell 'BUFG' [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:449]
INFO: [Synth 8-3491] module 'clk_mandelbrot' declared at 'C:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-7388-PetrBigPC/realtime/clk_mandelbrot_stub.vhdl:5' bound to instance 'ClkMandelbrotxI' of component 'clk_mandelbrot' [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:454]
INFO: [Synth 8-638] synthesizing module 'clk_mandelbrot' [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/.Xil/Vivado-7388-PetrBigPC/realtime/clk_mandelbrot_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'image_generator' [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/image_generator/src/hdl/image_generator.vhd:49]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000000110010000000000010010110000000000000101000000000000101100000000000000000010000000000010111000000001000000000000000000001000000010000100000000000100111010000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'mandelbrot_calculator' [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/imports/hw/mandelbrot_calculator.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'mandelbrot_calculator' (8#1) [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/imports/hw/mandelbrot_calculator.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'image_generator' (9#1) [C:/Users/Petr/Xilinx/Mandelbrot 2/ips/hw/image_generator/src/hdl/image_generator.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'mandelbrot_pinout' (10#1) [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 999.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_800x600/clk_vga_hdmi_800x600/clk_vga_hdmi_800x600_in_context.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI'
Finished Parsing XDC File [c:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_800x600/clk_vga_hdmi_800x600/clk_vga_hdmi_800x600_in_context.xdc] for cell 'VgaHdmiCDxB.HdmixI/ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI'
Parsing XDC File [c:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/bram_video_memory_wauto_dauto_rdclk1_wrclk1/bram_video_memory_wauto_dauto_rdclk1_wrclk1/bram_video_memory_wauto_dauto_rdclk1_wrclk1_in_context.xdc] for cell 'VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI'
Finished Parsing XDC File [c:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/bram_video_memory_wauto_dauto_rdclk1_wrclk1/bram_video_memory_wauto_dauto_rdclk1_wrclk1/bram_video_memory_wauto_dauto_rdclk1_wrclk1_in_context.xdc] for cell 'VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI'
Parsing XDC File [c:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot/clk_mandelbrot_in_context.xdc] for cell 'FpgaUserCDxB.ClkMandelbrotxI'
Finished Parsing XDC File [c:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_mandelbrot/clk_mandelbrot/clk_mandelbrot_in_context.xdc] for cell 'FpgaUserCDxB.ClkMandelbrotxI'
Parsing XDC File [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]
Finished Parsing XDC File [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Petr/Xilinx/Mandelbrot 2/designs/hw/mandelbrot_pinout/src/constrs/mandelbrot_pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mandelbrot_pinout_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mandelbrot_pinout_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1046.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1046.758 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1048.895 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1048.895 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for \VgaHdmiCDxB.HdmixI /\ClkVgaHdmi800x600xG.ClkVgaHdmi800x600xI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \VgaHdmiToFpgaUserCDCxB.BramVideoMemoryxI . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \FpgaUserCDxB.ClkMandelbrotxI . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1048.895 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1048.895 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 3     
	   9 Input    4 Bit       Adders := 3     
	   4 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   6 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 50    
	   5 Input   10 Bit        Muxes := 6     
	   4 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 11    
	   2 Input    4 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP MandelbrotCalculatorxI/ARG, operation Mode is: A2*B2.
DSP Report: register MandelbrotCalculatorxI/mandelbrot_calculator_z_real_reg_reg is absorbed into DSP MandelbrotCalculatorxI/ARG.
DSP Report: register MandelbrotCalculatorxI/mandelbrot_calculator_z_real_reg_reg is absorbed into DSP MandelbrotCalculatorxI/ARG.
DSP Report: operator MandelbrotCalculatorxI/ARG is absorbed into DSP MandelbrotCalculatorxI/ARG.
DSP Report: Generating DSP MandelbrotCalculatorxI/z_imaginary_reg_temp0, operation Mode is: C'+A2*B2.
DSP Report: register MandelbrotCalculatorxI/mandelbrot_calculator_z_imaginary_reg_reg is absorbed into DSP MandelbrotCalculatorxI/z_imaginary_reg_temp0.
DSP Report: register MandelbrotCalculatorxI/z_imaginary_reg_temp0 is absorbed into DSP MandelbrotCalculatorxI/z_imaginary_reg_temp0.
DSP Report: register MandelbrotCalculatorxI/z_imaginary_reg_temp0 is absorbed into DSP MandelbrotCalculatorxI/z_imaginary_reg_temp0.
DSP Report: operator MandelbrotCalculatorxI/z_imaginary_reg_temp0 is absorbed into DSP MandelbrotCalculatorxI/z_imaginary_reg_temp0.
DSP Report: operator MandelbrotCalculatorxI/ARG is absorbed into DSP MandelbrotCalculatorxI/z_imaginary_reg_temp0.
DSP Report: Generating DSP MandelbrotCalculatorxI/ARG, operation Mode is: C-A2*B2.
DSP Report: register MandelbrotCalculatorxI/mandelbrot_calculator_z_imaginary_reg_reg is absorbed into DSP MandelbrotCalculatorxI/ARG.
DSP Report: register MandelbrotCalculatorxI/mandelbrot_calculator_z_imaginary_reg_reg is absorbed into DSP MandelbrotCalculatorxI/ARG.
DSP Report: operator MandelbrotCalculatorxI/ARG is absorbed into DSP MandelbrotCalculatorxI/ARG.
DSP Report: operator MandelbrotCalculatorxI/ARG is absorbed into DSP MandelbrotCalculatorxI/ARG.
DSP Report: Generating DSP MandelbrotCalculatorxI/ARG, operation Mode is: A*B.
DSP Report: operator MandelbrotCalculatorxI/ARG is absorbed into DSP MandelbrotCalculatorxI/ARG.
DSP Report: Generating DSP MandelbrotCalculatorxI/mandelbrot_calculator_r_reg0, operation Mode is: C+A*B.
DSP Report: operator MandelbrotCalculatorxI/mandelbrot_calculator_r_reg0 is absorbed into DSP MandelbrotCalculatorxI/mandelbrot_calculator_r_reg0.
DSP Report: operator MandelbrotCalculatorxI/ARG is absorbed into DSP MandelbrotCalculatorxI/mandelbrot_calculator_r_reg0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1048.895 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mandelbrot_calculator | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mandelbrot_calculator | C'+A2*B2    | 18     | 16     | 26     | -      | 28     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|mandelbrot_calculator | C-A2*B2     | 16     | 16     | 28     | -      | 28     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|mandelbrot_calculator | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mandelbrot_calculator | C+A*B       | 16     | 16     | 30     | -      | 30     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1048.895 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1048.895 ; gain = 49.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1049.879 ; gain = 50.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1049.879 ; gain = 50.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1049.879 ; gain = 50.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1049.879 ; gain = 50.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1049.879 ; gain = 50.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1049.879 ; gain = 50.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1049.879 ; gain = 50.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------+----------+
|      |BlackBox name                               |Instances |
+------+--------------------------------------------+----------+
|1     |bram_video_memory_wauto_dauto_rdclk1_wrclk1 |         1|
|2     |clk_mandelbrot                              |         1|
|3     |clk_vga_hdmi_800x600                        |         1|
+------+--------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------------+------+
|      |Cell                                             |Count |
+------+-------------------------------------------------+------+
|1     |bram_video_memory_wauto_dauto_rdclk1_wrclk1_bbox |     1|
|2     |clk_mandelbrot_bbox                              |     1|
|3     |clk_vga_hdmi_800x600_bbox                        |     1|
|4     |BUFG                                             |     2|
|5     |CARRY4                                           |    42|
|6     |LUT1                                             |    17|
|7     |LUT2                                             |   204|
|8     |LUT3                                             |    12|
|9     |LUT4                                             |    15|
|10    |LUT5                                             |    24|
|11    |LUT6                                             |    57|
|12    |OSERDESE2                                        |     8|
|14    |FDCE                                             |    69|
|15    |FDRE                                             |    31|
|16    |IBUF                                             |     2|
|17    |OBUF                                             |     1|
|18    |OBUFDS                                           |     4|
|19    |OBUFT                                            |     8|
+------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1049.879 ; gain = 50.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1049.879 ; gain = 0.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1049.879 ; gain = 50.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1049.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1066.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1066.059 ; gain = 66.672
INFO: [Common 17-1381] The checkpoint 'C:/Users/Petr/Xilinx/Mandelbrot 2/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.runs/synth_1/mandelbrot_pinout.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mandelbrot_pinout_utilization_synth.rpt -pb mandelbrot_pinout_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 15 16:31:51 2021...
