<dec f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='97' type='unsigned int'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='370' u='r' c='_ZNK4llvm14MachineOperand10isImplicitEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='485' u='w' c='_ZN4llvm14MachineOperand11setImplicitEb'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='770' u='w' c='_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb'/>
<offset>25</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='94'>/// IsImp - True if this is an implicit def or use, false if it is explicit.
  /// This is only valid on register opderands.
  ///</doc>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='252' u='w' c='_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb'/>
