module two_bit_counter(
								input clock,
								output [1:0]Q);
								
	reg [1:0] temp=0;
	
	always@(posedge clk)
	begin
	tep=temp+1;
	end 
	assign Q= temp;



endmodule