$date
	Sat Oct 22 23:31:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#582987
b1001 !
1"
#582990
b1001 &
b1001 %
1$
#582991
0"
#582994
b11100 &
b11100 %
#582998
b1110 &
b1110 %
#583002
b111 &
b111 %
#583006
b10110 &
b10110 %
#583010
b1011 &
b1011 %
#583014
b100010 &
b100010 %
#583018
b10001 &
b10001 %
#583022
b110100 &
b110100 %
#583026
b11010 &
b11010 %
#583030
b1101 &
b1101 %
#583034
b101000 &
b101000 %
#583038
b10100 &
b10100 %
#583042
b1010 &
b1010 %
#583046
b101 &
b101 %
#583050
b10000 &
b10000 %
#583054
b1000 &
b1000 %
#583058
b100 &
b100 %
#583062
b10 &
b10 %
#583066
b1 &
b1 %
1#
#583070
b0 &
0#
b0 %
0$
#1583976
b1010 !
1"
#1583978
b1010 &
b1010 %
1$
#1583979
0"
#1583982
b101 &
b101 %
#1583986
b10000 &
b10000 %
#1583990
b1000 &
b1000 %
#1583994
b100 &
b100 %
#1583998
b10 &
b10 %
#1584002
b1 &
b1 %
1#
#1584006
b0 &
0#
b0 %
0$
#2582871
b11010 !
1"
#2582874
b11010 &
b11010 %
1$
#2582875
0"
#2582878
b1101 &
b1101 %
#2582882
b101000 &
b101000 %
#2582886
b10100 &
b10100 %
#2582890
b1010 &
b1010 %
#2582894
b101 &
b101 %
#2582898
b10000 &
b10000 %
#2582902
b1000 &
b1000 %
#2582906
b100 &
b100 %
#2582910
b10 &
b10 %
#2582914
b1 &
b1 %
1#
#2582918
b0 &
0#
b0 %
0$
#4500012
