INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHA_project/SHA_project.srcs/sources_1/imports/B128/RegisterFDRE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFDRE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHA_project/SHA_project.srcs/sources_1/new/SHA_mod_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SHA_MOD_ADDER'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHA_project/SHA_project.srcs/sources_1/new/SHA_settings.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHA_project/SHA_project.srcs/sources_1/new/counter_inc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER_INC'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHA_project/SHA_project.srcs/sources_1/new/counter_inc_init_barrel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COUNTER_INC_INIT_BARREL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHA_project/SHA_project.srcs/sources_1/new/sha384_retiming_var_size.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SHA384_RETIMING_VAR_SIZE'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/SHA_project/SHA_project.srcs/sim_1/new/sha384_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha384_tb'
