Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:13:44 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_b/post_route_timing.rpt
| Design       : generic_fifo_sc_b
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
rp_reg[0]/C                    empty_r_reg/D                  7.896         
rp_reg[0]/C                    gb_reg/D                       8.187         
rp_reg[0]/C                    gb2_reg/D                      8.192         
rp_reg[0]/C                    ram1/ram_reg/ADDRARDADDR[5]    8.363         
rp_reg[0]/C                    full_r_reg/D                   8.370         
wp_reg[0]/C                    wp_reg[1]/D                    8.398         
wp_reg[0]/C                    ram1/ram_reg/ADDRBWRADDR[5]    8.574         
rp_reg[0]/C                    rp_reg[1]/D                    8.740         
cnt_reg[0]/C                   cnt_reg[0]/D                   8.919         
cnt_reg[0]/C                   cnt_reg[1]/D                   8.922         
cnt_reg[0]/C                   cnt_reg[2]/D                   8.950         
wp_reg[0]/C                    wp_reg[0]/D                    9.002         
rp_reg[0]/C                    rp_reg[0]/D                    9.114         



