--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml OEXP01_MUX.twx OEXP01_MUX.ncd -o OEXP01_MUX.twr
OEXP01_MUX.pcf -ucf Exp02.ucf

Design file:              OEXP01_MUX.ncd
Physical constraint file: OEXP01_MUX.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6766 paths analyzed, 1015 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.622ns.
--------------------------------------------------------------------------------

Paths for end point u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X4Y10.DIADI28), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u8/clkdiv_26 (FF)
  Destination:          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.265ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (1.254 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u8/clkdiv_26 to u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y50.CQ         Tcko                  0.308   u8/clkdiv<27>
                                                          u8/clkdiv_26
    SLICE_X76Y54.B2         net (fanout=30)       1.749   u8/clkdiv<26>
    SLICE_X76Y54.BMUX       Tilo                  0.187   XLXN_53<29>
                                                          u2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5711_SW0
    RAMB36_X4Y10.DIADI28    net (fanout=2)        0.397   XLXN_53<28>
    RAMB36_X4Y10.CLKARDCLKL Trdck_DIA             0.624   u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.265ns (1.119ns logic, 2.146ns route)
                                                          (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u8/clkdiv_27 (FF)
  Destination:          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.166ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (1.254 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u8/clkdiv_27 to u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y50.DQ         Tcko                  0.308   u8/clkdiv<27>
                                                          u8/clkdiv_27
    SLICE_X76Y54.B4         net (fanout=30)       1.650   u8/clkdiv<27>
    SLICE_X76Y54.BMUX       Tilo                  0.187   XLXN_53<29>
                                                          u2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5711_SW0
    RAMB36_X4Y10.DIADI28    net (fanout=2)        0.397   XLXN_53<28>
    RAMB36_X4Y10.CLKARDCLKL Trdck_DIA             0.624   u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.166ns (1.119ns logic, 2.047ns route)
                                                          (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u8/clkdiv_25 (FF)
  Destination:          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.053ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (1.254 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u8/clkdiv_25 to u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y50.BQ         Tcko                  0.308   u8/clkdiv<27>
                                                          u8/clkdiv_25
    SLICE_X76Y54.B5         net (fanout=35)       1.543   u8/clkdiv<25>
    SLICE_X76Y54.BMUX       Tilo                  0.181   XLXN_53<29>
                                                          u2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5711_SW0
    RAMB36_X4Y10.DIADI28    net (fanout=2)        0.397   XLXN_53<28>
    RAMB36_X4Y10.CLKARDCLKL Trdck_DIA             0.624   u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.053ns (1.113ns logic, 1.940ns route)
                                                          (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X4Y10.DIADI0), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u8/clkdiv_25 (FF)
  Destination:          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.218ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (1.254 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u8/clkdiv_25 to u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y50.BQ         Tcko                  0.308   u8/clkdiv<27>
                                                          u8/clkdiv_25
    SLICE_X75Y48.B1         net (fanout=35)       1.410   u8/clkdiv<25>
    SLICE_X75Y48.BMUX       Tilo                  0.184   XLXN_53<26>
                                                          u2/spo<4>_SW0
    RAMB36_X4Y10.DIADI0     net (fanout=4)        0.692   XLXN_53<0>
    RAMB36_X4Y10.CLKARDCLKL Trdck_DIA             0.624   u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.218ns (1.116ns logic, 2.102ns route)
                                                          (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u8/clkdiv_26 (FF)
  Destination:          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (1.254 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u8/clkdiv_26 to u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y50.CQ         Tcko                  0.308   u8/clkdiv<27>
                                                          u8/clkdiv_26
    SLICE_X75Y48.B4         net (fanout=30)       1.253   u8/clkdiv<26>
    SLICE_X75Y48.BMUX       Tilo                  0.185   XLXN_53<26>
                                                          u2/spo<4>_SW0
    RAMB36_X4Y10.DIADI0     net (fanout=4)        0.692   XLXN_53<0>
    RAMB36_X4Y10.CLKARDCLKL Trdck_DIA             0.624   u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.062ns (1.117ns logic, 1.945ns route)
                                                          (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u8/clkdiv_24 (FF)
  Destination:          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (1.254 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u8/clkdiv_24 to u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y50.AQ         Tcko                  0.308   u8/clkdiv<27>
                                                          u8/clkdiv_24
    SLICE_X75Y48.B3         net (fanout=29)       1.177   u8/clkdiv<24>
    SLICE_X75Y48.BMUX       Tilo                  0.186   XLXN_53<26>
                                                          u2/spo<4>_SW0
    RAMB36_X4Y10.DIADI0     net (fanout=4)        0.692   XLXN_53<0>
    RAMB36_X4Y10.CLKARDCLKL Trdck_DIA             0.624   u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.987ns (1.118ns logic, 1.869ns route)
                                                          (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X4Y10.DIADI25), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u8/clkdiv_27 (FF)
  Destination:          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.161ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (1.254 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u8/clkdiv_27 to u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y50.DQ         Tcko                  0.308   u8/clkdiv<27>
                                                          u8/clkdiv_27
    SLICE_X74Y54.B1         net (fanout=30)       1.685   u8/clkdiv<27>
    SLICE_X74Y54.B          Tilo                  0.053   XLXN_53<25>
                                                          u2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5121_SW0
    RAMB36_X4Y10.DIADI25    net (fanout=2)        0.491   XLXN_53<25>
    RAMB36_X4Y10.CLKARDCLKU Trdck_DIA             0.624   u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.161ns (0.985ns logic, 2.176ns route)
                                                          (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u8/clkdiv_25 (FF)
  Destination:          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.013ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (1.254 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u8/clkdiv_25 to u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y50.BQ         Tcko                  0.308   u8/clkdiv<27>
                                                          u8/clkdiv_25
    SLICE_X74Y54.B4         net (fanout=35)       1.537   u8/clkdiv<25>
    SLICE_X74Y54.B          Tilo                  0.053   XLXN_53<25>
                                                          u2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5121_SW0
    RAMB36_X4Y10.DIADI25    net (fanout=2)        0.491   XLXN_53<25>
    RAMB36_X4Y10.CLKARDCLKU Trdck_DIA             0.624   u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.013ns (0.985ns logic, 2.028ns route)
                                                          (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u8/clkdiv_26 (FF)
  Destination:          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      2.808ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (1.254 - 1.265)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u8/clkdiv_26 to u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X54Y50.CQ         Tcko                  0.308   u8/clkdiv<27>
                                                          u8/clkdiv_26
    SLICE_X74Y54.B6         net (fanout=30)       1.332   u8/clkdiv<26>
    SLICE_X74Y54.B          Tilo                  0.053   XLXN_53<25>
                                                          u2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int5121_SW0
    RAMB36_X4Y10.DIADI25    net (fanout=2)        0.491   XLXN_53<25>
    RAMB36_X4Y10.CLKARDCLKU Trdck_DIA             0.624   u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.808ns (0.985ns logic, 1.823ns route)
                                                          (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u7/LEDP2S/Q_15 (SLICE_X54Y62.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u7/LEDP2S/Q_14 (FF)
  Destination:          u7/LEDP2S/Q_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 1)
  Clock Path Skew:      0.190ns (0.668 - 0.478)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u7/LEDP2S/Q_14 to u7/LEDP2S/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y62.CQ      Tcko                  0.100   u7/LEDP2S/Q<14>
                                                       u7/LEDP2S/Q_14
    SLICE_X54Y62.C6      net (fanout=3)        0.162   u7/LEDP2S/Q<14>
    SLICE_X54Y62.CLK     Tah         (-Th)     0.059   u7/LEDP2S/Q<15>
                                                       u7/LEDP2S/mux18151
                                                       u7/LEDP2S/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      0.203ns (0.041ns logic, 0.162ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point u7/LEDP2S/Q_12 (SLICE_X57Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u7/LEDP2S/Q_11 (FF)
  Destination:          u7/LEDP2S/Q_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 1)
  Clock Path Skew:      0.190ns (0.668 - 0.478)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u7/LEDP2S/Q_11 to u7/LEDP2S/Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y62.DQ      Tcko                  0.100   u7/LEDP2S/Q<11>
                                                       u7/LEDP2S/Q_11
    SLICE_X57Y62.A6      net (fanout=3)        0.180   u7/LEDP2S/Q<11>
    SLICE_X57Y62.CLK     Tah         (-Th)     0.032   u7/LEDP2S/Q<14>
                                                       u7/LEDP2S/Q_12_rstpot
                                                       u7/LEDP2S/Q_12
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.068ns logic, 0.180ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point m4/Bi_23 (SLICE_X79Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m4/Bi_19 (FF)
  Destination:          m4/Bi_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.707 - 0.568)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m4/Bi_19 to m4/Bi_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y49.AQ      Tcko                  0.100   XLXN_63<19>
                                                       m4/Bi_19
    SLICE_X79Y50.A6      net (fanout=3)        0.182   XLXN_63<19>
    SLICE_X79Y50.CLK     Tah         (-Th)     0.032   XLXN_63<23>
                                                       m4/Mmux_Bi[31]_Bi[31]_mux_49_OUT16
                                                       m4/Bi_23
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.068ns logic, 0.182ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: u3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.839|    1.723|    3.311|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6766 paths, 0 nets, and 1482 connections

Design statistics:
   Minimum period:   6.622ns{1}   (Maximum frequency: 151.012MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 04 16:06:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5101 MB



