

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Apr 21 05:28:52 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.358 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2094|     2094| 10.470 us | 10.470 us |  2094|  2094|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |grp_transformer_fu_822                                             |transformer                                             |      201|      201|  1.005 us |  1.005 us |   201|   201|   none   |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_847       |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2       |        9|        9| 45.000 ns | 45.000 ns |     8|     8| function |
        |grp_init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_853    |init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s    |     2047|     2047| 10.235 us | 10.235 us |  2047|  2047|   none   |
        |grp_dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0_fu_858  |dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0  |        9|        9| 45.000 ns | 45.000 ns |     8|     8| function |
        |grp_softmax_latency_ap_fixed_ap_fixed_softmax_config0_s_fu_863     |softmax_latency_ap_fixed_ap_fixed_softmax_config0_s     |        2|        2| 10.000 ns | 10.000 ns |     1|     1| function |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       29|   5042|   108015|   174325|     0|
|Memory               |        8|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      815|     -|
|Register             |        -|      -|      673|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       37|   5042|   108688|   175142|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|    164|       12|       40|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |     41|        3|       10|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+-------+--------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+-------+--------+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_847       |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2       |        0|    512|   7308|   12105|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0_fu_858  |dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0  |        0|    160|   2448|    3781|    0|
    |grp_init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_853    |init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s    |        0|     13|   2665|   11969|    0|
    |grp_softmax_latency_ap_fixed_ap_fixed_softmax_config0_s_fu_863     |softmax_latency_ap_fixed_ap_fixed_softmax_config0_s     |       16|      5|     83|      68|    0|
    |grp_transformer_fu_822                                             |transformer                                             |       13|   4352|  95511|  146402|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+-------+--------+-----+
    |Total                                                              |                                                        |       29|   5042| 108015|  174325|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |log_table_i_U               |myproject_log_table_i               |        4|  0|   0|    0|  4096|   16|     1|        65536|
    |mlp_dimensions_reduced_V_U  |myproject_mlp_dimensions_reduced_V  |        2|  0|   0|    0|    16|   35|     1|          560|
    |transformer_0_out_U         |myproject_transformer_0_out         |        2|  0|   0|    0|    32|   35|     1|         1120|
    +----------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                    |        8|  0|   0|    0|  4144|   86|     3|        67216|
    +----------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state15_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  213|         49|    1|         49|
    |data_out_V_address0                |   21|          4|    3|         12|
    |data_out_V_address1                |   15|          3|    3|          9|
    |data_out_V_d0                      |   21|          4|   35|        140|
    |data_out_V_d1                      |   15|          3|   35|        105|
    |log_table_i_address0               |   27|          5|   12|         60|
    |log_table_i_address1               |   21|          4|   12|         48|
    |log_table_i_ce0                    |   15|          3|    1|          3|
    |log_table_i_ce1                    |   15|          3|    1|          3|
    |log_table_i_we0                    |    9|          2|    1|          2|
    |log_table_i_we1                    |    9|          2|    1|          2|
    |mlp_dimensions_reduced_V_address0  |   89|         18|    4|         72|
    |mlp_dimensions_reduced_V_address1  |   89|         18|    4|         72|
    |mlp_dimensions_reduced_V_ce0       |   15|          3|    1|          3|
    |mlp_dimensions_reduced_V_ce1       |   15|          3|    1|          3|
    |transformer_0_out_address0         |   89|         18|    5|         90|
    |transformer_0_out_address1         |   89|         18|    5|         90|
    |transformer_0_out_ce0              |   15|          3|    1|          3|
    |transformer_0_out_ce1              |   15|          3|    1|          3|
    |transformer_0_out_we0              |    9|          2|    1|          2|
    |transformer_0_out_we1              |    9|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  815|        170|  129|        773|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  48|   0|   48|          0|
    |embedded_with_cls_11_V_reg_1195                                                 |  35|   0|   35|          0|
    |embedded_with_cls_13_V_reg_1200                                                 |  35|   0|   35|          0|
    |embedded_with_cls_15_V_reg_1205                                                 |  35|   0|   35|          0|
    |embedded_with_cls_17_V_reg_1210                                                 |  35|   0|   35|          0|
    |embedded_with_cls_19_V_reg_1215                                                 |  35|   0|   35|          0|
    |embedded_with_cls_1_V_reg_1170                                                  |  35|   0|   35|          0|
    |embedded_with_cls_21_V_reg_1220                                                 |  35|   0|   35|          0|
    |embedded_with_cls_23_V_reg_1225                                                 |  35|   0|   35|          0|
    |embedded_with_cls_25_V_reg_1230                                                 |  35|   0|   35|          0|
    |embedded_with_cls_27_V_reg_1235                                                 |  35|   0|   35|          0|
    |embedded_with_cls_29_V_reg_1240                                                 |  35|   0|   35|          0|
    |embedded_with_cls_31_V_reg_1245                                                 |  35|   0|   35|          0|
    |embedded_with_cls_3_V_reg_1175                                                  |  35|   0|   35|          0|
    |embedded_with_cls_5_V_reg_1180                                                  |  35|   0|   35|          0|
    |embedded_with_cls_7_V_reg_1185                                                  |  35|   0|   35|          0|
    |embedded_with_cls_9_V_reg_1190                                                  |  35|   0|   35|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_847_ap_start_reg       |   1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_mlp_config_0_0_0_0_0_0_fu_858_ap_start_reg  |   1|   0|    1|          0|
    |grp_init_log_table_ap_fixed_16_6_5_3_0_softmax_config0_s_fu_853_ap_start_reg    |   1|   0|    1|          0|
    |grp_softmax_latency_ap_fixed_ap_fixed_softmax_config0_s_fu_863_ap_start_reg     |   1|   0|    1|          0|
    |grp_transformer_fu_822_ap_start_reg                                             |   1|   0|    1|          0|
    |y_V_10_reg_1425                                                                 |  12|   0|   12|          0|
    |y_V_11_reg_1430                                                                 |  12|   0|   12|          0|
    |y_V_8_reg_1415                                                                  |  12|   0|   12|          0|
    |y_V_9_reg_1420                                                                  |  12|   0|   12|          0|
    |y_V_reg_1410                                                                    |  12|   0|   12|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 673|   0|  673|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|data_in_V_address0       | out |    4|  ap_memory |     data_in_V    |     array    |
|data_in_V_ce0            | out |    1|  ap_memory |     data_in_V    |     array    |
|data_in_V_q0             |  in |   35|  ap_memory |     data_in_V    |     array    |
|data_in_V_address1       | out |    4|  ap_memory |     data_in_V    |     array    |
|data_in_V_ce1            | out |    1|  ap_memory |     data_in_V    |     array    |
|data_in_V_q1             |  in |   35|  ap_memory |     data_in_V    |     array    |
|data_out_V_address0      | out |    3|  ap_memory |    data_out_V    |     array    |
|data_out_V_ce0           | out |    1|  ap_memory |    data_out_V    |     array    |
|data_out_V_we0           | out |    1|  ap_memory |    data_out_V    |     array    |
|data_out_V_d0            | out |   35|  ap_memory |    data_out_V    |     array    |
|data_out_V_address1      | out |    3|  ap_memory |    data_out_V    |     array    |
|data_out_V_ce1           | out |    1|  ap_memory |    data_out_V    |     array    |
|data_out_V_we1           | out |    1|  ap_memory |    data_out_V    |     array    |
|data_out_V_d1            | out |   35|  ap_memory |    data_out_V    |     array    |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

