

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Fri Oct  7 18:54:23 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.140 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|      679|  36.000 ns|  12.222 us|    3|  680|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 4 8 11 
2 --> 3 
3 --> 7 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.89>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%IORegionIdx_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %IORegionIdx" [detector_solid/abs_solid_detector.cpp:649]   --->   Operation 13 'read' 'IORegionIdx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%IOCheckIdx_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %IOCheckIdx" [detector_solid/abs_solid_detector.cpp:649]   --->   Operation 14 'read' 'IOCheckIdx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%trainedRegion_i_read = read i768 @_ssdm_op_Read.ap_none.i768, i768 %trainedRegion_i" [detector_solid/abs_solid_detector.cpp:649]   --->   Operation 15 'read' 'trainedRegion_i_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%accel_mode_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %accel_mode" [detector_solid/abs_solid_detector.cpp:649]   --->   Operation 16 'read' 'accel_mode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inputAOV" [detector_solid/abs_solid_detector.cpp:649]   --->   Operation 17 'read' 'inputAOV_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln649 = trunc i8 %IORegionIdx_read" [detector_solid/abs_solid_detector.cpp:649]   --->   Operation 18 'trunc' 'trunc_ln649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln649 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [detector_solid/abs_solid_detector.cpp:649]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln649 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [detector_solid/abs_solid_detector.cpp:649]   --->   Operation 20 'specinterface' 'specinterface_ln649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_12, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_11, void @empty_10, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_16, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %errorInTask"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_16, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i288 %outcomeInRam"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputAOV, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputAOV, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %accel_mode"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %accel_mode, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %accel_mode, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i768 %trainedRegion_i"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %trainedRegion_i, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_21, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %trainedRegion_i, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i768 %trainedRegion_o"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %trainedRegion_o, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_20, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i768 %trainedRegion_o, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %IOCheckIdx"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IOCheckIdx, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IOCheckIdx, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %IORegionIdx"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IORegionIdx, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %IORegionIdx, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_regions_in"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 52 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.95ns)   --->   "%switch_ln699 = switch i8 %accel_mode_read, void %if.end, i8 1, void %if.then, i8 2, void %if.then10, i8 3, void %if.then20" [detector_solid/abs_solid_detector.cpp:699]   --->   Operation 53 'switch' 'switch_ln699' <Predicate = true> <Delay = 0.95>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i8 %IOCheckIdx_read"   --->   Operation 54 'zext' 'zext_ln587_2' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %IOCheckIdx_read, i3 0" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 55 'bitconcatenate' 'tmp_71' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln725 = zext i11 %tmp_71" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 56 'zext' 'zext_ln725' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %IORegionIdx_read, i32 1, i32 7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 57 'partselect' 'lshr_ln1' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln725_1 = zext i7 %lshr_ln1" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 58 'zext' 'zext_ln725_1' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.63ns)   --->   "%add_ln725 = add i12 %zext_ln725, i12 %zext_ln725_1" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 59 'add' 'add_ln725' <Predicate = (accel_mode_read == 2)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln725 = shl i12 %add_ln725, i12 3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 60 'shl' 'shl_ln725' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln725_2 = zext i12 %shl_ln725" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 61 'zext' 'zext_ln725_2' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%regions_addr_8 = getelementptr i32 %regions, i64 0, i64 %zext_ln725_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 62 'getelementptr' 'regions_addr_8' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln725 = or i12 %shl_ln725, i12 1" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 63 'or' 'or_ln725' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln725_3 = zext i12 %or_ln725" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 64 'zext' 'zext_ln725_3' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%regions_addr_9 = getelementptr i32 %regions, i64 0, i64 %zext_ln725_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 65 'getelementptr' 'regions_addr_9' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%regions_1_addr_1 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln725_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 66 'getelementptr' 'regions_1_addr_1' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%regions_1_addr_2 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln725_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 67 'getelementptr' 'regions_1_addr_2' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%regions_2_addr_8 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln725_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 68 'getelementptr' 'regions_2_addr_8' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%regions_2_addr_9 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln725_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 69 'getelementptr' 'regions_2_addr_9' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%regions_3_addr = getelementptr i32 %regions_3, i64 0, i64 %zext_ln725_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 70 'getelementptr' 'regions_3_addr' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%regions_3_addr_1 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln725_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 71 'getelementptr' 'regions_3_addr_1' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%regions_4_addr_8 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln725_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 72 'getelementptr' 'regions_4_addr_8' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%regions_4_addr_9 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln725_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 73 'getelementptr' 'regions_4_addr_9' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%regions_5_addr = getelementptr i32 %regions_5, i64 0, i64 %zext_ln725_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 74 'getelementptr' 'regions_5_addr' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%regions_5_addr_1 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln725_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 75 'getelementptr' 'regions_5_addr_1' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%regions_load = load i12 %regions_addr_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 76 'load' 'regions_load' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%regions_1_load = load i12 %regions_1_addr_1" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 77 'load' 'regions_1_load' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%regions_load_1 = load i12 %regions_addr_9" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 78 'load' 'regions_load_1' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%regions_1_load_1 = load i12 %regions_1_addr_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 79 'load' 'regions_1_load_1' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%regions_2_load = load i12 %regions_2_addr_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 80 'load' 'regions_2_load' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%regions_3_load = load i12 %regions_3_addr" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 81 'load' 'regions_3_load' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 82 [2/2] (3.25ns)   --->   "%regions_2_load_1 = load i12 %regions_2_addr_9" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 82 'load' 'regions_2_load_1' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%regions_3_load_1 = load i12 %regions_3_addr_1" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 83 'load' 'regions_3_load_1' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 84 [2/2] (3.25ns)   --->   "%regions_4_load = load i12 %regions_4_addr_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 84 'load' 'regions_4_load' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 85 [2/2] (3.25ns)   --->   "%regions_5_load = load i12 %regions_5_addr" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 85 'load' 'regions_5_load' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 86 [2/2] (3.25ns)   --->   "%regions_4_load_1 = load i12 %regions_4_addr_9" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 86 'load' 'regions_4_load_1' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 87 [2/2] (3.25ns)   --->   "%regions_5_load_1 = load i12 %regions_5_addr_1" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 87 'load' 'regions_5_load_1' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%n_regions_V_addr = getelementptr i8 %n_regions_V, i64 0, i64 %zext_ln587_2" [detector_solid/abs_solid_detector.cpp:726]   --->   Operation 88 'getelementptr' 'n_regions_V_addr' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (2.32ns)   --->   "%n_regions_V_load = load i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:726]   --->   Operation 89 'load' 'n_regions_V_load' <Predicate = (accel_mode_read == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i8 %IOCheckIdx_read"   --->   Operation 90 'zext' 'zext_ln587' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %IOCheckIdx_read, i3 0" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 91 'bitconcatenate' 'tmp_s' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln710 = zext i11 %tmp_s" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 92 'zext' 'zext_ln710' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln710 = trunc i768 %trainedRegion_i_read" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 93 'trunc' 'trunc_ln710' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln710 = bitcast i32 %trunc_ln710" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 94 'bitcast' 'bitcast_ln710' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %IORegionIdx_read, i32 1, i32 7" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 95 'partselect' 'lshr_ln' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln710_1 = zext i7 %lshr_ln" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 96 'zext' 'zext_ln710_1' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.63ns)   --->   "%add_ln710 = add i12 %zext_ln710, i12 %zext_ln710_1" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 97 'add' 'add_ln710' <Predicate = (accel_mode_read == 1)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln710 = shl i12 %add_ln710, i12 3" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 98 'shl' 'shl_ln710' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln710_2 = zext i12 %shl_ln710" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 99 'zext' 'zext_ln710_2' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%regions_addr = getelementptr i32 %regions, i64 0, i64 %zext_ln710_2" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 100 'getelementptr' 'regions_addr' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln710 = or i12 %shl_ln710, i12 1" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 101 'or' 'or_ln710' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln710_3 = zext i12 %or_ln710" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 102 'zext' 'zext_ln710_3' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%regions_addr_1 = getelementptr i32 %regions, i64 0, i64 %zext_ln710_3" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 103 'getelementptr' 'regions_addr_1' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln710_1 = or i12 %shl_ln710, i12 2" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 104 'or' 'or_ln710_1' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln710_4 = zext i12 %or_ln710_1" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 105 'zext' 'zext_ln710_4' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%regions_addr_2 = getelementptr i32 %regions, i64 0, i64 %zext_ln710_4" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 106 'getelementptr' 'regions_addr_2' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln710_2 = or i12 %shl_ln710, i12 3" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 107 'or' 'or_ln710_2' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln710_5 = zext i12 %or_ln710_2" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 108 'zext' 'zext_ln710_5' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%regions_addr_3 = getelementptr i32 %regions, i64 0, i64 %zext_ln710_5" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 109 'getelementptr' 'regions_addr_3' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln710_3 = or i12 %shl_ln710, i12 4" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 110 'or' 'or_ln710_3' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln710_6 = zext i12 %or_ln710_3" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 111 'zext' 'zext_ln710_6' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%regions_addr_4 = getelementptr i32 %regions, i64 0, i64 %zext_ln710_6" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 112 'getelementptr' 'regions_addr_4' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln710_4 = or i12 %shl_ln710, i12 5" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 113 'or' 'or_ln710_4' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln710_7 = zext i12 %or_ln710_4" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 114 'zext' 'zext_ln710_7' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%regions_addr_5 = getelementptr i32 %regions, i64 0, i64 %zext_ln710_7" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 115 'getelementptr' 'regions_addr_5' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln710_5 = or i12 %shl_ln710, i12 6" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 116 'or' 'or_ln710_5' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln710_8 = zext i12 %or_ln710_5" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 117 'zext' 'zext_ln710_8' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%regions_addr_6 = getelementptr i32 %regions, i64 0, i64 %zext_ln710_8" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 118 'getelementptr' 'regions_addr_6' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln710_6 = or i12 %shl_ln710, i12 7" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 119 'or' 'or_ln710_6' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln710_9 = zext i12 %or_ln710_6" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 120 'zext' 'zext_ln710_9' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%regions_addr_7 = getelementptr i32 %regions, i64 0, i64 %zext_ln710_9" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 121 'getelementptr' 'regions_addr_7' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%regions_1_addr = getelementptr i32 %regions_1, i64 0, i64 %zext_ln710_2" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 122 'getelementptr' 'regions_1_addr' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%regions_1_addr_9 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln710_3" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 123 'getelementptr' 'regions_1_addr_9' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%regions_1_addr_10 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln710_4" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 124 'getelementptr' 'regions_1_addr_10' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%regions_1_addr_11 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln710_5" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 125 'getelementptr' 'regions_1_addr_11' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%regions_1_addr_12 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln710_6" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 126 'getelementptr' 'regions_1_addr_12' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%regions_1_addr_13 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln710_7" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 127 'getelementptr' 'regions_1_addr_13' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%regions_1_addr_14 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln710_8" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 128 'getelementptr' 'regions_1_addr_14' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%regions_1_addr_15 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln710_9" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 129 'getelementptr' 'regions_1_addr_15' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%regions_2_addr = getelementptr i32 %regions_2, i64 0, i64 %zext_ln710_2" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 130 'getelementptr' 'regions_2_addr' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%regions_2_addr_1 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln710_3" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 131 'getelementptr' 'regions_2_addr_1' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%regions_2_addr_2 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln710_4" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 132 'getelementptr' 'regions_2_addr_2' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%regions_2_addr_3 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln710_5" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 133 'getelementptr' 'regions_2_addr_3' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%regions_2_addr_4 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln710_6" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 134 'getelementptr' 'regions_2_addr_4' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%regions_2_addr_5 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln710_7" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 135 'getelementptr' 'regions_2_addr_5' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%regions_2_addr_6 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln710_8" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 136 'getelementptr' 'regions_2_addr_6' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%regions_2_addr_7 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln710_9" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 137 'getelementptr' 'regions_2_addr_7' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%regions_3_addr_8 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln710_2" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 138 'getelementptr' 'regions_3_addr_8' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%regions_3_addr_9 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln710_3" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 139 'getelementptr' 'regions_3_addr_9' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%regions_3_addr_10 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln710_4" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 140 'getelementptr' 'regions_3_addr_10' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%regions_3_addr_11 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln710_5" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 141 'getelementptr' 'regions_3_addr_11' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%regions_3_addr_12 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln710_6" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 142 'getelementptr' 'regions_3_addr_12' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%regions_3_addr_13 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln710_7" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 143 'getelementptr' 'regions_3_addr_13' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%regions_3_addr_14 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln710_8" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 144 'getelementptr' 'regions_3_addr_14' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%regions_3_addr_15 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln710_9" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 145 'getelementptr' 'regions_3_addr_15' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%regions_4_addr = getelementptr i32 %regions_4, i64 0, i64 %zext_ln710_2" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 146 'getelementptr' 'regions_4_addr' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%regions_4_addr_1 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln710_3" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 147 'getelementptr' 'regions_4_addr_1' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%regions_4_addr_2 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln710_4" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 148 'getelementptr' 'regions_4_addr_2' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%regions_4_addr_3 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln710_5" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 149 'getelementptr' 'regions_4_addr_3' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%regions_4_addr_4 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln710_6" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 150 'getelementptr' 'regions_4_addr_4' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%regions_4_addr_5 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln710_7" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 151 'getelementptr' 'regions_4_addr_5' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%regions_4_addr_6 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln710_8" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 152 'getelementptr' 'regions_4_addr_6' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%regions_4_addr_7 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln710_9" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 153 'getelementptr' 'regions_4_addr_7' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%regions_5_addr_8 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln710_2" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 154 'getelementptr' 'regions_5_addr_8' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%regions_5_addr_9 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln710_3" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 155 'getelementptr' 'regions_5_addr_9' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%regions_5_addr_10 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln710_4" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 156 'getelementptr' 'regions_5_addr_10' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%regions_5_addr_11 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln710_5" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 157 'getelementptr' 'regions_5_addr_11' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%regions_5_addr_12 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln710_6" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 158 'getelementptr' 'regions_5_addr_12' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%regions_5_addr_13 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln710_7" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 159 'getelementptr' 'regions_5_addr_13' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%regions_5_addr_14 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln710_8" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 160 'getelementptr' 'regions_5_addr_14' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%regions_5_addr_15 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln710_9" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 161 'getelementptr' 'regions_5_addr_15' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 32, i32 63" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 162 'partselect' 'tmp' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln710_1 = bitcast i32 %tmp" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 163 'bitcast' 'bitcast_ln710_1' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 64, i32 95" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 164 'partselect' 'tmp_68' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln710_2 = bitcast i32 %tmp_68" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 165 'bitcast' 'bitcast_ln710_2' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 96, i32 127" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 166 'partselect' 'tmp_69' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln710_3 = bitcast i32 %tmp_69" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 167 'bitcast' 'bitcast_ln710_3' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 128, i32 159" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 168 'partselect' 'tmp_70' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln710_4 = bitcast i32 %tmp_70" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 169 'bitcast' 'bitcast_ln710_4' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 160, i32 191" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 170 'partselect' 'tmp_72' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln710_5 = bitcast i32 %tmp_72" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 171 'bitcast' 'bitcast_ln710_5' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 192, i32 223" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 172 'partselect' 'tmp_73' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln710_6 = bitcast i32 %tmp_73" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 173 'bitcast' 'bitcast_ln710_6' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 224, i32 255" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 174 'partselect' 'tmp_74' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln710_7 = bitcast i32 %tmp_74" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 175 'bitcast' 'bitcast_ln710_7' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 256, i32 287" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 176 'partselect' 'tmp_75' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln710_8 = bitcast i32 %tmp_75" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 177 'bitcast' 'bitcast_ln710_8' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 288, i32 319" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 178 'partselect' 'tmp_76' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln710_9 = bitcast i32 %tmp_76" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 179 'bitcast' 'bitcast_ln710_9' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 320, i32 351" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 180 'partselect' 'tmp_77' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln710_10 = bitcast i32 %tmp_77" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 181 'bitcast' 'bitcast_ln710_10' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 352, i32 383" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 182 'partselect' 'tmp_78' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln710_11 = bitcast i32 %tmp_78" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 183 'bitcast' 'bitcast_ln710_11' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 384, i32 415" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 184 'partselect' 'tmp_79' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln710_12 = bitcast i32 %tmp_79" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 185 'bitcast' 'bitcast_ln710_12' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 416, i32 447" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 186 'partselect' 'tmp_80' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln710_13 = bitcast i32 %tmp_80" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 187 'bitcast' 'bitcast_ln710_13' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 448, i32 479" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 188 'partselect' 'tmp_81' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln710_14 = bitcast i32 %tmp_81" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 189 'bitcast' 'bitcast_ln710_14' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 480, i32 511" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 190 'partselect' 'tmp_82' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln710_15 = bitcast i32 %tmp_82" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 191 'bitcast' 'bitcast_ln710_15' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 512, i32 543" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 192 'partselect' 'tmp_83' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln710_16 = bitcast i32 %tmp_83" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 193 'bitcast' 'bitcast_ln710_16' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 544, i32 575" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 194 'partselect' 'tmp_84' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln710_17 = bitcast i32 %tmp_84" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 195 'bitcast' 'bitcast_ln710_17' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 576, i32 607" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 196 'partselect' 'tmp_85' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln710_18 = bitcast i32 %tmp_85" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 197 'bitcast' 'bitcast_ln710_18' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 608, i32 639" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 198 'partselect' 'tmp_86' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln710_19 = bitcast i32 %tmp_86" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 199 'bitcast' 'bitcast_ln710_19' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 640, i32 671" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 200 'partselect' 'tmp_87' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln710_20 = bitcast i32 %tmp_87" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 201 'bitcast' 'bitcast_ln710_20' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 672, i32 703" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 202 'partselect' 'tmp_88' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln710_21 = bitcast i32 %tmp_88" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 203 'bitcast' 'bitcast_ln710_21' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 704, i32 735" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 204 'partselect' 'tmp_89' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln710_22 = bitcast i32 %tmp_89" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 205 'bitcast' 'bitcast_ln710_22' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i32 @_ssdm_op_PartSelect.i32.i768.i32.i32, i768 %trainedRegion_i_read, i32 736, i32 767" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 206 'partselect' 'tmp_90' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln710_23 = bitcast i32 %tmp_90" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 207 'bitcast' 'bitcast_ln710_23' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln710 = br i1 %trunc_ln649, void %arrayidx52.2.781.case.0, void %arrayidx52.2.781.case.1" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 208 'br' 'br_ln710' <Predicate = (accel_mode_read == 1)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710, i12 %regions_addr" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 209 'store' 'store_ln710' <Predicate = (accel_mode_read == 1 & !trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_1, i12 %regions_addr_1" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 210 'store' 'store_ln710' <Predicate = (accel_mode_read == 1 & !trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 211 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_8, i12 %regions_2_addr" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 211 'store' 'store_ln710' <Predicate = (accel_mode_read == 1 & !trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_9, i12 %regions_2_addr_1" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 212 'store' 'store_ln710' <Predicate = (accel_mode_read == 1 & !trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_16, i12 %regions_4_addr" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 213 'store' 'store_ln710' <Predicate = (accel_mode_read == 1 & !trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_17, i12 %regions_4_addr_1" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 214 'store' 'store_ln710' <Predicate = (accel_mode_read == 1 & !trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710, i12 %regions_1_addr" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 215 'store' 'store_ln710' <Predicate = (accel_mode_read == 1 & trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_1, i12 %regions_1_addr_9" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 216 'store' 'store_ln710' <Predicate = (accel_mode_read == 1 & trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_8, i12 %regions_3_addr_8" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 217 'store' 'store_ln710' <Predicate = (accel_mode_read == 1 & trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_9, i12 %regions_3_addr_9" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 218 'store' 'store_ln710' <Predicate = (accel_mode_read == 1 & trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_16, i12 %regions_5_addr_8" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 219 'store' 'store_ln710' <Predicate = (accel_mode_read == 1 & trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_17, i12 %regions_5_addr_9" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 220 'store' 'store_ln710' <Predicate = (accel_mode_read == 1 & trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 2 <SV = 1> <Delay = 13.1>
ST_2 : Operation 221 [2/2] (13.1ns)   --->   "%call_ln728 = call void @runTestAfterInit, i512 %gmem, i64 %inputAOV_read, i288 %outcomeInRam, i8 %errorInTask, i8 %n_regions_V, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3" [detector_solid/abs_solid_detector.cpp:728]   --->   Operation 221 'call' 'call_ln728' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln728 = call void @runTestAfterInit, i512 %gmem, i64 %inputAOV_read, i288 %outcomeInRam, i8 %errorInTask, i8 %n_regions_V, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3" [detector_solid/abs_solid_detector.cpp:728]   --->   Operation 222 'call' 'call_ln728' <Predicate = (accel_mode_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln728 = br void %if.end" [detector_solid/abs_solid_detector.cpp:728]   --->   Operation 223 'br' 'br_ln728' <Predicate = (accel_mode_read == 3)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end21"   --->   Operation 224 'br' 'br_ln0' <Predicate = (accel_mode_read != 1 & accel_mode_read != 2)> <Delay = 0.00>

State 4 <SV = 1> <Delay = 4.84>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%or_ln725_1 = or i12 %shl_ln725, i12 2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 225 'or' 'or_ln725_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln725_4 = zext i12 %or_ln725_1" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 226 'zext' 'zext_ln725_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%regions_addr_10 = getelementptr i32 %regions, i64 0, i64 %zext_ln725_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 227 'getelementptr' 'regions_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%or_ln725_2 = or i12 %shl_ln725, i12 3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 228 'or' 'or_ln725_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln725_5 = zext i12 %or_ln725_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 229 'zext' 'zext_ln725_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%regions_addr_11 = getelementptr i32 %regions, i64 0, i64 %zext_ln725_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 230 'getelementptr' 'regions_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%regions_1_addr_3 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln725_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 231 'getelementptr' 'regions_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%regions_1_addr_4 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln725_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 232 'getelementptr' 'regions_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%regions_2_addr_10 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln725_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 233 'getelementptr' 'regions_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%regions_2_addr_11 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln725_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 234 'getelementptr' 'regions_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%regions_3_addr_2 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln725_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 235 'getelementptr' 'regions_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%regions_3_addr_3 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln725_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 236 'getelementptr' 'regions_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%regions_4_addr_10 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln725_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 237 'getelementptr' 'regions_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%regions_4_addr_11 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln725_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 238 'getelementptr' 'regions_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%regions_5_addr_2 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln725_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 239 'getelementptr' 'regions_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%regions_5_addr_3 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln725_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 240 'getelementptr' 'regions_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/2] (3.25ns)   --->   "%regions_load = load i12 %regions_addr_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 241 'load' 'regions_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 242 [1/2] (3.25ns)   --->   "%regions_1_load = load i12 %regions_1_addr_1" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 242 'load' 'regions_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 243 [1/1] (1.58ns)   --->   "%tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load, i32 %regions_1_load, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 243 'mux' 'tmp_44' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/2] (3.25ns)   --->   "%regions_load_1 = load i12 %regions_addr_9" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 244 'load' 'regions_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 245 [1/2] (3.25ns)   --->   "%regions_1_load_1 = load i12 %regions_1_addr_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 245 'load' 'regions_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 246 [1/1] (1.58ns)   --->   "%tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_1, i32 %regions_1_load_1, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 246 'mux' 'tmp_45' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [2/2] (3.25ns)   --->   "%regions_load_2 = load i12 %regions_addr_10" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 247 'load' 'regions_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 248 [2/2] (3.25ns)   --->   "%regions_1_load_2 = load i12 %regions_1_addr_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 248 'load' 'regions_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 249 [2/2] (3.25ns)   --->   "%regions_load_3 = load i12 %regions_addr_11" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 249 'load' 'regions_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 250 [2/2] (3.25ns)   --->   "%regions_1_load_3 = load i12 %regions_1_addr_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 250 'load' 'regions_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 251 [1/2] (3.25ns)   --->   "%regions_2_load = load i12 %regions_2_addr_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 251 'load' 'regions_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 252 [1/2] (3.25ns)   --->   "%regions_3_load = load i12 %regions_3_addr" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 252 'load' 'regions_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 253 [1/1] (1.58ns)   --->   "%tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load, i32 %regions_3_load, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 253 'mux' 'tmp_52' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/2] (3.25ns)   --->   "%regions_2_load_1 = load i12 %regions_2_addr_9" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 254 'load' 'regions_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 255 [1/2] (3.25ns)   --->   "%regions_3_load_1 = load i12 %regions_3_addr_1" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 255 'load' 'regions_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 256 [1/1] (1.58ns)   --->   "%tmp_53 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_1, i32 %regions_3_load_1, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 256 'mux' 'tmp_53' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [2/2] (3.25ns)   --->   "%regions_2_load_2 = load i12 %regions_2_addr_10" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 257 'load' 'regions_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 258 [2/2] (3.25ns)   --->   "%regions_3_load_2 = load i12 %regions_3_addr_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 258 'load' 'regions_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 259 [2/2] (3.25ns)   --->   "%regions_2_load_3 = load i12 %regions_2_addr_11" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 259 'load' 'regions_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 260 [2/2] (3.25ns)   --->   "%regions_3_load_3 = load i12 %regions_3_addr_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 260 'load' 'regions_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 261 [1/2] (3.25ns)   --->   "%regions_4_load = load i12 %regions_4_addr_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 261 'load' 'regions_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 262 [1/2] (3.25ns)   --->   "%regions_5_load = load i12 %regions_5_addr" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 262 'load' 'regions_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 263 [1/1] (1.58ns)   --->   "%tmp_60 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load, i32 %regions_5_load, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 263 'mux' 'tmp_60' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/2] (3.25ns)   --->   "%regions_4_load_1 = load i12 %regions_4_addr_9" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 264 'load' 'regions_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 265 [1/2] (3.25ns)   --->   "%regions_5_load_1 = load i12 %regions_5_addr_1" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 265 'load' 'regions_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 266 [1/1] (1.58ns)   --->   "%tmp_61 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_1, i32 %regions_5_load_1, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 266 'mux' 'tmp_61' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [2/2] (3.25ns)   --->   "%regions_4_load_2 = load i12 %regions_4_addr_10" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 267 'load' 'regions_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 268 [2/2] (3.25ns)   --->   "%regions_5_load_2 = load i12 %regions_5_addr_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 268 'load' 'regions_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 269 [2/2] (3.25ns)   --->   "%regions_4_load_3 = load i12 %regions_4_addr_11" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 269 'load' 'regions_4_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 270 [2/2] (3.25ns)   --->   "%regions_5_load_3 = load i12 %regions_5_addr_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 270 'load' 'regions_5_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 271 [1/2] (2.32ns)   --->   "%n_regions_V_load = load i6 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:726]   --->   Operation 271 'load' 'n_regions_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 272 [1/1] (1.00ns)   --->   "%write_ln726 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %n_regions_in, i8 %n_regions_V_load" [detector_solid/abs_solid_detector.cpp:726]   --->   Operation 272 'write' 'write_ln726' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 5 <SV = 2> <Delay = 4.84>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%or_ln725_3 = or i12 %shl_ln725, i12 4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 273 'or' 'or_ln725_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln725_6 = zext i12 %or_ln725_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 274 'zext' 'zext_ln725_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%regions_addr_12 = getelementptr i32 %regions, i64 0, i64 %zext_ln725_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 275 'getelementptr' 'regions_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%or_ln725_4 = or i12 %shl_ln725, i12 5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 276 'or' 'or_ln725_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln725_7 = zext i12 %or_ln725_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 277 'zext' 'zext_ln725_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%regions_addr_13 = getelementptr i32 %regions, i64 0, i64 %zext_ln725_7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 278 'getelementptr' 'regions_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%regions_1_addr_5 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln725_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 279 'getelementptr' 'regions_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%regions_1_addr_6 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln725_7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 280 'getelementptr' 'regions_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%regions_2_addr_12 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln725_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 281 'getelementptr' 'regions_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%regions_2_addr_13 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln725_7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 282 'getelementptr' 'regions_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%regions_3_addr_4 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln725_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 283 'getelementptr' 'regions_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%regions_3_addr_5 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln725_7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 284 'getelementptr' 'regions_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%regions_4_addr_12 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln725_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 285 'getelementptr' 'regions_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%regions_4_addr_13 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln725_7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 286 'getelementptr' 'regions_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%regions_5_addr_4 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln725_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 287 'getelementptr' 'regions_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%regions_5_addr_5 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln725_7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 288 'getelementptr' 'regions_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/2] (3.25ns)   --->   "%regions_load_2 = load i12 %regions_addr_10" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 289 'load' 'regions_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 290 [1/2] (3.25ns)   --->   "%regions_1_load_2 = load i12 %regions_1_addr_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 290 'load' 'regions_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 291 [1/1] (1.58ns)   --->   "%tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_2, i32 %regions_1_load_2, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 291 'mux' 'tmp_46' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/2] (3.25ns)   --->   "%regions_load_3 = load i12 %regions_addr_11" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 292 'load' 'regions_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 293 [1/2] (3.25ns)   --->   "%regions_1_load_3 = load i12 %regions_1_addr_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 293 'load' 'regions_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 294 [1/1] (1.58ns)   --->   "%tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_3, i32 %regions_1_load_3, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 294 'mux' 'tmp_47' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [2/2] (3.25ns)   --->   "%regions_load_4 = load i12 %regions_addr_12" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 295 'load' 'regions_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 296 [2/2] (3.25ns)   --->   "%regions_1_load_4 = load i12 %regions_1_addr_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 296 'load' 'regions_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 297 [2/2] (3.25ns)   --->   "%regions_load_5 = load i12 %regions_addr_13" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 297 'load' 'regions_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 298 [2/2] (3.25ns)   --->   "%regions_1_load_5 = load i12 %regions_1_addr_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 298 'load' 'regions_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 299 [1/2] (3.25ns)   --->   "%regions_2_load_2 = load i12 %regions_2_addr_10" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 299 'load' 'regions_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 300 [1/2] (3.25ns)   --->   "%regions_3_load_2 = load i12 %regions_3_addr_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 300 'load' 'regions_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 301 [1/1] (1.58ns)   --->   "%tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_2, i32 %regions_3_load_2, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 301 'mux' 'tmp_54' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/2] (3.25ns)   --->   "%regions_2_load_3 = load i12 %regions_2_addr_11" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 302 'load' 'regions_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 303 [1/2] (3.25ns)   --->   "%regions_3_load_3 = load i12 %regions_3_addr_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 303 'load' 'regions_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 304 [1/1] (1.58ns)   --->   "%tmp_55 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_3, i32 %regions_3_load_3, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 304 'mux' 'tmp_55' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [2/2] (3.25ns)   --->   "%regions_2_load_4 = load i12 %regions_2_addr_12" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 305 'load' 'regions_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 306 [2/2] (3.25ns)   --->   "%regions_3_load_4 = load i12 %regions_3_addr_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 306 'load' 'regions_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 307 [2/2] (3.25ns)   --->   "%regions_2_load_5 = load i12 %regions_2_addr_13" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 307 'load' 'regions_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 308 [2/2] (3.25ns)   --->   "%regions_3_load_5 = load i12 %regions_3_addr_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 308 'load' 'regions_3_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 309 [1/2] (3.25ns)   --->   "%regions_4_load_2 = load i12 %regions_4_addr_10" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 309 'load' 'regions_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 310 [1/2] (3.25ns)   --->   "%regions_5_load_2 = load i12 %regions_5_addr_2" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 310 'load' 'regions_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 311 [1/1] (1.58ns)   --->   "%tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_2, i32 %regions_5_load_2, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 311 'mux' 'tmp_62' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 312 [1/2] (3.25ns)   --->   "%regions_4_load_3 = load i12 %regions_4_addr_11" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 312 'load' 'regions_4_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 313 [1/2] (3.25ns)   --->   "%regions_5_load_3 = load i12 %regions_5_addr_3" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 313 'load' 'regions_5_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 314 [1/1] (1.58ns)   --->   "%tmp_63 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_3, i32 %regions_5_load_3, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 314 'mux' 'tmp_63' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [2/2] (3.25ns)   --->   "%regions_4_load_4 = load i12 %regions_4_addr_12" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 315 'load' 'regions_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 316 [2/2] (3.25ns)   --->   "%regions_5_load_4 = load i12 %regions_5_addr_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 316 'load' 'regions_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 317 [2/2] (3.25ns)   --->   "%regions_4_load_5 = load i12 %regions_4_addr_13" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 317 'load' 'regions_4_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 318 [2/2] (3.25ns)   --->   "%regions_5_load_5 = load i12 %regions_5_addr_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 318 'load' 'regions_5_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 3> <Delay = 4.84>
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%or_ln725_5 = or i12 %shl_ln725, i12 6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 319 'or' 'or_ln725_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln725_8 = zext i12 %or_ln725_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 320 'zext' 'zext_ln725_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%regions_addr_14 = getelementptr i32 %regions, i64 0, i64 %zext_ln725_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 321 'getelementptr' 'regions_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%or_ln725_6 = or i12 %shl_ln725, i12 7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 322 'or' 'or_ln725_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln725_9 = zext i12 %or_ln725_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 323 'zext' 'zext_ln725_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%regions_addr_15 = getelementptr i32 %regions, i64 0, i64 %zext_ln725_9" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 324 'getelementptr' 'regions_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%regions_1_addr_7 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln725_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 325 'getelementptr' 'regions_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%regions_1_addr_8 = getelementptr i32 %regions_1, i64 0, i64 %zext_ln725_9" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 326 'getelementptr' 'regions_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%regions_2_addr_14 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln725_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 327 'getelementptr' 'regions_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%regions_2_addr_15 = getelementptr i32 %regions_2, i64 0, i64 %zext_ln725_9" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 328 'getelementptr' 'regions_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%regions_3_addr_6 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln725_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 329 'getelementptr' 'regions_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%regions_3_addr_7 = getelementptr i32 %regions_3, i64 0, i64 %zext_ln725_9" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 330 'getelementptr' 'regions_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%regions_4_addr_14 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln725_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 331 'getelementptr' 'regions_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%regions_4_addr_15 = getelementptr i32 %regions_4, i64 0, i64 %zext_ln725_9" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 332 'getelementptr' 'regions_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%regions_5_addr_6 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln725_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 333 'getelementptr' 'regions_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%regions_5_addr_7 = getelementptr i32 %regions_5, i64 0, i64 %zext_ln725_9" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 334 'getelementptr' 'regions_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 335 [1/2] (3.25ns)   --->   "%regions_load_4 = load i12 %regions_addr_12" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 335 'load' 'regions_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 336 [1/2] (3.25ns)   --->   "%regions_1_load_4 = load i12 %regions_1_addr_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 336 'load' 'regions_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 337 [1/1] (1.58ns)   --->   "%tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_4, i32 %regions_1_load_4, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 337 'mux' 'tmp_48' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/2] (3.25ns)   --->   "%regions_load_5 = load i12 %regions_addr_13" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 338 'load' 'regions_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 339 [1/2] (3.25ns)   --->   "%regions_1_load_5 = load i12 %regions_1_addr_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 339 'load' 'regions_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 340 [1/1] (1.58ns)   --->   "%tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_5, i32 %regions_1_load_5, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 340 'mux' 'tmp_49' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [2/2] (3.25ns)   --->   "%regions_load_6 = load i12 %regions_addr_14" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 341 'load' 'regions_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 342 [2/2] (3.25ns)   --->   "%regions_1_load_6 = load i12 %regions_1_addr_7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 342 'load' 'regions_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 343 [2/2] (3.25ns)   --->   "%regions_load_7 = load i12 %regions_addr_15" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 343 'load' 'regions_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 344 [2/2] (3.25ns)   --->   "%regions_1_load_7 = load i12 %regions_1_addr_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 344 'load' 'regions_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 345 [1/2] (3.25ns)   --->   "%regions_2_load_4 = load i12 %regions_2_addr_12" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 345 'load' 'regions_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 346 [1/2] (3.25ns)   --->   "%regions_3_load_4 = load i12 %regions_3_addr_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 346 'load' 'regions_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 347 [1/1] (1.58ns)   --->   "%tmp_56 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_4, i32 %regions_3_load_4, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 347 'mux' 'tmp_56' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/2] (3.25ns)   --->   "%regions_2_load_5 = load i12 %regions_2_addr_13" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 348 'load' 'regions_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 349 [1/2] (3.25ns)   --->   "%regions_3_load_5 = load i12 %regions_3_addr_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 349 'load' 'regions_3_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 350 [1/1] (1.58ns)   --->   "%tmp_57 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_5, i32 %regions_3_load_5, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 350 'mux' 'tmp_57' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [2/2] (3.25ns)   --->   "%regions_2_load_6 = load i12 %regions_2_addr_14" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 351 'load' 'regions_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 352 [2/2] (3.25ns)   --->   "%regions_3_load_6 = load i12 %regions_3_addr_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 352 'load' 'regions_3_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 353 [2/2] (3.25ns)   --->   "%regions_2_load_7 = load i12 %regions_2_addr_15" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 353 'load' 'regions_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 354 [2/2] (3.25ns)   --->   "%regions_3_load_7 = load i12 %regions_3_addr_7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 354 'load' 'regions_3_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 355 [1/2] (3.25ns)   --->   "%regions_4_load_4 = load i12 %regions_4_addr_12" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 355 'load' 'regions_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 356 [1/2] (3.25ns)   --->   "%regions_5_load_4 = load i12 %regions_5_addr_4" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 356 'load' 'regions_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 357 [1/1] (1.58ns)   --->   "%tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_4, i32 %regions_5_load_4, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 357 'mux' 'tmp_64' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/2] (3.25ns)   --->   "%regions_4_load_5 = load i12 %regions_4_addr_13" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 358 'load' 'regions_4_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 359 [1/2] (3.25ns)   --->   "%regions_5_load_5 = load i12 %regions_5_addr_5" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 359 'load' 'regions_5_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 360 [1/1] (1.58ns)   --->   "%tmp_65 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_5, i32 %regions_5_load_5, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 360 'mux' 'tmp_65' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 361 [2/2] (3.25ns)   --->   "%regions_4_load_6 = load i12 %regions_4_addr_14" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 361 'load' 'regions_4_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 362 [2/2] (3.25ns)   --->   "%regions_5_load_6 = load i12 %regions_5_addr_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 362 'load' 'regions_5_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 363 [2/2] (3.25ns)   --->   "%regions_4_load_7 = load i12 %regions_4_addr_15" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 363 'load' 'regions_4_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 364 [2/2] (3.25ns)   --->   "%regions_5_load_7 = load i12 %regions_5_addr_7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 364 'load' 'regions_5_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 4> <Delay = 5.84>
ST_7 : Operation 365 [1/2] (3.25ns)   --->   "%regions_load_6 = load i12 %regions_addr_14" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 365 'load' 'regions_load_6' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 366 [1/2] (3.25ns)   --->   "%regions_1_load_6 = load i12 %regions_1_addr_7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 366 'load' 'regions_1_load_6' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 367 [1/1] (1.58ns)   --->   "%tmp_50 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_6, i32 %regions_1_load_6, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 367 'mux' 'tmp_50' <Predicate = (accel_mode_read == 2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/2] (3.25ns)   --->   "%regions_load_7 = load i12 %regions_addr_15" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 368 'load' 'regions_load_7' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 369 [1/2] (3.25ns)   --->   "%regions_1_load_7 = load i12 %regions_1_addr_8" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 369 'load' 'regions_1_load_7' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 370 [1/1] (1.58ns)   --->   "%tmp_51 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_load_7, i32 %regions_1_load_7, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 370 'mux' 'tmp_51' <Predicate = (accel_mode_read == 2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 371 [1/2] (3.25ns)   --->   "%regions_2_load_6 = load i12 %regions_2_addr_14" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 371 'load' 'regions_2_load_6' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 372 [1/2] (3.25ns)   --->   "%regions_3_load_6 = load i12 %regions_3_addr_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 372 'load' 'regions_3_load_6' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 373 [1/1] (1.58ns)   --->   "%tmp_58 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_6, i32 %regions_3_load_6, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 373 'mux' 'tmp_58' <Predicate = (accel_mode_read == 2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 374 [1/2] (3.25ns)   --->   "%regions_2_load_7 = load i12 %regions_2_addr_15" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 374 'load' 'regions_2_load_7' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 375 [1/2] (3.25ns)   --->   "%regions_3_load_7 = load i12 %regions_3_addr_7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 375 'load' 'regions_3_load_7' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 376 [1/1] (1.58ns)   --->   "%tmp_59 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_2_load_7, i32 %regions_3_load_7, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 376 'mux' 'tmp_59' <Predicate = (accel_mode_read == 2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [1/2] (3.25ns)   --->   "%regions_4_load_6 = load i12 %regions_4_addr_14" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 377 'load' 'regions_4_load_6' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 378 [1/2] (3.25ns)   --->   "%regions_5_load_6 = load i12 %regions_5_addr_6" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 378 'load' 'regions_5_load_6' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 379 [1/1] (1.58ns)   --->   "%tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_6, i32 %regions_5_load_6, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 379 'mux' 'tmp_66' <Predicate = (accel_mode_read == 2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/2] (3.25ns)   --->   "%regions_4_load_7 = load i12 %regions_4_addr_15" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 380 'load' 'regions_4_load_7' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 381 [1/2] (3.25ns)   --->   "%regions_5_load_7 = load i12 %regions_5_addr_7" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 381 'load' 'regions_5_load_7' <Predicate = (accel_mode_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 382 [1/1] (1.58ns)   --->   "%tmp_67 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_4_load_7, i32 %regions_5_load_7, i1 %trunc_ln649" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 382 'mux' 'tmp_67' <Predicate = (accel_mode_read == 2)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%bitcast_ln725 = bitcast i32 %tmp_44" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 383 'bitcast' 'bitcast_ln725' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln725_1 = bitcast i32 %tmp_45" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 384 'bitcast' 'bitcast_ln725_1' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln725_2 = bitcast i32 %tmp_46" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 385 'bitcast' 'bitcast_ln725_2' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln725_3 = bitcast i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 386 'bitcast' 'bitcast_ln725_3' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%bitcast_ln725_4 = bitcast i32 %tmp_48" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 387 'bitcast' 'bitcast_ln725_4' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln725_5 = bitcast i32 %tmp_49" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 388 'bitcast' 'bitcast_ln725_5' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%bitcast_ln725_6 = bitcast i32 %tmp_50" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 389 'bitcast' 'bitcast_ln725_6' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%bitcast_ln725_7 = bitcast i32 %tmp_51" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 390 'bitcast' 'bitcast_ln725_7' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%bitcast_ln725_8 = bitcast i32 %tmp_52" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 391 'bitcast' 'bitcast_ln725_8' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (0.00ns)   --->   "%bitcast_ln725_9 = bitcast i32 %tmp_53" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 392 'bitcast' 'bitcast_ln725_9' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%bitcast_ln725_10 = bitcast i32 %tmp_54" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 393 'bitcast' 'bitcast_ln725_10' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%bitcast_ln725_11 = bitcast i32 %tmp_55" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 394 'bitcast' 'bitcast_ln725_11' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%bitcast_ln725_12 = bitcast i32 %tmp_56" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 395 'bitcast' 'bitcast_ln725_12' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "%bitcast_ln725_13 = bitcast i32 %tmp_57" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 396 'bitcast' 'bitcast_ln725_13' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%bitcast_ln725_14 = bitcast i32 %tmp_58" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 397 'bitcast' 'bitcast_ln725_14' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln725_15 = bitcast i32 %tmp_59" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 398 'bitcast' 'bitcast_ln725_15' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "%bitcast_ln725_16 = bitcast i32 %tmp_60" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 399 'bitcast' 'bitcast_ln725_16' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.00ns)   --->   "%bitcast_ln725_17 = bitcast i32 %tmp_61" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 400 'bitcast' 'bitcast_ln725_17' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln725_18 = bitcast i32 %tmp_62" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 401 'bitcast' 'bitcast_ln725_18' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln725_19 = bitcast i32 %tmp_63" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 402 'bitcast' 'bitcast_ln725_19' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln725_20 = bitcast i32 %tmp_64" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 403 'bitcast' 'bitcast_ln725_20' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln725_21 = bitcast i32 %tmp_65" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 404 'bitcast' 'bitcast_ln725_21' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln725_22 = bitcast i32 %tmp_66" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 405 'bitcast' 'bitcast_ln725_22' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln725_23 = bitcast i32 %tmp_67" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 406 'bitcast' 'bitcast_ln725_23' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln725_s = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln725_23, i32 %bitcast_ln725_22, i32 %bitcast_ln725_21, i32 %bitcast_ln725_20, i32 %bitcast_ln725_19, i32 %bitcast_ln725_18, i32 %bitcast_ln725_17, i32 %bitcast_ln725_16, i32 %bitcast_ln725_15, i32 %bitcast_ln725_14, i32 %bitcast_ln725_13, i32 %bitcast_ln725_12, i32 %bitcast_ln725_11, i32 %bitcast_ln725_10, i32 %bitcast_ln725_9, i32 %bitcast_ln725_8, i32 %bitcast_ln725_7, i32 %bitcast_ln725_6, i32 %bitcast_ln725_5, i32 %bitcast_ln725_4, i32 %bitcast_ln725_3, i32 %bitcast_ln725_2, i32 %bitcast_ln725_1, i32 %bitcast_ln725" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 407 'bitconcatenate' 'or_ln725_s' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 408 [1/1] (1.00ns)   --->   "%write_ln725 = write void @_ssdm_op_Write.ap_none.i768P0A, i768 %trainedRegion_o, i768 %or_ln725_s" [detector_solid/abs_solid_detector.cpp:725]   --->   Operation 408 'write' 'write_ln725' <Predicate = (accel_mode_read == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln727 = br void %if.end21" [detector_solid/abs_solid_detector.cpp:727]   --->   Operation 409 'br' 'br_ln727' <Predicate = (accel_mode_read == 2)> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end22"   --->   Operation 410 'br' 'br_ln0' <Predicate = (accel_mode_read != 1)> <Delay = 0.00>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%ret_ln729 = ret" [detector_solid/abs_solid_detector.cpp:729]   --->   Operation 411 'ret' 'ret_ln729' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 3.25>
ST_8 : Operation 412 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_2, i12 %regions_addr_2" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 412 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 413 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_3, i12 %regions_addr_3" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 413 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 414 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_10, i12 %regions_2_addr_2" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 414 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 415 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_11, i12 %regions_2_addr_3" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 415 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 416 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_18, i12 %regions_4_addr_2" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 416 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 417 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_19, i12 %regions_4_addr_3" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 417 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 2> <Delay = 3.25>
ST_9 : Operation 418 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_4, i12 %regions_addr_4" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 418 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 419 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_5, i12 %regions_addr_5" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 419 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 420 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_12, i12 %regions_2_addr_4" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 420 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 421 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_13, i12 %regions_2_addr_5" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 421 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 422 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_20, i12 %regions_4_addr_4" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 422 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 423 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_21, i12 %regions_4_addr_5" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 423 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 3> <Delay = 3.32>
ST_10 : Operation 424 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_6, i12 %regions_addr_6" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 424 'store' 'store_ln710' <Predicate = (!trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 425 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_7, i12 %regions_addr_7" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 425 'store' 'store_ln710' <Predicate = (!trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 426 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_14, i12 %regions_2_addr_6" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 426 'store' 'store_ln710' <Predicate = (!trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 427 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_15, i12 %regions_2_addr_7" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 427 'store' 'store_ln710' <Predicate = (!trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 428 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_22, i12 %regions_4_addr_6" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 428 'store' 'store_ln710' <Predicate = (!trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 429 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_23, i12 %regions_4_addr_7" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 429 'store' 'store_ln710' <Predicate = (!trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln710 = br void %arrayidx52.2.781.exit" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 430 'br' 'br_ln710' <Predicate = (!trunc_ln649)> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_6, i12 %regions_1_addr_14" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 431 'store' 'store_ln710' <Predicate = (trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 432 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_7, i12 %regions_1_addr_15" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 432 'store' 'store_ln710' <Predicate = (trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 433 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_14, i12 %regions_3_addr_14" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 433 'store' 'store_ln710' <Predicate = (trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 434 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_15, i12 %regions_3_addr_15" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 434 'store' 'store_ln710' <Predicate = (trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 435 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_22, i12 %regions_5_addr_14" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 435 'store' 'store_ln710' <Predicate = (trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 436 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_23, i12 %regions_5_addr_15" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 436 'store' 'store_ln710' <Predicate = (trunc_ln649)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln710 = br void %arrayidx52.2.781.exit" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 437 'br' 'br_ln710' <Predicate = (trunc_ln649)> <Delay = 0.00>
ST_10 : Operation 438 [1/1] (1.00ns)   --->   "%n_regions_in_read = read i8 @_ssdm_op_Read.ap_none.i8P0A, i8 %n_regions_in" [detector_solid/abs_solid_detector.cpp:711]   --->   Operation 438 'read' 'n_regions_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 439 [1/1] (0.00ns)   --->   "%n_regions_V_addr_1 = getelementptr i8 %n_regions_V, i64 0, i64 %zext_ln587" [detector_solid/abs_solid_detector.cpp:711]   --->   Operation 439 'getelementptr' 'n_regions_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 440 [1/1] (2.32ns)   --->   "%store_ln711 = store i8 %n_regions_in_read, i6 %n_regions_V_addr_1" [detector_solid/abs_solid_detector.cpp:711]   --->   Operation 440 'store' 'store_ln711' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_10 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln724 = br void %if.end22" [detector_solid/abs_solid_detector.cpp:724]   --->   Operation 441 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>

State 11 <SV = 1> <Delay = 3.25>
ST_11 : Operation 442 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_2, i12 %regions_1_addr_10" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 442 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 443 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_3, i12 %regions_1_addr_11" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 443 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 444 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_10, i12 %regions_3_addr_10" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 444 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 445 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_11, i12 %regions_3_addr_11" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 445 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 446 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_18, i12 %regions_5_addr_10" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 446 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 447 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_19, i12 %regions_5_addr_11" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 447 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 2> <Delay = 3.25>
ST_12 : Operation 448 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_4, i12 %regions_1_addr_12" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 448 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 449 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_5, i12 %regions_1_addr_13" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 449 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 450 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_12, i12 %regions_3_addr_12" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 450 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 451 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_13, i12 %regions_3_addr_13" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 451 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 452 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_20, i12 %regions_5_addr_12" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 452 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 453 [1/1] (3.25ns)   --->   "%store_ln710 = store i32 %bitcast_ln710_21, i12 %regions_5_addr_13" [detector_solid/abs_solid_detector.cpp:710]   --->   Operation 453 'store' 'store_ln710' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 5.89ns
The critical path consists of the following:
	wire read operation ('IORegionIdx_read', detector_solid/abs_solid_detector.cpp:649) on port 'IORegionIdx' (detector_solid/abs_solid_detector.cpp:649) [18]  (1 ns)
	'add' operation ('add_ln710', detector_solid/abs_solid_detector.cpp:710) [243]  (1.64 ns)
	'shl' operation ('shl_ln710', detector_solid/abs_solid_detector.cpp:710) [244]  (0 ns)
	'getelementptr' operation ('regions_addr', detector_solid/abs_solid_detector.cpp:710) [246]  (0 ns)
	'store' operation ('store_ln710', detector_solid/abs_solid_detector.cpp:710) of variable 'bitcast_ln710', detector_solid/abs_solid_detector.cpp:710 on array 'regions' [356]  (3.25 ns)

 <State 2>: 13.1ns
The critical path consists of the following:
	'call' operation ('call_ln728', detector_solid/abs_solid_detector.cpp:728) to 'runTestAfterInit' [60]  (13.1 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 4.84ns
The critical path consists of the following:
	'load' operation ('regions_load', detector_solid/abs_solid_detector.cpp:725) on array 'regions' [133]  (3.25 ns)
	'mux' operation ('tmp_44', detector_solid/abs_solid_detector.cpp:725) [135]  (1.59 ns)

 <State 5>: 4.84ns
The critical path consists of the following:
	'load' operation ('regions_load_2', detector_solid/abs_solid_detector.cpp:725) on array 'regions' [139]  (3.25 ns)
	'mux' operation ('tmp_46', detector_solid/abs_solid_detector.cpp:725) [141]  (1.59 ns)

 <State 6>: 4.84ns
The critical path consists of the following:
	'load' operation ('regions_load_4', detector_solid/abs_solid_detector.cpp:725) on array 'regions' [145]  (3.25 ns)
	'mux' operation ('tmp_48', detector_solid/abs_solid_detector.cpp:725) [147]  (1.59 ns)

 <State 7>: 5.84ns
The critical path consists of the following:
	'load' operation ('regions_load_6', detector_solid/abs_solid_detector.cpp:725) on array 'regions' [151]  (3.25 ns)
	'mux' operation ('tmp_50', detector_solid/abs_solid_detector.cpp:725) [153]  (1.59 ns)
	wire write operation ('write_ln725', detector_solid/abs_solid_detector.cpp:725) on port 'trainedRegion_o' (detector_solid/abs_solid_detector.cpp:725) [230]  (1 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln710', detector_solid/abs_solid_detector.cpp:710) of variable 'bitcast_ln710_2', detector_solid/abs_solid_detector.cpp:710 on array 'regions' [358]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln710', detector_solid/abs_solid_detector.cpp:710) of variable 'bitcast_ln710_4', detector_solid/abs_solid_detector.cpp:710 on array 'regions' [360]  (3.25 ns)

 <State 10>: 3.32ns
The critical path consists of the following:
	wire read operation ('n_regions_in_read', detector_solid/abs_solid_detector.cpp:711) on port 'n_regions_in' (detector_solid/abs_solid_detector.cpp:711) [408]  (1 ns)
	'store' operation ('store_ln711', detector_solid/abs_solid_detector.cpp:711) of variable 'n_regions_in_read', detector_solid/abs_solid_detector.cpp:711 on array 'n_regions_V' [410]  (2.32 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln710', detector_solid/abs_solid_detector.cpp:710) of variable 'bitcast_ln710_2', detector_solid/abs_solid_detector.cpp:710 on array 'regions_1' [384]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln710', detector_solid/abs_solid_detector.cpp:710) of variable 'bitcast_ln710_4', detector_solid/abs_solid_detector.cpp:710 on array 'regions_1' [386]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
