

================================================================
== Vitis HLS Report for 'aes_main'
================================================================
* Date:           Wed Apr 17 16:01:56 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1196|     2024|  11.960 us|  20.240 us|  1196|  2024|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_415_1     |     1107|     1911|  123 ~ 147|          -|          -|  9 ~ 13|        no|
        | + VITIS_LOOP_398_1    |       40|       40|         10|          -|          -|       4|        no|
        |  ++ VITIS_LOOP_401_2  |        8|        8|          2|          -|          -|       4|        no|
        |- shiftRowsLoop        |        8|       32|      2 ~ 8|          -|          -|       4|        no|
        | + VITIS_LOOP_296_1    |        0|        3|          1|          -|          -|   0 ~ 3|        no|
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 6 
6 --> 9 7 
7 --> 8 6 
8 --> 7 
9 --> 5 
10 --> 11 
11 --> 16 12 15 
12 --> 13 
13 --> 14 
14 --> 15 14 
15 --> 11 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1"   --->   Operation 17 'alloca' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%roundKey = alloca i64 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:410]   --->   Operation 18 'alloca' 'roundKey' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2, i8 %expandedKey, i8 %roundKey"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln415 = store i4 1, i4 %i_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 20 'store' 'store_ln415' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2, i8 %expandedKey, i8 %roundKey"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_308_1, i8 %state, i8 %roundKey"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%nbrRounds_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %nbrRounds"   --->   Operation 23 'read' 'nbrRounds_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_308_1, i8 %state, i8 %roundKey"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln415 = br void %for.inc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 25 'br' 'br_ln415' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%i = load i4 %i_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 26 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln415 = icmp_ult  i4 %i, i4 %nbrRounds_read" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 27 'icmp' 'icmp_ln415' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 13, i64 0"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln415 = br i1 %icmp_ln415, void %for.inc.i39.preheader, void %for.inc.split" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 29 'br' 'br_ln415' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:408]   --->   Operation 30 'specloopname' 'specloopname_ln408' <Predicate = (icmp_ln415)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln398 = br void %VITIS_LOOP_401_2.i10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 31 'br' 'br_ln398' <Predicate = (icmp_ln415)> <Delay = 1.58>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1"   --->   Operation 32 'alloca' 'i_9' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21, i4 %nbrRounds_read, i8 %expandedKey, i8 %roundKey"   --->   Operation 33 'call' 'call_ln0' <Predicate = (!icmp_ln415)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_276_1, i8 %state, i8 %sbox"   --->   Operation 34 'call' 'call_ln0' <Predicate = (!icmp_ln415)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln285 = store i3 0, i3 %i_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 35 'store' 'store_ln285' <Predicate = (!icmp_ln415)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.32>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%i_8 = phi i3 %add_ln398_1, void %for.inc8.i24, i3 0, void %for.inc.split" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 36 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln398_1 = zext i3 %i_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 37 'zext' 'zext_ln398_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.13ns)   --->   "%icmp_ln398 = icmp_eq  i3 %i_8, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 38 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 39 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln398_1 = add i3 %i_8, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 40 'add' 'add_ln398_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %VITIS_LOOP_401_2.i10.split, void %_Z14createRoundKeyPhS_.exit25" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 41 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396]   --->   Operation 42 'specloopname' 'specloopname_ln396' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_45 = trunc i3 %i_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 43 'trunc' 'empty_45' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_45, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 44 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i4 %tmp_s" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 45 'zext' 'zext_ln401' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln401 = br void %for.inc.i21" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 46 'br' 'br_ln401' <Predicate = (!icmp_ln398)> <Delay = 1.58>
ST_6 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln418 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:418]   --->   Operation 47 'call' 'call_ln418' <Predicate = (icmp_ln398)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln415 = add i4 %i, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 48 'add' 'add_ln415' <Predicate = (icmp_ln398)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln415 = store i4 %add_ln415, i4 %i_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 49 'store' 'store_ln415' <Predicate = (icmp_ln398)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 5.16>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%j = phi i3 %add_ln401, void %for.inc.i21.split, i3 0, void %VITIS_LOOP_401_2.i10.split" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 50 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.13ns)   --->   "%icmp_ln401 = icmp_eq  i3 %j, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 51 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 52 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.65ns)   --->   "%add_ln401 = add i3 %j, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 53 'add' 'add_ln401' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln401 = br i1 %icmp_ln401, void %for.inc.i21.split, void %for.inc8.i24" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 54 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3, i4 %i, i1 0, i3 %j" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 55 'bitconcatenate' 'tmp1' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.91ns)   --->   "%add_ln402 = add i8 %tmp1, i8 %zext_ln401" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 56 'add' 'add_ln402' <Predicate = (!icmp_ln401)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i8 %add_ln402" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 57 'zext' 'zext_ln402' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%expandedKey_addr = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln402" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 58 'getelementptr' 'expandedKey_addr' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (3.25ns)   --->   "%expandedKey_load_7 = load i8 %expandedKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 59 'load' 'expandedKey_load_7' <Predicate = (!icmp_ln401)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln402 = trunc i3 %j" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 60 'trunc' 'trunc_ln402' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln402_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln402, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 61 'bitconcatenate' 'shl_ln402_1' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln402_2 = add i4 %shl_ln402_1, i4 %zext_ln398_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 62 'add' 'add_ln402_2' <Predicate = (!icmp_ln401)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln398 = br void %VITIS_LOOP_401_2.i10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 63 'br' 'br_ln398' <Predicate = (icmp_ln401)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396]   --->   Operation 64 'specloopname' 'specloopname_ln396' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/2] (3.25ns)   --->   "%expandedKey_load_7 = load i8 %expandedKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 65 'load' 'expandedKey_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln402_2 = zext i4 %add_ln402_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 66 'zext' 'zext_ln402_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr i8 %roundKey, i64 0, i64 %zext_ln402_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 67 'getelementptr' 'roundKey_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (2.32ns)   --->   "%store_ln402 = store i8 %expandedKey_load_7, i4 %roundKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 68 'store' 'store_ln402' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln401 = br void %for.inc.i21" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 69 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln418 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:418]   --->   Operation 70 'call' 'call_ln418' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln415 = br void %for.inc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 71 'br' 'br_ln415' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21, i4 %nbrRounds_read, i8 %expandedKey, i8 %roundKey"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_276_1, i8 %state, i8 %sbox"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln285 = br void %for.inc.i53" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 74 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.32>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%i_10 = load i3 %i_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 75 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (1.13ns)   --->   "%icmp_ln285 = icmp_eq  i3 %i_10, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 76 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 77 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (1.65ns)   --->   "%i_12 = add i3 %i_10, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 78 'add' 'i_12' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln285, void %for.inc.i53.split, void %for.inc.i66.preheader" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 79 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln286 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_22" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:286]   --->   Operation 80 'specpipeline' 'specpipeline_ln286' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282]   --->   Operation 81 'specloopname' 'specloopname_ln282' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln287 = trunc i3 %i_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 82 'trunc' 'trunc_ln287' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln287, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 83 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i4 %shl_ln1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 84 'zext' 'zext_ln287' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln287" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 85 'getelementptr' 'state_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.95ns)   --->   "%icmp_ln296 = icmp_eq  i2 %trunc_ln287, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 86 'icmp' 'icmp_ln296' <Predicate = (!icmp_ln285)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296, void %for.body.lr.ph.i.i, void %_Z8shiftRowPhh.exit.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 87 'br' 'br_ln296' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln300 = or i4 %shl_ln1, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 88 'or' 'or_ln300' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i4 %or_ln300" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 89 'zext' 'zext_ln300' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr i8 %state, i64 0, i64 %zext_ln300" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 90 'getelementptr' 'state_addr_6' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 0.00>
ST_11 : Operation 91 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 91 'load' 'state_load' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 92 [2/2] (2.32ns)   --->   "%state_load_5 = load i4 %state_addr_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 92 'load' 'state_load_5' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_308_12, i8 %state, i8 %roundKey"   --->   Operation 93 'call' 'call_ln0' <Predicate = (icmp_ln285)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 2.32>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%add_ptr_i_sum743 = or i4 %shl_ln1, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 94 'or' 'add_ptr_i_sum743' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%add_ptr_i_sum743_cast = zext i4 %add_ptr_i_sum743" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 95 'zext' 'add_ptr_i_sum743_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr i8 %state, i64 0, i64 %add_ptr_i_sum743_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 96 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%add_ptr_i_sum764 = or i4 %shl_ln1, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 97 'or' 'add_ptr_i_sum764' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%add_ptr_i_sum764_cast = zext i4 %add_ptr_i_sum764" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 98 'zext' 'add_ptr_i_sum764_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr i8 %state, i64 0, i64 %add_ptr_i_sum764_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 99 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 100 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 101 [1/2] (2.32ns)   --->   "%state_load_5 = load i4 %state_addr_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 101 'load' 'state_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 102 [2/2] (2.32ns)   --->   "%state_load_6 = load i4 %state_addr_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 102 'load' 'state_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 103 [2/2] (2.32ns)   --->   "%state_load_7 = load i4 %state_addr_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 103 'load' 'state_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 8> <Delay = 2.32>
ST_13 : Operation 104 [1/2] (2.32ns)   --->   "%state_load_6 = load i4 %state_addr_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 104 'load' 'state_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 105 [1/2] (2.32ns)   --->   "%state_load_7 = load i4 %state_addr_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 105 'load' 'state_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 106 [1/1] (1.58ns)   --->   "%br_ln296 = br void %for.inc.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 106 'br' 'br_ln296' <Predicate = true> <Delay = 1.58>

State 14 <SV = 9> <Delay = 3.45>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%i_11 = phi i2 %add_ln296, void %for.inc.i.i.split, i2 0, void %for.body.lr.ph.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 107 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%empty_48 = phi i8 %tmp, void %for.inc.i.i.split, i8 %state_load_7, void %for.body.lr.ph.i.i"   --->   Operation 108 'phi' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%empty_49 = phi i8 %empty_48, void %for.inc.i.i.split, i8 %state_load_6, void %for.body.lr.ph.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 109 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%empty_50 = phi i8 %empty_49, void %for.inc.i.i.split, i8 %state_load_5, void %for.body.lr.ph.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 110 'phi' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = phi i8 %empty_50, void %for.inc.i.i.split, i8 %state_load, void %for.body.lr.ph.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 111 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i2 %i_11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 112 'zext' 'zext_ln296' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (1.13ns)   --->   "%icmp_ln296_2 = icmp_eq  i3 %zext_ln296, i3 %i_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 113 'icmp' 'icmp_ln296_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0"   --->   Operation 114 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (1.56ns)   --->   "%add_ln296 = add i2 %i_11, i2 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 115 'add' 'add_ln296' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296_2, void %for.inc.i.i.split, void %for.end10.loopexit.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 116 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:293]   --->   Operation 117 'specloopname' 'specloopname_ln293' <Predicate = (!icmp_ln296_2)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln296 = br void %for.inc.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 118 'br' 'br_ln296' <Predicate = (!icmp_ln296_2)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln300 = store i8 %tmp, i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 119 'store' 'store_ln300' <Predicate = (icmp_ln296_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 120 [1/1] (2.32ns)   --->   "%store_ln300 = store i8 %empty_50, i4 %state_addr_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 120 'store' 'store_ln300' <Predicate = (icmp_ln296_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 10> <Delay = 2.32>
ST_15 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln300 = store i8 %empty_49, i4 %state_addr_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 121 'store' 'store_ln300' <Predicate = (!icmp_ln296)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 122 [1/1] (2.32ns)   --->   "%store_ln300 = store i8 %empty_48, i4 %state_addr_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 122 'store' 'store_ln300' <Predicate = (!icmp_ln296)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln303 = br void %_Z8shiftRowPhh.exit.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:303]   --->   Operation 123 'br' 'br_ln303' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln285 = store i3 %i_12, i3 %i_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 124 'store' 'store_ln285' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln285 = br void %for.inc.i53" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 125 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_308_12, i8 %state, i8 %roundKey"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln425 = ret" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:425]   --->   Operation 127 'ret' 'ret_ln425' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'store' operation ('store_ln415', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415) of constant 1 on local variable 'i' [10]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.89ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398) with incoming values : ('add_ln398_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398) [21]  (1.59 ns)
	blocking operation 1.3 ns on control path)

 <State 6>: 3.32ns
The critical path consists of the following:
	'add' operation ('add_ln415', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415) [57]  (1.74 ns)
	'store' operation ('store_ln415', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415) of variable 'add_ln415', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415 on local variable 'i' [58]  (1.59 ns)

 <State 7>: 5.17ns
The critical path consists of the following:
	'phi' operation ('j', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401) with incoming values : ('add_ln401', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401) [34]  (0 ns)
	'add' operation ('add_ln402', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402) [42]  (1.92 ns)
	'getelementptr' operation ('expandedKey_addr', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402) [44]  (0 ns)
	'load' operation ('expandedKey_load_7', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402) on array 'expandedKey' [45]  (3.25 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('expandedKey_load_7', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402) on array 'expandedKey' [45]  (3.25 ns)
	'store' operation ('store_ln402', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402) of variable 'expandedKey_load_7', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402 on array 'roundKey', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:410 [51]  (2.32 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('i', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287) on local variable 'i' [67]  (0 ns)
	'getelementptr' operation ('state', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287) [78]  (0 ns)
	'load' operation ('state_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) on array 'state' [91]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) on array 'state' [91]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load_6', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) on array 'state' [93]  (2.32 ns)

 <State 14>: 3.45ns
The critical path consists of the following:
	'phi' operation ('tmp', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) with incoming values : ('state_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) ('state_load_5', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) ('state_load_6', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) ('state_load_7', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) [101]  (0 ns)
	'store' operation ('store_ln300', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) of variable 'tmp', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300 on array 'state' [111]  (2.32 ns)
	blocking operation 1.13 ns on control path)

 <State 15>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln300', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300) of variable 'empty_49', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300 on array 'state' [113]  (2.32 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
