
app6410.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e3a00207 	mov	r0, #1879048192	; 0x70000000
   4:	e3800013 	orr	r0, r0, #19
   8:	ee0f0f92 	mcr	15, 0, r0, cr15, cr2, {4}
   c:	e59f0018 	ldr	r0, [pc, #24]	; 2c <halt+0x4>
  10:	e3a01000 	mov	r1, #0
  14:	e5801000 	str	r1, [r0]
  18:	e3a0da02 	mov	sp, #8192	; 0x2000
  1c:	eb000003 	bl	30 <clock_init>
  20:	eb000042 	bl	130 <led_init>
  24:	eb000068 	bl	1cc <uart0_init>

00000028 <halt>:
  28:	eafffffe 	b	28 <halt>
  2c:	7e004000 	cdpvc	0, 0, cr4, cr0, cr0, {0}

00000030 <clock_init>:
  30:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  34:	e28db000 	add	fp, sp, #0
  38:	e59f3088 	ldr	r3, [pc, #136]	; c8 <clock_init+0x98>
  3c:	e59f2088 	ldr	r2, [pc, #136]	; cc <clock_init+0x9c>
  40:	e5832000 	str	r2, [r3]
  44:	e59f3084 	ldr	r3, [pc, #132]	; d0 <clock_init+0xa0>
  48:	e59f207c 	ldr	r2, [pc, #124]	; cc <clock_init+0x9c>
  4c:	e5832000 	str	r2, [r3]
  50:	e59f307c 	ldr	r3, [pc, #124]	; d4 <clock_init+0xa4>
  54:	e59f2070 	ldr	r2, [pc, #112]	; cc <clock_init+0x9c>
  58:	e5832000 	str	r2, [r3]
  5c:	e59f3074 	ldr	r3, [pc, #116]	; d8 <clock_init+0xa8>
  60:	e5933000 	ldr	r3, [r3]
  64:	e59f206c 	ldr	r2, [pc, #108]	; d8 <clock_init+0xa8>
  68:	e3c330c0 	bic	r3, r3, #192	; 0xc0
  6c:	e5823000 	str	r3, [r2]
  70:	e1a00000 	nop			; (mov r0, r0)
  74:	e59f305c 	ldr	r3, [pc, #92]	; d8 <clock_init+0xa8>
  78:	e5933000 	ldr	r3, [r3]
  7c:	e2033c0f 	and	r3, r3, #3840	; 0xf00
  80:	e3530000 	cmp	r3, #0
  84:	1afffffa 	bne	74 <clock_init+0x44>
  88:	e59f304c 	ldr	r3, [pc, #76]	; dc <clock_init+0xac>
  8c:	e59f204c 	ldr	r2, [pc, #76]	; e0 <clock_init+0xb0>
  90:	e5832000 	str	r2, [r3]
  94:	e59f3048 	ldr	r3, [pc, #72]	; e4 <clock_init+0xb4>
  98:	e59f2048 	ldr	r2, [pc, #72]	; e8 <clock_init+0xb8>
  9c:	e5832000 	str	r2, [r3]
  a0:	e59f3044 	ldr	r3, [pc, #68]	; ec <clock_init+0xbc>
  a4:	e59f203c 	ldr	r2, [pc, #60]	; e8 <clock_init+0xb8>
  a8:	e5832000 	str	r2, [r3]
  ac:	e59f303c 	ldr	r3, [pc, #60]	; f0 <clock_init+0xc0>
  b0:	e3a02003 	mov	r2, #3
  b4:	e5832000 	str	r2, [r3]
  b8:	e1a00000 	nop			; (mov r0, r0)
  bc:	e28bd000 	add	sp, fp, #0
  c0:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
  c4:	e12fff1e 	bx	lr
  c8:	7e00f000 	cdpvc	0, 0, cr15, cr0, cr0, {0}
  cc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
  d0:	7e00f004 	cdpvc	0, 0, cr15, cr0, cr4, {0}
  d4:	7e00f008 	cdpvc	0, 0, cr15, cr0, cr8, {0}
  d8:	7e00f900 	vmlavc.f16	s30, s0, s0	; <UNPREDICTABLE>
  dc:	7e00f020 	cdpvc	0, 0, cr15, cr0, cr0, {1}
  e0:	00003310 	andeq	r3, r0, r0, lsl r3
  e4:	7e00f00c 	cdpvc	0, 0, cr15, cr0, cr12, {0}
  e8:	82150601 	andshi	r0, r5, #1048576	; 0x100000
  ec:	7e00f010 	mcrvc	0, 0, pc, cr0, cr0, {0}	; <UNPREDICTABLE>
  f0:	7e00f01c 	mcrvc	0, 0, pc, cr0, cr12, {0}	; <UNPREDICTABLE>

000000f4 <delay>:
  f4:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  f8:	e28db000 	add	fp, sp, #0
  fc:	e24dd00c 	sub	sp, sp, #12
 100:	e3a03801 	mov	r3, #65536	; 0x10000
 104:	e50b3008 	str	r3, [fp, #-8]
 108:	e1a00000 	nop			; (mov r0, r0)
 10c:	e51b3008 	ldr	r3, [fp, #-8]
 110:	e2432001 	sub	r2, r3, #1
 114:	e50b2008 	str	r2, [fp, #-8]
 118:	e3530000 	cmp	r3, #0
 11c:	1afffffa 	bne	10c <delay+0x18>
 120:	e1a00000 	nop			; (mov r0, r0)
 124:	e28bd000 	add	sp, fp, #0
 128:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 12c:	e12fff1e 	bx	lr

00000130 <led_init>:
 130:	e92d4800 	push	{fp, lr}
 134:	e28db004 	add	fp, sp, #4
 138:	e24dd008 	sub	sp, sp, #8
 13c:	e3a03000 	mov	r3, #0
 140:	e50b3008 	str	r3, [fp, #-8]
 144:	e59f304c 	ldr	r3, [pc, #76]	; 198 <led_init+0x68>
 148:	e5933000 	ldr	r3, [r3]
 14c:	e1a03803 	lsl	r3, r3, #16
 150:	e1a03823 	lsr	r3, r3, #16
 154:	e59f203c 	ldr	r2, [pc, #60]	; 198 <led_init+0x68>
 158:	e3833411 	orr	r3, r3, #285212672	; 0x11000000
 15c:	e3833811 	orr	r3, r3, #1114112	; 0x110000
 160:	e5823000 	str	r3, [r2]
 164:	e59f3030 	ldr	r3, [pc, #48]	; 19c <led_init+0x6c>
 168:	e5932000 	ldr	r2, [r3]
 16c:	e59f302c 	ldr	r3, [pc, #44]	; 1a0 <led_init+0x70>
 170:	e0033002 	and	r3, r3, r2
 174:	e59f2020 	ldr	r2, [pc, #32]	; 19c <led_init+0x6c>
 178:	e3833050 	orr	r3, r3, #80	; 0x50
 17c:	e5823000 	str	r3, [r2]
 180:	ebffffdb 	bl	f4 <delay>
 184:	e3a03000 	mov	r3, #0
 188:	e1a00003 	mov	r0, r3
 18c:	e24bd004 	sub	sp, fp, #4
 190:	e8bd4800 	pop	{fp, lr}
 194:	e12fff1e 	bx	lr
 198:	7f008800 	svcvc	0x00008800
 19c:	7f008808 	svcvc	0x00008808
 1a0:	0000ff0f 	andeq	pc, r0, pc, lsl #30

000001a4 <led_set>:
 1a4:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 1a8:	e28db000 	add	fp, sp, #0
 1ac:	e24dd00c 	sub	sp, sp, #12
 1b0:	e50b0008 	str	r0, [fp, #-8]
 1b4:	e50b100c 	str	r1, [fp, #-12]
 1b8:	e3a03000 	mov	r3, #0
 1bc:	e1a00003 	mov	r0, r3
 1c0:	e28bd000 	add	sp, fp, #0
 1c4:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 1c8:	e12fff1e 	bx	lr

000001cc <uart0_init>:
 1cc:	e92d4800 	push	{fp, lr}
 1d0:	e28db004 	add	fp, sp, #4
 1d4:	e59f3070 	ldr	r3, [pc, #112]	; 24c <uart0_init+0x80>
 1d8:	e5933000 	ldr	r3, [r3]
 1dc:	e59f2068 	ldr	r2, [pc, #104]	; 24c <uart0_init+0x80>
 1e0:	e3c330ff 	bic	r3, r3, #255	; 0xff
 1e4:	e5823000 	str	r3, [r2]
 1e8:	e59f305c 	ldr	r3, [pc, #92]	; 24c <uart0_init+0x80>
 1ec:	e5933000 	ldr	r3, [r3]
 1f0:	e59f2054 	ldr	r2, [pc, #84]	; 24c <uart0_init+0x80>
 1f4:	e3833022 	orr	r3, r3, #34	; 0x22
 1f8:	e5823000 	str	r3, [r2]
 1fc:	e59f304c 	ldr	r3, [pc, #76]	; 250 <uart0_init+0x84>
 200:	e3a02003 	mov	r2, #3
 204:	e5832000 	str	r2, [r3]
 208:	e59f3044 	ldr	r3, [pc, #68]	; 254 <uart0_init+0x88>
 20c:	e3a02005 	mov	r2, #5
 210:	e5832000 	str	r2, [r3]
 214:	e59f303c 	ldr	r3, [pc, #60]	; 258 <uart0_init+0x8c>
 218:	e3a02001 	mov	r2, #1
 21c:	e5832000 	str	r2, [r3]
 220:	e59f3034 	ldr	r3, [pc, #52]	; 25c <uart0_init+0x90>
 224:	e3a02023 	mov	r2, #35	; 0x23
 228:	e5832000 	str	r2, [r3]
 22c:	e59f302c 	ldr	r3, [pc, #44]	; 260 <uart0_init+0x94>
 230:	e3a02001 	mov	r2, #1
 234:	e5832000 	str	r2, [r3]
 238:	e59f3024 	ldr	r3, [pc, #36]	; 264 <uart0_init+0x98>
 23c:	e20330ff 	and	r3, r3, #255	; 0xff
 240:	e1a00003 	mov	r0, r3
 244:	eb00002a 	bl	2f4 <putchar>
 248:	eafffffa 	b	238 <uart0_init+0x6c>
 24c:	7f008000 	svcvc	0x00008000
 250:	7f005000 	svcvc	0x00005000
 254:	7f005004 	svcvc	0x00005004
 258:	7f005008 	svcvc	0x00005008
 25c:	7f005028 	svcvc	0x00005028
 260:	7f00502c 	svcvc	0x0000502c
 264:	00000344 	andeq	r0, r0, r4, asr #6

00000268 <uart1_init>:
 268:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 26c:	e28db000 	add	fp, sp, #0
 270:	e1a00000 	nop			; (mov r0, r0)
 274:	e28bd000 	add	sp, fp, #0
 278:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 27c:	e12fff1e 	bx	lr

00000280 <uart2_init>:
 280:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 284:	e28db000 	add	fp, sp, #0
 288:	e1a00000 	nop			; (mov r0, r0)
 28c:	e28bd000 	add	sp, fp, #0
 290:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 294:	e12fff1e 	bx	lr

00000298 <uart3_init>:
 298:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 29c:	e28db000 	add	fp, sp, #0
 2a0:	e1a00000 	nop			; (mov r0, r0)
 2a4:	e28bd000 	add	sp, fp, #0
 2a8:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 2ac:	e12fff1e 	bx	lr

000002b0 <getchar>:
 2b0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 2b4:	e28db000 	add	fp, sp, #0
 2b8:	e1a00000 	nop			; (mov r0, r0)
 2bc:	e59f3028 	ldr	r3, [pc, #40]	; 2ec <getchar+0x3c>
 2c0:	e5933000 	ldr	r3, [r3]
 2c4:	e203307f 	and	r3, r3, #127	; 0x7f
 2c8:	e3530000 	cmp	r3, #0
 2cc:	0afffffa 	beq	2bc <getchar+0xc>
 2d0:	e59f3018 	ldr	r3, [pc, #24]	; 2f0 <getchar+0x40>
 2d4:	e5933000 	ldr	r3, [r3]
 2d8:	e20330ff 	and	r3, r3, #255	; 0xff
 2dc:	e1a00003 	mov	r0, r3
 2e0:	e28bd000 	add	sp, fp, #0
 2e4:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 2e8:	e12fff1e 	bx	lr
 2ec:	7f005018 	svcvc	0x00005018
 2f0:	7f005024 	svcvc	0x00005024

000002f4 <putchar>:
 2f4:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 2f8:	e28db000 	add	fp, sp, #0
 2fc:	e24dd00c 	sub	sp, sp, #12
 300:	e1a03000 	mov	r3, r0
 304:	e54b3005 	strb	r3, [fp, #-5]
 308:	e1a00000 	nop			; (mov r0, r0)
 30c:	e59f3028 	ldr	r3, [pc, #40]	; 33c <putchar+0x48>
 310:	e5933000 	ldr	r3, [r3]
 314:	e2033901 	and	r3, r3, #16384	; 0x4000
 318:	e3530000 	cmp	r3, #0
 31c:	1afffffa 	bne	30c <putchar+0x18>
 320:	e59f2018 	ldr	r2, [pc, #24]	; 340 <putchar+0x4c>
 324:	e55b3005 	ldrb	r3, [fp, #-5]
 328:	e5823000 	str	r3, [r2]
 32c:	e1a00000 	nop			; (mov r0, r0)
 330:	e28bd000 	add	sp, fp, #0
 334:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
 338:	e12fff1e 	bx	lr
 33c:	7f005018 	svcvc	0x00005018
 340:	7f005020 	svcvc	0x00005020

Disassembly of section .rodata:

00000344 <__bss_end__-0x10002>:
 344:	Address 0x0000000000000344 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_stack+0x1050d24>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	322d373a 	eorcc	r3, sp, #15204352	; 0xe80000
   c:	2d383130 	ldfcss	f3, [r8, #-192]!	; 0xffffff40
  10:	362d3271 			; <UNDEFINED> instruction: 0x362d3271
  14:	2e372029 	cdpcs	0, 3, cr2, cr7, cr9, {1}
  18:	20312e33 	eorscs	r2, r1, r3, lsr lr
  1c:	38313032 	ldmdacc	r1!, {r1, r4, r5, ip, sp}
  20:	32323630 	eorscc	r3, r2, #48, 12	; 0x3000000
  24:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  28:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  2c:	5b202965 	blpl	80a5c8 <_stack+0x78a5c8>
  30:	2f4d5241 	svccs	0x004d5241
  34:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xfffff29b
  38:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  3c:	622d372d 	eorvs	r3, sp, #11796480	; 0xb40000
  40:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  44:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  48:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  4c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  50:	30393136 	eorscc	r3, r9, r6, lsr r1
  54:	Address 0x0000000000000054 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002b41 	andeq	r2, r0, r1, asr #22
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000021 	andeq	r0, r0, r1, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	4d445437 	cfstrdmi	mvd5, [r4, #-220]	; 0xffffff24
  18:	02060049 	andeq	r0, r6, #73	; 0x49
  1c:	01090108 	tsteq	r9, r8, lsl #2
  20:	01140412 	tsteq	r4, r2, lsl r4
  24:	03170115 	tsteq	r7, #1073741829	; 0x40000005
  28:	011a0118 	tsteq	sl, r8, lsl r1
