# Reading pref.tcl
# do LSD_Projeto_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/ProjetoLSD_verFinal/Bin2BCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:11 on Jun 05,2023
# vcom -reportprogress 300 -93 -work work C:/ProjetoLSD_verFinal/Bin2BCD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Bin2BCD
# -- Compiling architecture Behavioral of Bin2BCD
# End time: 00:15:11 on Jun 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ProjetoLSD_verFinal/TimerAuxFSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:11 on Jun 05,2023
# vcom -reportprogress 300 -93 -work work C:/ProjetoLSD_verFinal/TimerAuxFSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TimerAuxFSM
# -- Compiling architecture Behavioral of TimerAuxFSM
# End time: 00:15:11 on Jun 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ProjetoLSD_verFinal/Reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:11 on Jun 05,2023
# vcom -reportprogress 300 -93 -work work C:/ProjetoLSD_verFinal/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Reg
# -- Compiling architecture Behavioral of Reg
# End time: 00:15:11 on Jun 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ProjetoLSD_verFinal/PaoTop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:11 on Jun 05,2023
# vcom -reportprogress 300 -93 -work work C:/ProjetoLSD_verFinal/PaoTop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PaoTop
# -- Compiling architecture Shell of PaoTop
# ** Error: (vcom-11) Could not find work.clkdividern.
# ** Error (suppressible): C:/ProjetoLSD_verFinal/PaoTop.vhd(42): (vcom-1195) Cannot find expanded name "work.ClkDividerN".
# ** Error: C:/ProjetoLSD_verFinal/PaoTop.vhd(42): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.maquinadepao.
# ** Error (suppressible): C:/ProjetoLSD_verFinal/PaoTop.vhd(49): (vcom-1195) Cannot find expanded name "work.MaquinaDePao".
# ** Error: C:/ProjetoLSD_verFinal/PaoTop.vhd(49): Unknown expanded name.
# -- Loading entity TimerAuxFSM
# ** Error: C:/ProjetoLSD_verFinal/PaoTop.vhd(70): (vcom-1436) Actual expression (prefix expression) of formal "reset" is not globally static.
# -- Loading entity Reg
# -- Loading entity Bin2BCD
# ** Error: (vcom-11) Could not find work.bin7segdecoder.
# ** Error (suppressible): C:/ProjetoLSD_verFinal/PaoTop.vhd(97): (vcom-1195) Cannot find expanded name "work.Bin7SegDecoder".
# ** Error: C:/ProjetoLSD_verFinal/PaoTop.vhd(97): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.bin7segdecoder.
# ** Error (suppressible): C:/ProjetoLSD_verFinal/PaoTop.vhd(102): (vcom-1195) Cannot find expanded name "work.Bin7SegDecoder".
# ** Error: C:/ProjetoLSD_verFinal/PaoTop.vhd(102): Unknown expanded name.
# ** Note: C:/ProjetoLSD_verFinal/PaoTop.vhd(107): VHDL Compiler exiting
# End time: 00:15:11 on Jun 05,2023, Elapsed time: 0:00:00
# Errors: 13, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./LSD_Projeto_run_msim_rtl_vhdl.do line 11
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/ProjetoLSD_verFinal/PaoTop.vhd}"
vcom -reportprogress 300 -work work C:/ProjetoLSD_verFinal/MaquinaDePao_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:16:54 on Jun 05,2023
# vcom -reportprogress 300 -work work C:/ProjetoLSD_verFinal/MaquinaDePao_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MaquinaDePao_tb
# -- Compiling architecture Behavioral of MaquinaDePao_tb
# End time: 00:16:54 on Jun 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.maquinadepao_tb
# vsim work.maquinadepao_tb 
# Start time: 00:16:59 on Jun 05,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.maquinadepao_tb(behavioral)
# ** Warning: (vsim-3473) Component instance "uut : MaquinaDePao" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /maquinadepao_tb File: C:/ProjetoLSD_verFinal/MaquinaDePao_tb.vhd
add wave -position end  sim:/maquinadepao_tb/reset
add wave -position end  sim:/maquinadepao_tb/clk
add wave -position end  sim:/maquinadepao_tb/clken
add wave -position end  sim:/maquinadepao_tb/start_stop
add wave -position end  sim:/maquinadepao_tb/timeExp
run
# ** Failure: End of simulation
#    Time: 230 ns  Iteration: 0  Process: /maquinadepao_tb/stimulus_process File: C:/ProjetoLSD_verFinal/MaquinaDePao_tb.vhd
# Break in Process stimulus_process at C:/ProjetoLSD_verFinal/MaquinaDePao_tb.vhd line 127
# End time: 00:59:02 on Jun 05,2023, Elapsed time: 0:42:03
# Errors: 1, Warnings: 1
