// Seed: 2056607126
macromodule module_0;
  wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input uwire id_7,
    output uwire id_8
    , id_11,
    output wire id_9
);
  supply1 id_12;
  supply1 id_13 = 1'd0;
  wire id_14;
  assign id_12 = 1;
  assign id_3  = id_11;
  module_0 modCall_1 ();
  wire id_15, id_16, id_17;
  wire id_18;
  assign id_9 = 1 !== 1;
  wire id_19;
  wire id_20;
endmodule
