# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu Jul 08 15:05:29 2021


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                          Ending                            |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|CLK                           top|CLK                           |     3.087            |     No paths         |     No paths         |     No paths                         
top|un1_ten_ms_inferred_clock     top|un1_ten_ms_inferred_clock     |     0.706            |     No paths         |     No paths         |     No paths                         
top|level_inferred_clock          top|CLK                           |     Diff grp         |     No paths         |     No paths         |     No paths                         
top|level_inferred_clock          top|level_inferred_clock          |     1.651            |     No paths         |     No paths         |     No paths                         
top|level2_inferred_clock         top|CLK                           |     Diff grp         |     No paths         |     No paths         |     No paths                         
top|level2_inferred_clock         top|level2_inferred_clock         |     1.615            |     No paths         |     No paths         |     No paths                         
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:BUT1
p:BUT2
p:LED0
p:LED1
p:LED2
p:LED3
p:LED4
p:LED5
p:LED6
p:LED7


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
