/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[3]);
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_0_9z = ~celloutsig_0_6z[1];
  assign celloutsig_0_10z = ~celloutsig_0_1z;
  assign celloutsig_1_4z = in_data[101] | ~(celloutsig_1_1z);
  assign celloutsig_0_0z = in_data[56] | in_data[11];
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ in_data[53]);
  assign celloutsig_0_8z = ~(celloutsig_0_6z[4] ^ celloutsig_0_0z);
  reg [2:0] _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 3'h0;
    else _10_ <= in_data[78:76];
  assign { _01_[2], _00_, _01_[0] } = _10_;
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } === { celloutsig_1_0z[3:1], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_12z[5:4], celloutsig_1_8z } === celloutsig_1_11z[3:1];
  assign celloutsig_0_12z = { in_data[2:1], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } > { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[144:140], celloutsig_1_0z } > in_data[181:173];
  assign celloutsig_0_31z = celloutsig_0_3z[7] & ~(celloutsig_0_27z);
  assign celloutsig_1_2z = celloutsig_1_0z[2:0] % { 1'h1, in_data[185:184] };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_11z } * in_data[160:155];
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, _01_[2], _00_, _01_[0] } * celloutsig_0_3z[5:0];
  assign celloutsig_1_3z = celloutsig_1_0z[1] ? in_data[116:110] : { in_data[110:109], celloutsig_1_1z, celloutsig_1_0z[3:2], 1'h0, celloutsig_1_0z[0] };
  assign celloutsig_0_14z = { celloutsig_0_13z[4:3], celloutsig_0_2z, celloutsig_0_6z } !== { celloutsig_0_3z[5:0], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = ~ in_data[109:101];
  assign celloutsig_0_32z = ~ { celloutsig_0_3z, celloutsig_0_24z };
  assign celloutsig_0_3z = ~ { in_data[24:18], celloutsig_0_2z };
  assign celloutsig_0_24z = & celloutsig_0_6z[5:2];
  assign celloutsig_0_27z = & { celloutsig_0_18z[4], celloutsig_0_18z[2:0], celloutsig_0_13z[6:1] };
  assign celloutsig_1_8z = ^ { celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_19z = ^ { celloutsig_1_3z[5:2], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[106:104], celloutsig_1_5z, celloutsig_1_1z } ~^ { celloutsig_1_2z[1:0], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[121:118] ^ in_data[148:145];
  assign { celloutsig_0_13z[3], celloutsig_0_13z[1], celloutsig_0_13z[2], celloutsig_0_13z[6:4] } = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, _01_[2], _00_, _01_[0] } ~^ { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_3z[4], celloutsig_0_0z, celloutsig_0_7z };
  assign { celloutsig_0_18z[0], celloutsig_0_18z[4], celloutsig_0_18z[2:1] } = ~ { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z };
  assign _01_[1] = _00_;
  assign celloutsig_0_13z[0] = 1'h1;
  assign celloutsig_0_18z[3] = celloutsig_0_18z[4];
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
