// Seed: 2669006414
module module_0 (
    input id_0,
    output reg id_1,
    input id_2,
    output id_3,
    inout id_4,
    input id_5,
    input id_6,
    output id_7
    , id_13,
    output logic id_8,
    input id_9,
    input id_10,
    input id_11,
    output logic id_12
);
  logic id_14, id_15;
  logic id_16;
  logic id_17;
  assign id_1 = 1;
  always @(negedge {id_4[1 : 1],
    ""
  })
  begin
    SystemTFIdentifier(!1'b0, id_6);
    if (1) id_8 = 1;
    else id_1 <= 1;
  end
endmodule
