// megafunction wizard: %RAM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: DRAM.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 18.1.0 Build 625 09/12/2018 SJ Lite Edition
// ************************************************************


//Copyright (C) 2018  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details.


//altsyncram CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone IV E" ENABLE_RUNTIME_MOD="NO" INIT_FILE="Data.mif" NUMWORDS_A=65536 OPERATION_MODE="SINGLE_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="UNREGISTERED" POWER_UP_UNINITIALIZED="FALSE" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=8 WIDTH_BYTEENA_A=1 WIDTHAD_A=16 address_a clock0 data_a q_a wren_a
//VERSION_BEGIN 18.1 cbx_altera_syncram_nd_impl 2018:09:12:13:04:24:SJ cbx_altsyncram 2018:09:12:13:04:24:SJ cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_stratixiii 2018:09:12:13:04:24:SJ cbx_stratixv 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=8 LPM_WIDTH=3 data enable eq
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 8 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  DRAM_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [2:0]  data;
	input   enable;
	output   [7:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [2:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [2:0]  data_wire;
	wire  enable_wire;
	wire  [7:0]  eq_node;
	wire  [7:0]  eq_wire;
	wire  [3:0]  w_anode415w;
	wire  [3:0]  w_anode432w;
	wire  [3:0]  w_anode442w;
	wire  [3:0]  w_anode452w;
	wire  [3:0]  w_anode462w;
	wire  [3:0]  w_anode472w;
	wire  [3:0]  w_anode482w;
	wire  [3:0]  w_anode492w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[7:0],
		eq_wire = {w_anode492w[3], w_anode482w[3], w_anode472w[3], w_anode462w[3], w_anode452w[3], w_anode442w[3], w_anode432w[3], w_anode415w[3]},
		w_anode415w = {(w_anode415w[2] & (~ data_wire[2])), (w_anode415w[1] & (~ data_wire[1])), (w_anode415w[0] & (~ data_wire[0])), enable_wire},
		w_anode432w = {(w_anode432w[2] & (~ data_wire[2])), (w_anode432w[1] & (~ data_wire[1])), (w_anode432w[0] & data_wire[0]), enable_wire},
		w_anode442w = {(w_anode442w[2] & (~ data_wire[2])), (w_anode442w[1] & data_wire[1]), (w_anode442w[0] & (~ data_wire[0])), enable_wire},
		w_anode452w = {(w_anode452w[2] & (~ data_wire[2])), (w_anode452w[1] & data_wire[1]), (w_anode452w[0] & data_wire[0]), enable_wire},
		w_anode462w = {(w_anode462w[2] & data_wire[2]), (w_anode462w[1] & (~ data_wire[1])), (w_anode462w[0] & (~ data_wire[0])), enable_wire},
		w_anode472w = {(w_anode472w[2] & data_wire[2]), (w_anode472w[1] & (~ data_wire[1])), (w_anode472w[0] & data_wire[0]), enable_wire},
		w_anode482w = {(w_anode482w[2] & data_wire[2]), (w_anode482w[1] & data_wire[1]), (w_anode482w[0] & (~ data_wire[0])), enable_wire},
		w_anode492w = {(w_anode492w[2] & data_wire[2]), (w_anode492w[1] & data_wire[1]), (w_anode492w[0] & data_wire[0]), enable_wire};
endmodule //DRAM_decode


//lpm_decode DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=8 LPM_WIDTH=3 data eq
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 8 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  DRAM_decode1
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [2:0]  data;
	output   [7:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [2:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [2:0]  data_wire;
	wire  [7:0]  eq_node;
	wire  [7:0]  eq_wire;
	wire  [3:0]  w_anode503w;
	wire  [3:0]  w_anode521w;
	wire  [3:0]  w_anode532w;
	wire  [3:0]  w_anode543w;
	wire  [3:0]  w_anode554w;
	wire  [3:0]  w_anode565w;
	wire  [3:0]  w_anode576w;
	wire  [3:0]  w_anode587w;

	assign
		data_wire = data,
		eq = eq_node,
		eq_node = eq_wire[7:0],
		eq_wire = {w_anode587w[3], w_anode576w[3], w_anode565w[3], w_anode554w[3], w_anode543w[3], w_anode532w[3], w_anode521w[3], w_anode503w[3]},
		w_anode503w = {(w_anode503w[2] & (~ data_wire[2])), (w_anode503w[1] & (~ data_wire[1])), (w_anode503w[0] & (~ data_wire[0])), 1'b1},
		w_anode521w = {(w_anode521w[2] & (~ data_wire[2])), (w_anode521w[1] & (~ data_wire[1])), (w_anode521w[0] & data_wire[0]), 1'b1},
		w_anode532w = {(w_anode532w[2] & (~ data_wire[2])), (w_anode532w[1] & data_wire[1]), (w_anode532w[0] & (~ data_wire[0])), 1'b1},
		w_anode543w = {(w_anode543w[2] & (~ data_wire[2])), (w_anode543w[1] & data_wire[1]), (w_anode543w[0] & data_wire[0]), 1'b1},
		w_anode554w = {(w_anode554w[2] & data_wire[2]), (w_anode554w[1] & (~ data_wire[1])), (w_anode554w[0] & (~ data_wire[0])), 1'b1},
		w_anode565w = {(w_anode565w[2] & data_wire[2]), (w_anode565w[1] & (~ data_wire[1])), (w_anode565w[0] & data_wire[0]), 1'b1},
		w_anode576w = {(w_anode576w[2] & data_wire[2]), (w_anode576w[1] & data_wire[1]), (w_anode576w[0] & (~ data_wire[0])), 1'b1},
		w_anode587w = {(w_anode587w[2] & data_wire[2]), (w_anode587w[1] & data_wire[1]), (w_anode587w[0] & data_wire[0]), 1'b1};
endmodule //DRAM_decode1


//lpm_mux DEVICE_FAMILY="Cyclone IV E" LPM_SIZE=8 LPM_WIDTH=8 LPM_WIDTHS=3 data result sel
//VERSION_BEGIN 18.1 cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ  VERSION_END

//synthesis_resources = lut 40 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  DRAM_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [63:0]  data;
	output   [7:0]  result;
	input   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [63:0]  data;
	tri0   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [7:0]  result_node;
	wire  [2:0]  sel_ffs_wire;
	wire  [2:0]  sel_node;
	wire  [7:0]  w_data1023w;
	wire  [3:0]  w_data1045w;
	wire  [3:0]  w_data1046w;
	wire  [7:0]  w_data1092w;
	wire  [3:0]  w_data1114w;
	wire  [3:0]  w_data1115w;
	wire  [7:0]  w_data607w;
	wire  [3:0]  w_data629w;
	wire  [3:0]  w_data630w;
	wire  [7:0]  w_data678w;
	wire  [3:0]  w_data700w;
	wire  [3:0]  w_data701w;
	wire  [7:0]  w_data747w;
	wire  [3:0]  w_data769w;
	wire  [3:0]  w_data770w;
	wire  [7:0]  w_data816w;
	wire  [3:0]  w_data838w;
	wire  [3:0]  w_data839w;
	wire  [7:0]  w_data885w;
	wire  [3:0]  w_data907w;
	wire  [3:0]  w_data908w;
	wire  [7:0]  w_data954w;
	wire  [3:0]  w_data976w;
	wire  [3:0]  w_data977w;
	wire  [1:0]  w_sel1047w;
	wire  [1:0]  w_sel1116w;
	wire  [1:0]  w_sel631w;
	wire  [1:0]  w_sel702w;
	wire  [1:0]  w_sel771w;
	wire  [1:0]  w_sel840w;
	wire  [1:0]  w_sel909w;
	wire  [1:0]  w_sel978w;

	assign
		result = result_node,
		result_node = {((sel_node[2] & (((w_data1115w[1] & w_sel1116w[0]) & (~ (((w_data1115w[0] & (~ w_sel1116w[1])) & (~ w_sel1116w[0])) | (w_sel1116w[1] & (w_sel1116w[0] | w_data1115w[2]))))) | ((((w_data1115w[0] & (~ w_sel1116w[1])) & (~ w_sel1116w[0])) | (w_sel1116w[1] & (w_sel1116w[0] | w_data1115w[2]))) & (w_data1115w[3] | (~ w_sel1116w[0]))))) | ((~ sel_node[2]) & (((w_data1114w[1] & w_sel1116w[0]) & (~ (((w_data1114w[0] & (~ w_sel1116w[1])) & (~ w_sel1116w[0])) | (w_sel1116w[1] & (w_sel1116w[0] | w_data1114w[2]))))) | ((((w_data1114w[0] & (~ w_sel1116w[1])) & (~ w_sel1116w[0])) | (w_sel1116w[1] & (w_sel1116w[0] | w_data1114w[2]))) & (w_data1114w[3] | (~ w_sel1116w[0])))))), ((sel_node[2] & (((w_data1046w[1] & w_sel1047w[0]) & (~ (((w_data1046w[0] & (~ w_sel1047w[1])) & (~ w_sel1047w[0])) | (w_sel1047w[1] & (w_sel1047w[0] | w_data1046w[2]))))) | ((((w_data1046w[0] & (~ w_sel1047w[1])) & (~ w_sel1047w[0])) | (w_sel1047w[1] & (w_sel1047w[0] | w_data1046w[2]))) & (w_data1046w[3] | (~ w_sel1047w[0]))))) | ((~ sel_node[2]) & (((w_data1045w[1] & w_sel1047w[0]) & (~ (((w_data1045w[0] & (~ w_sel1047w[1])) & (~ w_sel1047w[0])) | (w_sel1047w[1] & (w_sel1047w[0] | w_data1045w[2]))))) | ((((w_data1045w[0] & (~ w_sel1047w[1])) & (~ w_sel1047w[0])) | (w_sel1047w[1] & (w_sel1047w[0] | w_data1045w[2]))) & (w_data1045w[3] | (~ w_sel1047w[0])))))), ((sel_node[2] & (((w_data977w[1] & w_sel978w[0]) & (~ (((w_data977w[0] & (~ w_sel978w[1])) & (~ w_sel978w[0])) | (w_sel978w[1] & (w_sel978w[0] | w_data977w[2]))))) | ((((w_data977w[0] & (~ w_sel978w[1])) & (~ w_sel978w[0])) | (w_sel978w[1] & (w_sel978w[0] | w_data977w[2]))) & (w_data977w[3] | (~ w_sel978w[0]))))) | ((~ sel_node[2]) & (((w_data976w[1] & w_sel978w[0]) & (~ (((w_data976w[0] & (~ w_sel978w[1])) & (~ w_sel978w[0])) | (w_sel978w[1] & (w_sel978w[0] | w_data976w[2]))))) | ((((w_data976w[0] & (~ w_sel978w[1])) & (~ w_sel978w[0])) | (w_sel978w[1] & (w_sel978w[0] | w_data976w[2]))) & (w_data976w[3] | (~ w_sel978w[0])))))), ((sel_node[2] & (((w_data908w[1] & w_sel909w[0]) & (~ ((
(w_data908w[0] & (~ w_sel909w[1])) & (~ w_sel909w[0])) | (w_sel909w[1] & (w_sel909w[0] | w_data908w[2]))))) | ((((w_data908w[0] & (~ w_sel909w[1])) & (~ w_sel909w[0])) | (w_sel909w[1] & (w_sel909w[0] | w_data908w[2]))) & (w_data908w[3] | (~ w_sel909w[0]))))) | ((~ sel_node[2]) & (((w_data907w[1] & w_sel909w[0]) & (~ (((w_data907w[0] & (~ w_sel909w[1])) & (~ w_sel909w[0])) | (w_sel909w[1] & (w_sel909w[0] | w_data907w[2]))))) | ((((w_data907w[0] & (~ w_sel909w[1])) & (~ w_sel909w[0])) | (w_sel909w[1] & (w_sel909w[0] | w_data907w[2]))) & (w_data907w[3] | (~ w_sel909w[0])))))), ((sel_node[2] & (((w_data839w[1] & w_sel840w[0]) & (~ (((w_data839w[0] & (~ w_sel840w[1])) & (~ w_sel840w[0])) | (w_sel840w[1] & (w_sel840w[0] | w_data839w[2]))))) | ((((w_data839w[0] & (~ w_sel840w[1])) & (~ w_sel840w[0])) | (w_sel840w[1] & (w_sel840w[0] | w_data839w[2]))) & (w_data839w[3] | (~ w_sel840w[0]))))) | ((~ sel_node[2]) & (((w_data838w[1] & w_sel840w[0]) & (~ (((w_data838w[0] & (~ w_sel840w[1])) & (~ w_sel840w[0])) | (w_sel840w[1] & (w_sel840w[0] | w_data838w[2]))))) | ((((w_data838w[0] & (~ w_sel840w[1])) & (~ w_sel840w[0])) | (w_sel840w[1] & (w_sel840w[0] | w_data838w[2]))) & (w_data838w[3] | (~ w_sel840w[0])))))), ((sel_node[2] & (((w_data770w[1] & w_sel771w[0]) & (~ (((w_data770w[0] & (~ w_sel771w[1])) & (~ w_sel771w[0])) | (w_sel771w[1] & (w_sel771w[0] | w_data770w[2]))))) | ((((w_data770w[0] & (~ w_sel771w[1])) & (~ w_sel771w[0])) | (w_sel771w[1] & (w_sel771w[0] | w_data770w[2]))) & (w_data770w[3] | (~ w_sel771w[0]))))) | ((~ sel_node[2]) & (((w_data769w[1] & w_sel771w[0]) & (~ (((w_data769w[0] & (~ w_sel771w[1])) & (~ w_sel771w[0])) | (w_sel771w[1] & (w_sel771w[0] | w_data769w[2]))))) | ((((w_data769w[0] & (~ w_sel771w[1])) & (~ w_sel771w[0])) | (w_sel771w[1] & (w_sel771w[0] | w_data769w[2]))) & (w_data769w[3] | (~ w_sel771w[0])))))), ((sel_node[2] & (((w_data701w[1] & w_sel702w[0]) & (~ (((w_data701w[0] & (~ w_sel702w[1])) & (~ w_sel702w[0])) | (w_sel702w[1] & (w_sel702w[0] | w_data701w[2]))))) | ((((w_data701w[0] & (~ w_sel702w[1]
)) & (~ w_sel702w[0])) | (w_sel702w[1] & (w_sel702w[0] | w_data701w[2]))) & (w_data701w[3] | (~ w_sel702w[0]))))) | ((~ sel_node[2]) & (((w_data700w[1] & w_sel702w[0]) & (~ (((w_data700w[0] & (~ w_sel702w[1])) & (~ w_sel702w[0])) | (w_sel702w[1] & (w_sel702w[0] | w_data700w[2]))))) | ((((w_data700w[0] & (~ w_sel702w[1])) & (~ w_sel702w[0])) | (w_sel702w[1] & (w_sel702w[0] | w_data700w[2]))) & (w_data700w[3] | (~ w_sel702w[0])))))), ((sel_node[2] & (((w_data630w[1] & w_sel631w[0]) & (~ (((w_data630w[0] & (~ w_sel631w[1])) & (~ w_sel631w[0])) | (w_sel631w[1] & (w_sel631w[0] | w_data630w[2]))))) | ((((w_data630w[0] & (~ w_sel631w[1])) & (~ w_sel631w[0])) | (w_sel631w[1] & (w_sel631w[0] | w_data630w[2]))) & (w_data630w[3] | (~ w_sel631w[0]))))) | ((~ sel_node[2]) & (((w_data629w[1] & w_sel631w[0]) & (~ (((w_data629w[0] & (~ w_sel631w[1])) & (~ w_sel631w[0])) | (w_sel631w[1] & (w_sel631w[0] | w_data629w[2]))))) | ((((w_data629w[0] & (~ w_sel631w[1])) & (~ w_sel631w[0])) | (w_sel631w[1] & (w_sel631w[0] | w_data629w[2]))) & (w_data629w[3] | (~ w_sel631w[0]))))))},
		sel_ffs_wire = {sel[2:0]},
		sel_node = {sel_ffs_wire[2], sel[1:0]},
		w_data1023w = {data[62], data[54], data[46], data[38], data[30], data[22], data[14], data[6]},
		w_data1045w = w_data1023w[3:0],
		w_data1046w = w_data1023w[7:4],
		w_data1092w = {data[63], data[55], data[47], data[39], data[31], data[23], data[15], data[7]},
		w_data1114w = w_data1092w[3:0],
		w_data1115w = w_data1092w[7:4],
		w_data607w = {data[56], data[48], data[40], data[32], data[24], data[16], data[8], data[0]},
		w_data629w = w_data607w[3:0],
		w_data630w = w_data607w[7:4],
		w_data678w = {data[57], data[49], data[41], data[33], data[25], data[17], data[9], data[1]},
		w_data700w = w_data678w[3:0],
		w_data701w = w_data678w[7:4],
		w_data747w = {data[58], data[50], data[42], data[34], data[26], data[18], data[10], data[2]},
		w_data769w = w_data747w[3:0],
		w_data770w = w_data747w[7:4],
		w_data816w = {data[59], data[51], data[43], data[35], data[27], data[19], data[11], data[3]},
		w_data838w = w_data816w[3:0],
		w_data839w = w_data816w[7:4],
		w_data885w = {data[60], data[52], data[44], data[36], data[28], data[20], data[12], data[4]},
		w_data907w = w_data885w[3:0],
		w_data908w = w_data885w[7:4],
		w_data954w = {data[61], data[53], data[45], data[37], data[29], data[21], data[13], data[5]},
		w_data976w = w_data954w[3:0],
		w_data977w = w_data954w[7:4],
		w_sel1047w = sel_node[1:0],
		w_sel1116w = sel_node[1:0],
		w_sel631w = sel_node[1:0],
		w_sel702w = sel_node[1:0],
		w_sel771w = sel_node[1:0],
		w_sel840w = sel_node[1:0],
		w_sel909w = sel_node[1:0],
		w_sel978w = sel_node[1:0];
endmodule //DRAM_mux

//synthesis_resources = lut 56 M9K 64 reg 3 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  DRAM_altsyncram
	( 
	address_a,
	clock0,
	data_a,
	q_a,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [15:0]  address_a;
	input   clock0;
	input   [7:0]  data_a;
	output   [7:0]  q_a;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
	tri1   [7:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[2:0]	address_reg_a;
	wire  [7:0]   wire_decode3_eq;
	wire  [7:0]   wire_rden_decode_eq;
	wire  [7:0]   wire_mux2_result;
	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_48portadataout;
	wire  [0:0]   wire_ram_block1a_49portadataout;
	wire  [0:0]   wire_ram_block1a_50portadataout;
	wire  [0:0]   wire_ram_block1a_51portadataout;
	wire  [0:0]   wire_ram_block1a_52portadataout;
	wire  [0:0]   wire_ram_block1a_53portadataout;
	wire  [0:0]   wire_ram_block1a_54portadataout;
	wire  [0:0]   wire_ram_block1a_55portadataout;
	wire  [0:0]   wire_ram_block1a_56portadataout;
	wire  [0:0]   wire_ram_block1a_57portadataout;
	wire  [0:0]   wire_ram_block1a_58portadataout;
	wire  [0:0]   wire_ram_block1a_59portadataout;
	wire  [0:0]   wire_ram_block1a_60portadataout;
	wire  [0:0]   wire_ram_block1a_61portadataout;
	wire  [0:0]   wire_ram_block1a_62portadataout;
	wire  [0:0]   wire_ram_block1a_63portadataout;
	wire  [2:0]  address_a_sel;
	wire  [15:0]  address_a_wire;
	wire  [2:0]  rden_decode_addr_sel_a;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	DRAM_decode   decode3
	( 
	.data(address_a_wire[15:13]),
	.enable(wren_a),
	.eq(wire_decode3_eq));
	DRAM_decode1   rden_decode
	( 
	.data(rden_decode_addr_sel_a),
	.eq(wire_rden_decode_eq));
	DRAM_mux   mux2
	( 
	.data({wire_ram_block1a_63portadataout[0], wire_ram_block1a_62portadataout[0], wire_ram_block1a_61portadataout[0], wire_ram_block1a_60portadataout[0], wire_ram_block1a_59portadataout[0], wire_ram_block1a_58portadataout[0], wire_ram_block1a_57portadataout[0], wire_ram_block1a_56portadataout[0], wire_ram_block1a_55portadataout[0], wire_ram_block1a_54portadataout[0], wire_ram_block1a_53portadataout[0], wire_ram_block1a_52portadataout[0], wire_ram_block1a_51portadataout[0], wire_ram_block1a_50portadataout[0], wire_ram_block1a_49portadataout[0], wire_ram_block1a_48portadataout[0], wire_ram_block1a_47portadataout[0], wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0], wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0], wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0], wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0]
, wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]}),
	.result(wire_mux2_result),
	.sel(address_reg_a));
	cycloneive_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.init_file = "Data.mif",
		ram_block1a_0.init_file_layout = "port_a",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mem_init0 = 2048'h78F3E3FF0E0F800220003FF0478B85DBEC073833FE0002FE033D9D98327080003870783F8F0FE00000147E042F0C3D7711F7F9FF9C4CC6261D1CCFDC3FCFC000282EFC3FF303E40000FDBA093E00EF6021FFFFFE1EFFDE77398DCFFE514C80009C0EEC1FE303F01003FCDE37BC00FFC001F3FFFE0EFFFD793D86C7C7AB1300008E0C3F0FFB80FFF9E3FCDC3FF807FFC000747FFE0FFFFDA99F46E7C6D1EE2000CC0F3F07FDC07FFDF3FFF87FF08FEF8600003F8803FFFE89C7C273C730142000C78787C3FCE07FFFF7FDC87C001FC78FC000000001DD4F8CF4A273E43B618000C783CF92FCF05FFFFFF810F0031F833FF000000000100F8CF3A333F443FA8000,
		ram_block1a_0.mem_init1 = 2048'h1CE3FE041E0FBCC07FFFF7CFAC4642A5969911A00180017B8C8EFD87D94800001CF1FF060F8FFFFFFFEFE0450DEE22327FA997D001C0301BC8CE79C18AA980001471FF0387CBFFEFFE7FE0315731AFED35595F8019E8320B8CEF78E01ED600000678FFC186C33BFFFA7FC422BC669936D1E5AA4818FFFF1DFCC738F0B3960000CBBC1FF0A1F1FF7FF06F80F3BE61C2FF4227F80184FFDF8864473E71ED6D8000C38F0FECF030317DC30010629704906B461E4811D01B388666273F503DE4800081C7E3EC3C7800B7C00010E806C1A269AD1E0001F80200EEF2331F1028A18000C0EFE3FF3C1B000F800030E049FCECA02ED00023FE0002EEF3359F383D874000,
		ram_block1a_0.mem_init2 = 2048'h78FE383E621F80000006FA04CBC240D8D191E361F0DEFF8C8679CE70E29600003EFE1C3F271F80000080C896631BB66D20CC2E75A2AFF79C8779CCB178700000BE7E0C0FC7C7C00000FF6E06C88C1B7F769ABD27BE23F38E83794E10EA020000DF3F0607C7A1C20807B11A5DAC55ED0B2360754E1200C1CE6339E47C054A0000DFFF568161F0FFEF3F10EFABCC0F1B0BD896AF559A828C8A23BDE26C2B260000C3CFF1C0F4F87CFDE012EE07EE3055B25EA9E148070800C731BDE1AC238E0000E1CFF0E0747E11B80019EE899A5F0AD8624424A80580004338BCFB8F9F80000021E7FCFC3C3F0801003FF9C7322C5189621D74F001800073B09CFD87D5A80000,
		ram_block1a_0.mem_init3 = 2048'h3F1CF86F381F8001E604CD578D465AC1C32780014156003B0CE627CC26880000190E5F1F8E03C000E234711B160C2A97858AF664BD9000390CE723E803680000DF861F0F8C00FF08048EF74C9DEF22D481C7CF883634003B0C7223E0014400008FCB0F09EFC07FFE00EE3B76A4EF528714F3110F381C00191C7317EA85A00000C7F7838163C01BFF8B4E83E7EE4E0F0D2D59DB4FB65E7FB90E7393E400E40000E7F08060F030003FACDA8647ED222676518B7FA6E83E7E9D86B33DE603B60000E0FCE072F8300019D246FE5343A8B1744A2E23434DF7FE8C86790D421F18000070DCF0787F5C0000000D31DD2480C60E74EEE53A62FFFF9C8639D871D01A0000,
		ram_block1a_0.operation_mode = "single_port",
		ram_block1a_0.port_a_address_width = 13,
		ram_block1a_0.port_a_byte_enable_mask_width = 1,
		ram_block1a_0.port_a_byte_size = 1,
		ram_block1a_0.port_a_data_out_clear = "none",
		ram_block1a_0.port_a_data_out_clock = "none",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 8191,
		ram_block1a_0.port_a_logical_ram_depth = 65536,
		ram_block1a_0.port_a_logical_ram_width = 8,
		ram_block1a_0.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_0.power_up_uninitialized = "false",
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.init_file = "Data.mif",
		ram_block1a_1.init_file_layout = "port_a",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mem_init0 = 2048'hF80FE000FE007FFFFFFFC00047F1AD7E2B78C7CC01FFFDF1E0FC7D87C1458000F80FF8007F001FFFFFEB80042FF3A2C65308060003B339E1FCFC3FC3CFA28000E801FC000F001BFFFF0244093FFF0080A0000000010021F0F87C3FC18E8640007C01FC001F000FEFFC032037BFFF000020000000010002F8FC7E3FC0273BC0007E03FF00078000061C03203FFFF8000000000000000002787F3E1FC08592E0003C00FF0003C000020C00007FFF70000600000000000001783FBE0FC115FA60003F807FC003E000000800007FFFE0000FC00000000000007C0F9E0FE19EEDA0003F803F9003F00000000000FFFCE0003FF00000000000007C0F9F0FF1CD42E000,
		ram_block1a_1.mem_init1 = 2048'h03E001FC01FFBCC07FFFFD4D21E6191415B88E4FFF8001078381FC7FEB6D000003F000FE007FFFFFFFFFFE2F15B30181CB16E2DFFFC03007C7C1F83FDE47000003F000FF803FFFEFFFFFFFDCECFFB8E7E626AB3FE7E8320783E0F81FC9E2000001F8003F803FFFFFFFFFFFCAD966C262C2E96F37E7FFFF03F3C0F80FFA718000C07C000FA00FFFFFFFFFFF0337611F3E447D2FFE7BFFFF87E3C0FE0FC5350000C07F0013F00FFFFFFFFFEF821EFF9B26683B27EE2FFFFF81E1E0FF0FDF250000803FE013FC07FFFFFFFFEF0007DAE669605FFFFE07FFFFE1F1F0FF0FD1C70000C01FE000FC04FFFFFFFFCF004A5B8AD95DC5FFDC01FFFDE1F0F47F07C8358000,
		ram_block1a_1.mem_init2 = 2048'hF801F801FE007FFFFFF142D593513F2EE5468A0DE801007C7E07C1F00BDA0000FE01FC00FF007FFFFF7E718B630371254F41BB4AAC00007C7F07C3F0914600007E01FC003FC03FFFFF01FDB8B067DC06F34E8768CE00007E7F0741F01B4A00003F00FE003FA03DF7F821A324B8F535BB927CC9BD6E00003E1F07E3FC1D3600003FC0BE809FF00010C000D7ACBA9DE40B01D7705BE680007E1F83E1FC3B4800003FC00FC00BF800000012EF3916736A5A9BF7878FFF00003F0F83E07C340D00001FC00FE00BFE11000019FE51D68BCC66EDFAF353FF80003F0783F87F901E00001FE003FC03FF0801003FFFCA081A05071855B8DFFF80000F8F83FC7FD9980000,
		ram_block1a_1.mem_init3 = 2048'h00FC07FF07FF80001A3E20A2B0BB095C36E9F890A877FFF8FC1E1FC3F73C000006FE00FF81FFC000032607C8BC4A2BF01CF09C024A4FFFF8FC1F1FE7FA000000C07E00FF83FFFF080649DAF577FA25D6F4A76F8219EBFFF8FC0E1FE7FCF00000803F00FFE03FFFFE06B4194D0550D37CA5CF83A30243FFF8FC0F0FE57F1C0000C00F807FE03FFFFF8F195C5CD3311A2CCE87E5CD12018078FE0F8FE3FE180000E00F801FF00FFFFFAFD097F2FA95ABE4474EA1FA4D01817C7E0F03E1FCEA0000E003E00DF80FFFFFFF9B657FF2904EB904AF3756E008017C7E0703C1E3EC0000F023F007FF03FFFFFFE62D9B1B150DAA668BF18AD600007C7E07C7F024AA0000,
		ram_block1a_1.operation_mode = "single_port",
		ram_block1a_1.port_a_address_width = 13,
		ram_block1a_1.port_a_byte_enable_mask_width = 1,
		ram_block1a_1.port_a_byte_size = 1,
		ram_block1a_1.port_a_data_out_clear = "none",
		ram_block1a_1.port_a_data_out_clock = "none",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 8191,
		ram_block1a_1.port_a_logical_ram_depth = 65536,
		ram_block1a_1.port_a_logical_ram_width = 8,
		ram_block1a_1.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_1.power_up_uninitialized = "false",
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.init_file = "Data.mif",
		ram_block1a_2.init_file_layout = "port_a",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mem_init0 = 2048'hF8001FFFFE0000000000000047F0CF921707FFFFFFFFFFF01FFC027FED924000F80007FFFF000000000000042FFFEF88ACFFFFFFFFFFFFE003FC003FE2EC4000E80003FFFF000000000000093FFFFFFF1FFFFFFFFFFFFFF007FC003FE295C000FC0003FFFF00000000000037BFFFFFFFDFFFFFFFFFFFFFF803FE003FC3A2C000FE0000FFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFF800FE003F114FC000FC0000FFFFC000000000007FFFFFFFF9FFFFFFFFFFFFFFF8007E003E5C206000FF80003FFFE000000000007FFFFFFFF03FFFFFFFFFFFFFFC007E001E87D3E000FF80006FFFF00000000000FFFFFFFFC00FFFFFFFFFFFFFFC007F000EF57F0000,
		ram_block1a_2.mem_init1 = 2048'h001FFFFC0000433F800000EAADF9AC0A4AA5DD9FFF8001007F8003FFF1E20000000FFFFE000000000000003C97647D76A79CAA3FFFC030003FC007FFEAB20000000FFFFF80000010000000084043F720BAFDB1FFFFE832007FE007FFE5D380000007FFFF800000000000000AE475DB8A73539FFFFFFFFF000FC007FFD6CB8000C003FFFFA0000000000000035241CA51AE79F7FFFFFFFF801FC001FFE3DB0000C000FFFFF0000000000000020803908A2625FFFFFFFFFF801FE000FFE054800080001FFFFC0000000000000006515D8FA2C1FFFFFFFFFFE00FF000FFEE600000C0001FFFFC000000000000004BB5823C92B3FFFFFFFFFFE00FF400FFE6AA0000,
		ram_block1a_2.mem_init2 = 2048'h07FFF80001FFFFFFFFF93B9A1B41DB4389824B7EEC000003FE003FF00E54000001FFFC0000FFFFFFFFFEDE5E23F7EA81A9D4F9B40E000003FF003FF018F6000001FFFC00003FFFFFFFFE68F502F16083365DEBDB7E000001FF00BFF014EE000000FFFE00005FFFFFFFDE1623435D53F44373DC6B5E000001FF001FFC11B40000003FFE80000FFFFFFFFF260311C506FA82AC74A8FE800001FF801FFC35820000003FFFC00007FFFFFFED1D4C69B011AC04553ECFFF000000FF801FFC3E830000003FFFE00001EEFFFFE6070FAF703117FD1D1DEBFF800000FF8007FF99550000001FFFFC0000F7FEFFC002C807614ABA447ED7AFFF8000007F8003FFD9300000,
		ram_block1a_2.mem_init3 = 2048'hFFFC0000FFFF80000C2736855654F0B214A9A87E07100007FC01FFC007B40000FFFE00007FFFC0000691C4A767C2B2D5EDB3214CE5500007FC00FFE0039000003FFE00007FFFFF08079973E40300CC17A5D96FE37D000007FC01FFE0015400007FFF00001FFFFFFE05A6514A08268D3A3B5737D587800007FC00FFE0015800003FFF80001FFFFFFF8F6D6C0CCF00A8055A100C699B000007FE007FE0002200001FFF80000FFFFFFFAFAF880FCD01D1B9F6E732E1EF800003FE00FFE001CE00001FFFE00007FFFFFFFFE2F7813C060BDE43C644F241C00003FE00FFC002DE00000FFFF00000FFFFFFFFFE58F0954A83E77E43466F22000003FE003FF006500000,
		ram_block1a_2.operation_mode = "single_port",
		ram_block1a_2.port_a_address_width = 13,
		ram_block1a_2.port_a_byte_enable_mask_width = 1,
		ram_block1a_2.port_a_byte_size = 1,
		ram_block1a_2.port_a_data_out_clear = "none",
		ram_block1a_2.port_a_data_out_clock = "none",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 8191,
		ram_block1a_2.port_a_logical_ram_depth = 65536,
		ram_block1a_2.port_a_logical_ram_width = 8,
		ram_block1a_2.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_2.power_up_uninitialized = "false",
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.init_file = "Data.mif",
		ram_block1a_3.init_file_layout = "port_a",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mem_init0 = 2048'hF800000001FFFFFFFFFFFFFFB8002C5ABF0000000000000FFFFC00000B4F0000F800000000FFFFFFFFFFFFFBD0002000000000000000001FFFFC000009A4C000E800000000FFFFFFFFFFFFF6C0000000000000000000000FFFFC000009B70000FC00000000FFFFFFFFFFFFC8400000000000000000000007FFFE00000892C000FE000000007FFFFFFFFFFFC0000000000000000000000007FFFE00001AD10000FC000000003FFFFFFFFFFF80000000000000000000000007FFFE000067F94000FF800000001FFFFFFFFFFF80000000000000000000000003FFFE0000DA372000FF800000000FFFFFFFFFFF00000000000000000000000003FFFF0000A736C000,
		ram_block1a_3.mem_init1 = 2048'h00000003FFFFFFFFFFFFFE64520058082626E100007FFEFFFF8000000328000000000001FFFFFFFFFFFFFFCA2A1D9A00418B5000003FCFFFFFC000000C7A0000000000007FFFFFFFFFFFFFEB12A4020042B688000017CDFFFFE00000095A0000000000007FFFFFFFFFFFFFF50D4B34257D2B0800000000FFFFC000001B490000C00000005FFFFFFFFFFFFFFC9CC035A60FF300000000007FFFC000000A4A8000C00000000FFFFFFFFFFFFFFDE0B607E165D800000000007FFFE000000A4180008000000003FFFFFFFFFFFFFFF8ADFDFFA50000000000001FFFF000000AA50000C000000003FFFFFFFFFFFFFFB4066C539F8000000000001FFFF400000A1C8000,
		ram_block1a_3.mem_init2 = 2048'h000007FFFFFFFFFFFFFC026ADB0121015CBEC30873FFFFFFFE00000FF36A0000000003FFFFFFFFFFFFFE06604381CE4317F800A731FFFFFFFF00000FE28E0000000003FFFFFFFFFFFFFF72CA010AB0C008304E9761FFFFFFFF00000FE5660000000001FFFFFFFFFFFFFFE6C40118B842374711B041FFFFFFFF000003E4D800000000017FFFFFFFFFFFFFE9F4400081763AF95887017FFFFFFF800003C4EE00000000003FFFFFFFFFFFFFEC22000030F5F9185A4400FFFFFFFF800003C5EC00000000001FFFFFFFFFFFFFF9C3206800738231C724007FFFFFFF800000631F000000000003FFFFFFFFFFFFFC40F08081082026BF20007FFFFFFF80000023660000,
		ram_block1a_3.mem_init3 = 2048'h0003FFFFFFFF8000087A296920260B1E4BA836B32CBBFFFFFC00003FF83800000001FFFFFFFFC000043B2B540034497A3B4E7AD19FA7FFFFFC00001FFC0C00000001FFFFFFFFFF080793379E22040EE2BA65B1FEE0BFFFFFFC00001FFE4000000000FFFFFFFFFFFE07211504260034DDB42EDCECFFBFFFFFFC00001FFE4C000000007FFFFFFFFFFF8F7B3385E60051F547D8518635BFFFFFFE00001FFF6C000000007FFFFFFFFFFFAFC95C004200804CFD093F9D91BFFFFFFE00001FFEAC000000001FFFFFFFFFFFFFEB60001E00C13737B87388463FFFFFFE00003FFCA2000000000FFFFFFFFFFFFFF52E06080079918A32FC3135FFFFFFFE00000FF8A80000,
		ram_block1a_3.operation_mode = "single_port",
		ram_block1a_3.port_a_address_width = 13,
		ram_block1a_3.port_a_byte_enable_mask_width = 1,
		ram_block1a_3.port_a_byte_size = 1,
		ram_block1a_3.port_a_data_out_clear = "none",
		ram_block1a_3.port_a_data_out_clock = "none",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 8191,
		ram_block1a_3.port_a_logical_ram_depth = 65536,
		ram_block1a_3.port_a_logical_ram_width = 8,
		ram_block1a_3.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_3.power_up_uninitialized = "false",
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.init_file = "Data.mif",
		ram_block1a_4.init_file_layout = "port_a",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mem_init0 = 2048'h07FFFFFFFFFFFFFFFFFFFFFFFFFFD38440FFFFFFFFFFFFFFFFFC00000D95000007FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFC00000D36000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000D26C00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000D23C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001D61000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000079468000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000E34EC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000C64FE000,
		ram_block1a_4.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFAB000000000053917FFFFFFFFFFF80000002470000FFFFFFFFFFFFFFFFFFFFFFE4300000000370DDFFFFFFFFFFFFC000000F550000FFFFFFFFFFFFFFFFFFFFFFF625000000014BC7FFFFFFFFFFFFE000000E750000FFFFFFFFFFFFFFFFFFFFFFFF9400000000E3B7FFFFFFFFFFFFC000001C6700003FFFFFFFFFFFFFFFFFFFFFFFE5C1000871D27FFFFFFFFFFFFFC000000C6600003FFFFFFFFFFFFFFFFFFFFFFFFE6200189817FFFFFFFFFFFFFFE000000C6C00007FFFFFFFFFFFFFFFFFFFFFFFFF089A04053FFFFFFFFFFFFFFFF000000CCC80003FFFFFFFFFFFFFFFFFFFFFFFFFF8314C357FFFFFFFFFFFFFFFF400000CD58000,
		ram_block1a_4.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFE780453069C800A4F78E667FFFFFFFE000000039E0000FFFFFFFFFFFFFFFFFFFFBE00010394800C4CAC664FFFFFFFFF000000031A0000FFFFFFFFFFFFFFFFFFFFEF0000004E000306B9B5DFFFFFFFFF000000067A0000FFFFFFFFFFFFFFFFFFFFD5800008E6000EDCF5C4BFFFFFFFFF00000006EC0000FFFFFFFFFFFFFFFFFFFFF6000010330044C0B5C6FFFFFFFFFF80000006FC0000FFFFFFFFFFFFFFFFFFFFF21C001021020620E6B3FFFFFFFFFF80000006FE0000FFFFFFFFFFFFFFFFFFFFFDDCC01001880002F71FFFFFFFFFFF800000026E0000FFFFFFFFFFFFFFFFFFFFFF47C0400000000320DFFFFFFFFFFF800000024F0000,
		ram_block1a_4.mem_init3 = 2048'hFFFFFFFFFFFF80000C04800C000087EE0C91B331C137FFFFFC000000000C0000FFFFFFFFFFFFC0000784F01800001A0FFCFCCAD7A2AFFFFFFC00000000300000FFFFFFFFFFFFFF080686A00000003C0F7DF1BEF7FE9FFFFFFC000000007C0000FFFFFFFFFFFFFFFE078BC2806600480677F5F2E52F3FFFFFFC00000000740000FFFFFFFFFFFFFFFF8F7CF0026800C00ABC50EC63937FFFFFFE00000000540000FFFFFFFFFFFFFFFFAFE630003600002300CE00D9907FFFFFFE00000000D40000FFFFFFFFFFFFFFFFFFFC140001000000C8FC2FC851FFFFFFFE00000000D80000FFFFFFFFFFFFFFFFFFFB5C001B043000016B17D563FFFFFFFE00000000DE0000,
		ram_block1a_4.operation_mode = "single_port",
		ram_block1a_4.port_a_address_width = 13,
		ram_block1a_4.port_a_byte_enable_mask_width = 1,
		ram_block1a_4.port_a_byte_size = 1,
		ram_block1a_4.port_a_data_out_clear = "none",
		ram_block1a_4.port_a_data_out_clock = "none",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 8191,
		ram_block1a_4.port_a_logical_ram_depth = 65536,
		ram_block1a_4.port_a_logical_ram_width = 8,
		ram_block1a_4.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_4.power_up_uninitialized = "false",
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.init_file = "Data.mif",
		ram_block1a_5.init_file_layout = "port_a",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000E198000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000E388000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000E388000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000E3C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001E7E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007E7F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FC7F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000F87F4000,
		ram_block1a_5.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFD80000000000000BFFFFFFFFFFFF800000038A0000FFFFFFFFFFFFFFFFFFFFFFF40000000000000BFFFFFFFFFFFFC000000F9A0000FFFFFFFFFFFFFFFFFFFFFFFC7800000000001FFFFFFFFFFFFFE000000F9A0000FFFFFFFFFFFFFFFFFFFFFFFFD0800000001DFFFFFFFFFFFFFFC000001F8A0000FFFFFFFFFFFFFFFFFFFFFFFFFE800000003AFFFFFFFFFFFFFFC000000F8B0000FFFFFFFFFFFFFFFFFFFFFFFFFF45000000CFFFFFFFFFFFFFFFE000000F890000FFFFFFFFFFFFFFFFFFFFFFFFFFF11C00107FFFFFFFFFFFFFFFF000000F090000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC05930FFFFFFFFFFFFFFFFF400000F190000,
		ram_block1a_5.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFE04002000000000F0341FCFFFFFFFFE00000003E80000FFFFFFFFFFFFFFFFFFFF000000000000005350175FFFFFFFFF00000003E80000FFFFFFFFFFFFFFFFFFFF80000000000004B9C073BFFFFFFFFF00000007880000FFFFFFFFFFFFFFFFFFFFF0000000000001A00A7CFFFFFFFFFF000000070A0000FFFFFFFFFFFFFFFFFFFFF80000080000012003F5FFFFFFFFFF800000070A0000FFFFFFFFFFFFFFFFFFFFF80000080000000001D7FFFFFFFFFF800000070A0000FFFFFFFFFFFFFFFFFFFFFF0000000000000008AFFFFFFFFFFF800000038A0000FFFFFFFFFFFFFFFFFFFFFFC00000000000001B3FFFFFFFFFFF800000038A0000,
		ram_block1a_5.mem_init3 = 2048'hFFFFFFFFFFFF80000F00401000000001F0475FCCEF0FFFFFFC00000000200000FFFFFFFFFFFFC00006800000000004000007372C6DBFFFFFFC000000002C0000FFFFFFFFFFFFFF080780000000000000000E41CC29BFFFFFFC000000006C0000FFFFFFFFFFFFFFFE07C0200000000000080A0ADA687FFFFFFC000000006C0000FFFFFFFFFFFFFFFF8F40000004000010002F1B9C74FFFFFFFE000000006C0000FFFFFFFFFFFFFFFFAFF80000000000100031D32671FFFFFFFE00000000EC0000FFFFFFFFFFFFFFFFFFF40800000000000003D837BBFFFFFFFE00000000E80000FFFFFFFFFFFFFFFFFFFF0000000000000094F80E87FFFFFFFE00000000E80000,
		ram_block1a_5.operation_mode = "single_port",
		ram_block1a_5.port_a_address_width = 13,
		ram_block1a_5.port_a_byte_enable_mask_width = 1,
		ram_block1a_5.port_a_byte_size = 1,
		ram_block1a_5.port_a_data_out_clear = "none",
		ram_block1a_5.port_a_data_out_clock = "none",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 8191,
		ram_block1a_5.port_a_logical_ram_depth = 65536,
		ram_block1a_5.port_a_logical_ram_width = 8,
		ram_block1a_5.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_5.power_up_uninitialized = "false",
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.init_file = "Data.mif",
		ram_block1a_6.init_file_layout = "port_a",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mem_init0 = 2048'h0000000000000000000000000000000000000000000000000003FFFFF01E00000000000000000000000000000000000000000000000000000003FFFFF03F00000000000000000000000000000000000000000000000000000003FFFFF03F00000000000000000000000000000000000000000000000000000001FFFFF03F00000000000000000000000000000000000000000000000000000001FFFFE07F80000000000000000000000000000000000000000000000000000001FFFF807F80000000000000000000000000000000000000000000000000000001FFFF007F80000000000000000000000000000000000000000000000000000000FFFF007F8000,
		ram_block1a_6.mem_init1 = 2048'h000000000000000000000010000000000000070000000000007FFFFFFC0C0000000000000000000000000006000000000000380000000000003FFFFFF01C0000000000000000000000000000400000000000400000000000001FFFFFF01C0000000000000000000000000000180000000000800000000000003FFFFFE00C000000000000000000000000000007000000000A000000000000003FFFFFF00C0000000000000000000000000000007800000040000000000000001FFFFFF00E00000000000000000000000000000001E0000F00000000000000000FFFFFF00E000000000000000000000000000000000059B000000000000000000BFFFFF01E0000,
		ram_block1a_6.mem_init2 = 2048'h00000000000000000000800000000000000000002000000001FFFFFFFC0C00000000000000000000000040000000000000200008C000000000FFFFFFFC0C000000000000000000000000200000000000004000088000000000FFFFFFF80C000000000000000000000000100000000000000000020000000000FFFFFFF80C0000000000000000000000000800000000000000000C00000000007FFFFFF80C0000000000000000000000000200000000000000000000000000007FFFFFF80C0000000000000000000000000180000000000000006000000000007FFFFFFC0C0000000000000000000000000060000000000000008000000000007FFFFFFC0C0000,
		ram_block1a_6.mem_init3 = 2048'h0000000000007FFFF1000000000000000000000010E0000003FFFFFFFFC800000000000000003FFFF800000000000000000000001060000003FFFFFFFFC8000000000000000000F7F8C0000000000000000000001000000003FFFFFFFF8800000000000000000001F820000000000000000001001100000003FFFFFFFF88000000000000000000007090000000000000000000000A00000001FFFFFFFF88000000000000000000005008000000000000000008000C00000001FFFFFFFF08000000000000000000000004000000000000000000000800000001FFFFFFFF0C000000000000000000000002000000000000000000001000000001FFFFFFFF0C0000,
		ram_block1a_6.operation_mode = "single_port",
		ram_block1a_6.port_a_address_width = 13,
		ram_block1a_6.port_a_byte_enable_mask_width = 1,
		ram_block1a_6.port_a_byte_size = 1,
		ram_block1a_6.port_a_data_out_clear = "none",
		ram_block1a_6.port_a_data_out_clock = "none",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 8191,
		ram_block1a_6.port_a_logical_ram_depth = 65536,
		ram_block1a_6.port_a_logical_ram_width = 8,
		ram_block1a_6.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_6.power_up_uninitialized = "false",
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.init_file = "Data.mif",
		ram_block1a_7.init_file_layout = "port_a",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000,
		ram_block1a_7.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA64FFFFFFFFFFFFFFFFFFFFFFFFFE00000,
		ram_block1a_7.mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFF800000000000000000003FFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFF00000,
		ram_block1a_7.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFF00000,
		ram_block1a_7.operation_mode = "single_port",
		ram_block1a_7.port_a_address_width = 13,
		ram_block1a_7.port_a_byte_enable_mask_width = 1,
		ram_block1a_7.port_a_byte_size = 1,
		ram_block1a_7.port_a_data_out_clear = "none",
		ram_block1a_7.port_a_data_out_clock = "none",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 8191,
		ram_block1a_7.port_a_logical_ram_depth = 65536,
		ram_block1a_7.port_a_logical_ram_width = 8,
		ram_block1a_7.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_7.power_up_uninitialized = "false",
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.init_file = "Data.mif",
		ram_block1a_8.init_file_layout = "port_a",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mem_init0 = 2048'hD57A3E381E2FC0012667708DA7F25DAE929EEB3019754FF4738E8F73F9305000E3167F04078FB38C6626CBEE02593AF3469552D99B8BFBF239C85F13FEF00000F30E7FC7078FFEB91DB82B5F3A0E36A16A7E4CFCEEE91FF233CE5F13FFC80800C1CF1FE707C3FFEC5B8452767F3714C102FE7226DC3707F431CE4793FF883000C44380F983F07FFF64C6367DEA1C42077A6F3DFCFD67A1F219E6CFD1FE6810002027C37CC0FC3FFF704DB7B328FFCC47501321EB13B200F61CE66FD8714010003931E03EE0783D7F5A143DA6FECFEA99FE6E6EF31B7A01F20CEE67906C4800003838F83C303E0C076285D36A06665F26B2A6EDF18674007604E66E9827DC0000,
		ram_block1a_8.mem_init1 = 2048'h0F1F1C1CF03FD08A3EE09A57A668192C8BB076755948FDFC66317E4F028000008F079C0C7E8FE90388D601FA1116EAD45B067DD56499CA706739FF4F09304800C9CFCE073B31FC29C466A52096799623F7176DDEB8799A74763CFF0F0DE0580041C3E7839BC0FFE9F7ACDF549278D4072351DCFDE6586BF47738BF4F00A0800061C3F183CFE07FF8E2D39140EFED302BDFFAAE7F1E60E3F067183F4B80A0180028E3F3C243F84FF0D777CA72F19C265C08B63B489069DDF04788BF67C3583000182C7DE070FF075504A4DA1E61362759EF1706F4AA88DFF467DCBF43F0B830009D3C7C787A7F8007C870710859E2BD014CA946F36D9F67F663DE9F43F1487000,
		ram_block1a_8.mem_init2 = 2048'h77317C7440017CF7EED56FC3B89E3F1E702126E15ED150697DCDDE08EDEBB800439ABE3E70007DEF06C022468C523CD4C045DEE42ED2B8693C8EFE58F20AE80079D69F0E38001220CF8ED52FE4ABDE6C1E7790AB5DDEA989BE827E4817C05000F3F743863F9E16AA9F7F1F014266878AD08E24DF008AEA899EC27EEC1728100079F1C1C73FFCC0FF1071CB3EA892D5C4D85D6BF7EDA40DCC9EF33E4C0E684000387863E167FCC12160E06D97F3D7766BE7520A1E622FEDECCE713F4C01916800BCFEE331C3FCC0F190ED429119CFD4CAA01AC9CAB248177C66717F4E07A06800CE7C7139E3FCF0C00152A52D9754C024F71441129FC9FFF846317E0E0D20E800,
		ram_block1a_8.mem_init3 = 2048'hF21E7E3E1F07FCD5615F9E225A3B16CAAC7675499E36E9E9330D8C30C61B3800F2163F0F3F82853121F2AC05B1422A1668747F046DFFF757730DC630CE5AA00079871FC7CFE00CBC6139BC469E1B745DAB283CC4F16AAE83730BE390F15468003881C7C1C3F2EE9782E8C321206ECB404BD91229014B2C997B9BE0D83BFC68001C41C361C1FFC2C05716A1E7101EA75791D01529E29F4B117B1BFC9C2A60E000DC7361E1E07FC945B6F2567B6AB72C995676BB85A9FD11087B1BFE9C79A1D000C7F071F8E03FF941DF7E99DCECF81ACA748900E3605BB6A179D9F8986965800087307AFC8001FFECE215F0AC5E2F1677234C2A50559A3DB179DDDE18EB017000,
		ram_block1a_8.operation_mode = "single_port",
		ram_block1a_8.port_a_address_width = 13,
		ram_block1a_8.port_a_byte_enable_mask_width = 1,
		ram_block1a_8.port_a_byte_size = 1,
		ram_block1a_8.port_a_data_out_clear = "none",
		ram_block1a_8.port_a_data_out_clock = "none",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 8192,
		ram_block1a_8.port_a_first_bit_number = 0,
		ram_block1a_8.port_a_last_address = 16383,
		ram_block1a_8.port_a_logical_ram_depth = 65536,
		ram_block1a_8.port_a_logical_ram_width = 8,
		ram_block1a_8.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_8.power_up_uninitialized = "false",
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.init_file = "Data.mif",
		ram_block1a_9.init_file_layout = "port_a",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mem_init0 = 2048'h3D05FE07FE003FFD299E08EA1A2F370027173CE8C8FF9BF3F07E7F0FF9F838001F09FF03FF804C720C40104158A5DEE09FCE686A88D90FF1F8383F0FFF8838000F01FFC0FF80014158C076D01E049A14A6807901962D3FF1F03E3F0FFEE030003FC0FFE0FFC0001261665E38B6DA1244619F4312C321FFF3F03E3F8FFED000003FC07FF87FF000006213973500965A62FE41974BB9A5DFF5F81E3FCFFF7800001FE03FFC3FFC0000EA5710CA004E665715E370B3CC5DBFF1FC1E1FC7FE20000007F01FFE1FF8000061D090A09B7571AB79211608133BFFF1FC1E1F8FF0E8000007F807FC0FFE00003AA70303A0C97EA5F08C70D1519BFFF1F41E1F87F70C0000,
		ram_block1a_9.mem_init1 = 2048'h00FF03FC0FFFD14A642687598764A1983E0506FE147F2BF3E1F0FE3F0DA0880080FF83FC01FFE99BF6D3AEF931A8EA91B5CDE8F667D768F3E0F87F3F0400C000C03FC1FF04FFFC3B2BECD4657E41A50729C5FB290A8DE0F3F1FC7F7F0E90D000C03FE07F843FFFC106114AF21FD153BAAEA785214AB0EFF3F0F87F3F04B04800E03FF07FC01FFFFC4D573083722002520D6132193E285FF3E0F8FF3F83B05000E81FF03FC007FFF87B82C6A4555BCFA991B834E42345CBF3C0787F1FC3C07800F813FC1FF000FFF5287F4A534C02581D9178C71C86A32FF3E03C7F3FF0E878007D03FC07FA007FFC12F59DC9114FFB93FE80287BDC0BEFF1E03E7F3FF0603800,
		ram_block1a_9.mem_init2 = 2048'h0F0EFC0BC00001D4073AA19B7867230ECA6CFD0379FB08A703C3FE78114150003F847E01F00004CD209FC5A5C450D2A711311788052048270381FE380E41000007D07F01F8000521A3F5032541ECC5D1419DA0FCC078C5478181FE380AE370000FF0BF81FF9E00490199A8D38DA7E1A046DD9269036245C781C1FE1C0A47780007F03FC0FFFCC04190AE975BAF4DA8F062F29072A93697C381F0FE3C03C1680007F81FE0BFFCC07B40B7589E06C609D709E23468D68A0F23C1F0FF3C0280000083FE1FF03FFCC035B272F797C93B11C3B06303D5E1FA71F3E1F0FF3E07F08000C1FC0FF81FFCF00809806E27ABD8E00349A11FE3BB8EF6F7C1F0FE7E09008000,
		ram_block1a_9.mem_init3 = 2048'hF1FE01FE00FFF4FD7B96445CF81EC729C1F7F931486D9ECF0F0383F03B069000F1FE00FF007FE089B1851411CE28B8C7FAB53391AEB742BF0F03C1F031869000F87F003FC01FFA4CFB57A7499DA1C8306AF9A7229DA4E45F0F07E0700E0AD000F87FC03FC00D1E9E92D12C31D9721F5D7B7BC1AED8BC86270787E0384702D000FC3FC09FC0003F1D59FC518396CD7BCD0A2C247B75E301BF0707FC7C55AED0003C0FE01FE00037988F1252B6E0CB123BFF0552E9FEB3D3760707FE7C06AF70003F0FF007E000015379DF76F9923AEFDF888AE2B5B2C628EF07C7F878174350007F0FF8038000019BFCCB84E41279567C23A7248181684CEF07C3FE78166F5000,
		ram_block1a_9.operation_mode = "single_port",
		ram_block1a_9.port_a_address_width = 13,
		ram_block1a_9.port_a_byte_enable_mask_width = 1,
		ram_block1a_9.port_a_byte_size = 1,
		ram_block1a_9.port_a_data_out_clear = "none",
		ram_block1a_9.port_a_data_out_clock = "none",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 8192,
		ram_block1a_9.port_a_first_bit_number = 1,
		ram_block1a_9.port_a_last_address = 16383,
		ram_block1a_9.port_a_logical_ram_depth = 65536,
		ram_block1a_9.port_a_logical_ram_width = 8,
		ram_block1a_9.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_9.power_up_uninitialized = "false",
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.init_file = "Data.mif",
		ram_block1a_10.init_file_layout = "port_a",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mem_init0 = 2048'hFD0001FFFE0000013CDC2ACABA31403328432B8CA1B7B00FF001FF0006600000FF0000FFFF800000BE50C5602BBFCA1565F22217B202880FF807FF0000300000FF00003FFF800001193AF8847DB055CE5A76A9BBA9ADE00FF001FF0000000000FFC0001FFFC00000A8627A84D824903935F726F1AF34C00FF001FF8000680000FFC00007FFF000002DE22A23EC5B119F17311365BF52C00FF801FFC000F80000FFE00003FFFC00005B7A2BC3C1BB0719929A5F434BFA000FFC01FFC000B80000FFF00001FFF80000349DFD97717878DF44486028C53E000FFC01FF8000900000FFF80003FFFE00003277501160B168F7955D3A8E0168000FF401FF8007C80000,
		ram_block1a_10.mem_init1 = 2048'h0000FFFC00002E8A994BC12FAC3EB7072AFAC6F9933E5C8FE00FFE00F5B0700080007FFC00001622E0A7468764C720A44BF4FD7C7DBFB30FE007FF00F5C03000C0003FFF000003ECBF204AE324986C4F243B9CCCD9A92C0FF003FF00F4502000C0001FFF8000000839FB1FCE3D8631CAC73365E417EFE00FF007FF00FB303000E0000FFFC000001CFD4822AD68292483B4A42675FD73D00FE007FF007C402000E8000FFFC0000000D0BD2A16D9AC5663E845AC6A988E680FC007FF003D500000F80003FFF00000074EF469BA87BACC42AA8148336E91C00FE003FF000ED00000FD0003FFFA000001B15E6BEC23FA2AA86DF4B1D22730B00FE001FF000E180000,
		ram_block1a_10.mem_init2 = 2048'h00FFFC003FFFFE4A6CEFF180B59ABC89FEB32030FC0AF8FF003FFE07FF60E000007FFE000FFFF643DD27C43479F261967C846678B89CE31F007FFE07FCA0F000002FFF0007FFF9DD0E5A0713285B2508391DD1DF7FC1ED3F807FFE07FCC0E000000FFF800061FFAF0A226FF1323DF037DF299D567B4639FF803FFE03FC00E000000FFFC000033FA6685088F95D6AF5B96378824AD04BD83F800FFE03FC60F0000007FFE000033F46AE9FF06E530863C3C79DCE22829DC49FC00FFF03FC00F0008001FFF000033F96FE80A26F442D80D0A61091C22AF2C88FE00FFF01FBB07000C003FFF800030F459633E6DFA0A8CAB69046E00036E85B0FC00FFE01F2A07000,
		ram_block1a_10.mem_init3 = 2048'h0FFE0001FFFFE7987F7FF9ADFBFE1BB324033DAF9DF5310F00FF800FFCC1A0000FFE0000FFFFF0DA8B01DFFB3ADE48D50C9287BDE396630F00FFC00FFF41A00007FF00003FFFFEBCBEB399BCA765DDCAC7C99F3E7206490700FFE00FFE41E00007FFC0003FFFFEA159611FD48419C84DF886C0B0ADDF743F007FE007FEC1E00003FFC0003FFFFBC157A53E62A2A7424FDFD2CAEAC220DC4F00FFFC03FD61E00003FFE0001FFFFFA6DFDC79724244525F60B3D20C486FC3BE00FFFE03FCE0E00000FFF0001FFFFFAA93BC38BB081C48F00768A09862A4219F003FF807FCA0E00000FFF8007FFFFCC6A630D89F4D592EC868FF5E400CAD3FEF003FFE07FD20E000,
		ram_block1a_10.operation_mode = "single_port",
		ram_block1a_10.port_a_address_width = 13,
		ram_block1a_10.port_a_byte_enable_mask_width = 1,
		ram_block1a_10.port_a_byte_size = 1,
		ram_block1a_10.port_a_data_out_clear = "none",
		ram_block1a_10.port_a_data_out_clock = "none",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 8192,
		ram_block1a_10.port_a_first_bit_number = 2,
		ram_block1a_10.port_a_last_address = 16383,
		ram_block1a_10.port_a_logical_ram_depth = 65536,
		ram_block1a_10.port_a_logical_ram_width = 8,
		ram_block1a_10.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_10.power_up_uninitialized = "false",
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.init_file = "Data.mif",
		ram_block1a_11.init_file_layout = "port_a",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mem_init0 = 2048'h02FFFFFFFE000002964C0F7785D185D150453A3655B8F7FFF00000FFFF58000000FFFFFFFF800002424DDFBFA7E2D4093D1FE7F3308FD7FFF80000FFFF20000000FFFFFFFF800001C2FC81DBE75D70036504E31530D15FFFF00000FFFF000000003FFFFFFFC00000D5E066FB2749AFCB6EB336337A103FFFF000007FFF080000003FFFFFFFF0000077C177E433A36944CF7BE7E5C451BFFFF800003FFF080000001FFFFFFFFC0000001756CC3304A4066B579344B716FFFFFC00003FFF780000000FFFFFFFF8000074014E5000863172B2147B13FF81FFFFFC00007FFF4000000007FFFFFFFE00003E91ACB01040B91881A66558DE5FFFFFF400007FF8600000,
		ram_block1a_11.mem_init1 = 2048'hFFFFFFFC00000093200A9F00637EB0FAE9063901EB6E047FE00001FFF8F000007FFFFFFC0000001004992D80F3BFD8443804020794B0CCFFE00000FFF88000003FFFFFFF0000003CC111F5E0FDC7AECD1E00000FE12CF9FFF00000FFF96000003FFFFFFF8000000498B0EA3E03A7D095E23005DE9368C7FFF00000FFFDD000001FFFFFFFC000001A7C6CC98D3716C3D5D25CEE82A47F63FFE00000FFFE10000017FFFFFFC000000A6B15296E1308B83EDF0FFCDAE71397FFC00000FFFEC0000007FFFFFFF00000021308E47D8B896413322BCD72FC9567FFE00000FFFFB0000002FFFFFFFA000000286DA1EC3885E53698F8D5A527714FFFE00000FFFF400000,
		ram_block1a_11.mem_init2 = 2048'hFFFFFC000000004199591E7873844E483EFF2030818F1FFF000001FFFF400000FFFFFE000000047004893BCC3BCC08703CFAF7F8C1E45ADF000001FFFE200000FFFFFF00000001621CD138CF1BC555F899E26F3F82A1F2FF800001FFFE000000FFFFFF80000000C24875D00E89E1914F3FF663BF817C8E3F800001FFFEE00000FFFFFFC0000000C82475400644A09D86DF807DBD00DEF1FF800001FFFEE00000FFFFFFE0000000201CBA3001CEE01FC3400001FD070CB97FC00000FFFE8000007FFFFFF0000000201A1A9200C4D98FD3E00C0FDC2818F17FE00000FFFD6000003FFFFFF8000000453A5D7E006778E5B040183FFC31BAC4FFC00001FFFD700000,
		ram_block1a_11.mem_init3 = 2048'hFFFE00000000046F81063FE379C017641BFF023C1C82749700007FFFFD804000FFFE0000000000AE1ED43BF779C39FB0006F803824F96B0F00003FFFFD404000FFFF000000000207D8267FFBFCE2DBB80307803DB45602B700001FFFFC800000FFFFC00000000404C860FFF3BCFBCA3D0401C0BF3EEA66BF00001FFFFCC00000FFFFC00000000245C724FFE19E7FC13E6001FE9474587BEF000003FFFE000000FFFFE00000000156748ABFF1DE3FD12400002F307D70E20E000001FFFF600000FFFFF00000000197B99AFF788607F84480689F605728792F000007FFFF800000FFFFF80000000141A5163F7CC146FE48E8FF018079EEB57F000001FFFF600000,
		ram_block1a_11.operation_mode = "single_port",
		ram_block1a_11.port_a_address_width = 13,
		ram_block1a_11.port_a_byte_enable_mask_width = 1,
		ram_block1a_11.port_a_byte_size = 1,
		ram_block1a_11.port_a_data_out_clear = "none",
		ram_block1a_11.port_a_data_out_clock = "none",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 8192,
		ram_block1a_11.port_a_first_bit_number = 3,
		ram_block1a_11.port_a_last_address = 16383,
		ram_block1a_11.port_a_logical_ram_depth = 65536,
		ram_block1a_11.port_a_logical_ram_width = 8,
		ram_block1a_11.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_11.power_up_uninitialized = "false",
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.init_file = "Data.mif",
		ram_block1a_12.init_file_layout = "port_a",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mem_init0 = 2048'hFFFFFFFFFE0000030DA3FD8040EEFBF39B89DA786238CFFFF000000000000000FFFFFFFFFF80000309A22F8040DC53FC08032610600B5FFFF800000000580000FFFFFFFFFF800001C7E1632000DEFBFE5C062C1A04893FFFF000000000600000FFFFFFFFFFC00000A2FD800000B641F7709E0E327E3ABFFFF000000000600000FFFFFFFFFFF000007138C198000486DBFF1EDFE4F6887FFFF800000000600000FFFFFFFFFFFC000061BCC1B000031FDAFF9FDC4078A9FFFFFC00000000600000FFFFFFFFFFF800007CF600E8000309EEF79C78117A47FFFFFC00000000580000FFFFFFFFFFFE00003C76404C000685EC86BA129B52EBFFFFF400000000400000,
		ram_block1a_12.mem_init1 = 2048'hFFFFFFFC000000801FCEBF001F014FF817F9FFFE0D61FBFFE000000001E00000FFFFFFFC00000018134F13800F80073C07FBFFF81852B9FFE000000001D00000FFFFFFFF0000003010EFF3E003C020B301FFFFF013CA07FFF000000001500000FFFFFFFF80000008417FF9FE0067E21DE1CFFA063B896BFFF000000001300000FFFFFFFFC000001E03BFF872AF7F0BA4301B1639F08EEFFFE000000000C00000FFFFFFFFC000000A77CED70668888F893FECF34E2D1CDFFFC000000000F00000FFFFFFFFF0000007338793FFF78448D9023043DB9036AFFFE000000000B00000FFFFFFFFFA00000213837113C67FE74D3CF23727C0B19FFFE000000000000000,
		ram_block1a_12.mem_init2 = 2048'hFFFFFC00000000807FC70007F07FFE37FEFF2030FEDAEFDF0000000001000000FFFFFE00000004C277070003F83FF80FFCFFF7F8FEB7C27F0000000000400000FFFFFF00000001C27FD70000F83EF507F9FFFFFFFCB3643F8000000000600000FFFFFF80000000C03BF3C000781E7100FFFFFFFFFDF875FF8000000000600000FFFFFFC0000000C01F73C0003C1F7D803FFFFFFFFD6C947F8000000000600000FFFFFFE00000007013B9F0003E1FFFC33FFFFFFFFB2BBBFFC000000000000000FFFFFFF000000020159972003C067FD39FFFFFDFD35F0AFFE000000001600000FFFFFFF8000000721DDC1E001F071FB03FFFFFFFC4B63BFFC000000001600000,
		ram_block1a_12.mem_init3 = 2048'hFFFE000000000684408E001F07C010E00000FFC01F37735F0000000000C00000FFFE000000000006000C000F07C3987000007FC0272174470000000000400000FFFF000000000203802E000783E3D87803007FC037BEE52F0000000001000000FFFFC000000006078068000F83FBC9FD00003F403F7B298F0000000001000000FFFFC00000000306C72C001F81FFC0FF00000100776DD02F0000000001C00000FFFFE00000000161C786000FC1FFD0FF000000007E5DDE0E0000000001C00000FFFFF000000001204286000781FFF83F80688000744FE5FF0000000001A00000FFFFF80000000140678E0003C0BFFE37E8FF00007EC7327F0000000001200000,
		ram_block1a_12.operation_mode = "single_port",
		ram_block1a_12.port_a_address_width = 13,
		ram_block1a_12.port_a_byte_enable_mask_width = 1,
		ram_block1a_12.port_a_byte_size = 1,
		ram_block1a_12.port_a_data_out_clear = "none",
		ram_block1a_12.port_a_data_out_clock = "none",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 8192,
		ram_block1a_12.port_a_first_bit_number = 4,
		ram_block1a_12.port_a_last_address = 16383,
		ram_block1a_12.port_a_logical_ram_depth = 65536,
		ram_block1a_12.port_a_logical_ram_width = 8,
		ram_block1a_12.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_12.power_up_uninitialized = "false",
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.init_file = "Data.mif",
		ram_block1a_13.init_file_layout = "port_a",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mem_init0 = 2048'hFFFFFFFFFE000002000002000000000FC3FEFDFFFFC73FFFF000000000400000FFFFFFFFFF8000030400000000002003CFFCD9EFFFFCFFFFF800000000400000FFFFFFFFFF800001C000000000200001BFF9D3E7FF7EFFFFF000000000580000FFFFFFFFFFC00000C1000100000000008F60F1CF81CCFFFFF000000000580000FFFFFFFFFFF00000400400000000002000E0301B09FCFFFFF800000000580000FFFFFFFFFFFC00007000000000000021006033BF0FF9FFFFFC00000000580000FFFFFFFFFFF800007400000000000601086397EE3FD3FFFFFC00000000780000FFFFFFFFFFFE000038000000000002037841DF64DFF7FFFFF400000000600000,
		ram_block1a_13.mem_init1 = 2048'hFFFFFFFC0000009000317F0000FFFFF8000000000E7F81FFE000000001600000FFFFFFFC000000180030FF80007FFFFC000000001EEE07FFE000000001400000FFFFFFFF0000003400100FE0003FDF7F000000001DF70BFFF000000001C00000FFFFFFFF8000000C000007FE00180C63E000000623F607FFF000000001800000FFFFFFFFC0000018000007FFDF000383F018063FC7F00FFFE000000000B00000FFFFFFFFC000000C000000F98788FF88FFF4FFB1CEE007FFC000000000B00000FFFFFFFFF000000500000000007FBFD8FDC7B0422FC81FFFE000000000F00000FFFFFFFFFA00000300000200000018FC00FE07E7FFCE2FFFE000000000400000,
		ram_block1a_13.mem_init2 = 2048'hFFFFFC00000000C000BF00000FFFFE000100DFCF00EBF0FF0000000001E00000FFFFFE00000004C008FF000007FFF8000300080700C7BDBF0000000000E00000FFFFFF00000001A0002F000007FFF5000600000000C3997F8000000000E00000FFFFFF8000000080040FC00007FFF10000000000018E997F8000000000E00000FFFFFFC0000000A0008FC00003FFFD8000000000018A31FF8000000000E00000FFFFFFE0000000500047F00001FFFFC30000000003CF7AFFC000000000800000FFFFFFF0000000000067F20003FFFFD380000020039FF9FFE000000001E00000FFFFFFF8000000700023FE0000FFFFB000000000073FC7FFC000000001E00000,
		ram_block1a_13.mem_init3 = 2048'hFFFE000000000603FFFE0000FFC0101FFFFFFFFFE03883BF0000000001C00000FFFE000000000181FFFC0000FFC3980FFFFFFFFFD83E83BF0000000001400000FFFF0000000003807FDE00007FE3D807FCFFFFFFC83807CF0000000001000000FFFFC000000007007F9800007FFBC802FFFFFFFFC07303FF0000000001000000FFFFC0000000030038DC00007FFFC000FFFFFFFF8871C3DF0000000001000000FFFFE00000000100387E00003FFFD000FFFFFFFF8061C9DE0000000001000000FFFFF000000001403C7E00007FFFF8007F977FFF8873CA1F0000000001400000FFFFF800000001C018FE00003FFFFE001700FFFF80F7989F0000000001C00000,
		ram_block1a_13.operation_mode = "single_port",
		ram_block1a_13.port_a_address_width = 13,
		ram_block1a_13.port_a_byte_enable_mask_width = 1,
		ram_block1a_13.port_a_byte_size = 1,
		ram_block1a_13.port_a_data_out_clear = "none",
		ram_block1a_13.port_a_data_out_clock = "none",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 8192,
		ram_block1a_13.port_a_first_bit_number = 5,
		ram_block1a_13.port_a_last_address = 16383,
		ram_block1a_13.port_a_logical_ram_depth = 65536,
		ram_block1a_13.port_a_logical_ram_width = 8,
		ram_block1a_13.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_13.power_up_uninitialized = "false",
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.init_file = "Data.mif",
		ram_block1a_14.init_file_layout = "port_a",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mem_init0 = 2048'h0000000001FFFFFC80000000000000003C000000000020000FFFFFFFFF90000000000000007FFFFC0000000000000000300000000000000007FFFFFFFF90000000000000007FFFFE400000000000000000000000000040000FFFFFFFFF90000000000000003FFFFF200000000000000000000000000180000FFFFFFFFF90000000000000000FFFFF9000000000000000000000000002000007FFFFFFFF900000000000000003FFFF8800000000000000000000000004000003FFFFFFFF900000000000000007FFFF8000000000000000000000000028000003FFFFFFFF900000000000000001FFFFC20000000000000000000000201000000BFFFFFFFF880000,
		ram_block1a_14.mem_init1 = 2048'h00000003FFFFFF68000000FFFFFFFFF8000000000F8004001FFFFFFFFE40000000000003FFFFFFE80000007FFFFFFFFC000000001F0104001FFFFFFFFE60000000000000FFFFFFC00000001FFFFFFFFF000000001E0000000FFFFFFFFE600000000000007FFFFFF400000001FFFFFFFFE00000063C0008000FFFFFFFFE200000000000003FFFFFE00000000000FFFC7FF018063FF80008001FFFFFFFFF200000000000003FFFFFF20000000000770077FFFCFFFFF00000003FFFFFFFFF200000000000000FFFFFF80000000000000027FFFFFFBDC00010001FFFFFFFFF2000000000000005FFFFFD0000000000000003FF01F818000000001FFFFFFFFF900000,
		ram_block1a_14.mem_init2 = 2048'h000003FFFFFFFF400000FFFFFFFFFE000000000000F40040FFFFFFFFFE400000000001FFFFFFFB400000FFFFFFFFF8000000000000F80080FFFFFFFFFF400000000000FFFFFFFE000000FFFFFFFFF5000000000000FC00007FFFFFFFFF4000000000007FFFFFFF2000003FFFFFFFF1000000000001F100007FFFFFFFFF4000000000003FFFFFFF2000003FFFFFFFFD800000000001F109007FFFFFFFFF4000000000001FFFFFFF8000000FFFFFFFFFC30000000003F000003FFFFFFFFF2000000000000FFFFFFFD000000DFFFFFFFFD38000000003E002001FFFFFFFFE40000000000007FFFFFF90000001FFFFFFFFB00000000007C002003FFFFFFFFE400000,
		ram_block1a_14.mem_init3 = 2048'h0001FFFFFFFFF8000001FFFFFFC0100000000000003FFC10FFFFFFFFFE8000000001FFFFFFFFFE000003FFFFFFC3980000000000003FFC10FFFFFFFFFE0000000000FFFFFFFFFC000001FFFFFFE3D80000000000003FF820FFFFFFFFFE40000000003FFFFFFFF8800007FFFFFFFBC80000000000007CF820FFFFFFFFFE40000000003FFFFFFFFC000003FFFFFFFFC00000000000007E3820FFFFFFFFFE40000000001FFFFFFFFE000001FFFFFFFFD00000000000007E3041FFFFFFFFFE40000000000FFFFFFFFE000001FFFFFFFFF80000000000007C3040FFFFFFFFFE400000000007FFFFFFFE000001FFFFFFFFFE000000000000F86040FFFFFFFFFE400000,
		ram_block1a_14.operation_mode = "single_port",
		ram_block1a_14.port_a_address_width = 13,
		ram_block1a_14.port_a_byte_enable_mask_width = 1,
		ram_block1a_14.port_a_byte_size = 1,
		ram_block1a_14.port_a_data_out_clear = "none",
		ram_block1a_14.port_a_data_out_clock = "none",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 8192,
		ram_block1a_14.port_a_first_bit_number = 6,
		ram_block1a_14.port_a_last_address = 16383,
		ram_block1a_14.port_a_logical_ram_depth = 65536,
		ram_block1a_14.port_a_logical_ram_width = 8,
		ram_block1a_14.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_14.power_up_uninitialized = "false",
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.init_file = "Data.mif",
		ram_block1a_15.init_file_layout = "port_a",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mem_init0 = 2048'hFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFC0000000000000000000000000007FFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFE000000000000000000000000001FFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFF800000000000000000000000007FFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFF00000,
		ram_block1a_15.mem_init1 = 2048'hFFFFFFFFFFFFFFF00000000000000007FFFFFFFFF00003FFFFFFFFFFFF800000FFFFFFFFFFFFFFF00000000000000003FFFFFFFFE00003FFFFFFFFFFFF800000FFFFFFFFFFFFFFF80000000000000000FFFFFFFFE00007FFFFFFFFFFFF800000FFFFFFFFFFFFFFF800000000000000001FFFFFF9C00007FFFFFFFFFFFFC00000FFFFFFFFFFFFFFFC00000000000000000FE7F9C0000007FFFFFFFFFFFFC00000FFFFFFFFFFFFFFFC00000000000000000003000000000FFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFE00000,
		ram_block1a_15.mem_init2 = 2048'hFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFF00003FFFFFFFFFFF800000FFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFF00007FFFFFFFFFFF800000FFFFFFFFFFFFFFC00000000000000AFFFFFFFFFFFF0000FFFFFFFFFFFF800000FFFFFFFFFFFFFFC00000000000000EFFFFFFFFFFFE0000FFFFFFFFFFFF800000FFFFFFFFFFFFFFC0000000000000027FFFFFFFFFFE0000FFFFFFFFFFFF800000FFFFFFFFFFFFFFE0000000000000003CFFFFFFFFFC0001FFFFFFFFFFFFC00000FFFFFFFFFFFFFFE0000000000000002C7FFFFFFFFC0001FFFFFFFFFFFF800000FFFFFFFFFFFFFFE0000000000000004FFFFFFFFFF80001FFFFFFFFFFFF800000,
		ram_block1a_15.mem_init3 = 2048'hFFFFFFFFFFFFFF0000000000003FEFFFFFFFFFFFFFC0000FFFFFFFFFFF000000FFFFFFFFFFFFFF0000000000003C67FFFFFFFFFFFFC0000FFFFFFFFFFF800000FFFFFFFFFFFFFF0000000000001C27FFFFFFFFFFFFC0001FFFFFFFFFFF800000FFFFFFFFFFFFFF0000000000000437FFFFFFFFFFFF80001FFFFFFFFFFF800000FFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFF80001FFFFFFFFFFF800000FFFFFFFFFFFFFF800000000000002FFFFFFFFFFFFF80003FFFFFFFFFFF800000FFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFF80003FFFFFFFFFFF800000FFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFF00003FFFFFFFFFFF800000,
		ram_block1a_15.operation_mode = "single_port",
		ram_block1a_15.port_a_address_width = 13,
		ram_block1a_15.port_a_byte_enable_mask_width = 1,
		ram_block1a_15.port_a_byte_size = 1,
		ram_block1a_15.port_a_data_out_clear = "none",
		ram_block1a_15.port_a_data_out_clock = "none",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 8192,
		ram_block1a_15.port_a_first_bit_number = 7,
		ram_block1a_15.port_a_last_address = 16383,
		ram_block1a_15.port_a_logical_ram_depth = 65536,
		ram_block1a_15.port_a_logical_ram_width = 8,
		ram_block1a_15.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_15.power_up_uninitialized = "false",
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.init_file = "Data.mif",
		ram_block1a_16.init_file_layout = "port_a",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mem_init0 = 2048'h4B39F03C3F7E167C4B23BD0838C0F4D60868C71F5940379A370D81C3ED8F8000CF3C7C0F3F7F8431EE0A136F1497BE10B547F02332109AFF834DA3C3EABB8000CA8A3C4F9FFDC1857DF84C5D1B97220ABFF39D4D439F5825C3CDA3C0084B000063CE1F238FFFB60181B1DEDC8A6D8DD0BDA939653382F6ABC1CDB1E11708800030E783A1C3FFB7C0E09498C20598F9DFA518F420EFF51516D1CDA1E10254A000107383C879FFF150385DE7A8372751B736099185E4060E8171DDB0F0824FC0008C71E0F0393FFF6D95F87E527D166470535BED9EDD0131CB73DC88F08043C000C648F83C3B2F8A60167054F4F8E94FC0B1CD24A4B1AACF53734D8870E78BA800,
		ram_block1a_16.mem_init1 = 2048'h3E38727F0C82032EDCA4057BAFA0700332975F2410E2BF1F31CB80F01118C0008F387A3F0D9014D6BA36348E93147966262F437E1C886A3B398340E7BDF88000CD9E1F0F8ED00BA1C550FFDE2951D395F68F4DE2AC2CEAB119CB41E7974CD000E7072F05D5DE0409B5D47E6AFA1D9295C64EC6CD2D5869FA3C7843E32080800067C783C5F82D8F1642F8C54745EA7D29484F8533EA79F2751C1923E38897400031D783C1F426CECCED3AFFBC768474B581615A09DFDF7BD7181943CEA31F000079F181717537F0D56CF4B08AA605B7C9CD0CA94BF4FED0A51E1C23CF81E7A00058F8E03C39F9FC8DD906BD94BDE5A41FCF1295BE2A8BA5D1EF0D43C583C73000,
		ram_block1a_16.mem_init2 = 2048'hD80EF8701FFFC9016971917EC74AE7E76E7676FBC12C5B9B36F900CF36A780001C0F3A3C0FFFFA9E6FAC71E10D6CD5910ECEE7BAA703F89525E200CC39BEC00007037EEE063D6BF0A257FF4573269FEF2F7DD81E64390C45A4E080456FBE8000E3037FC7403FF1F64C322E3ADEBDEC36368DC2FC009C1A35B2F904E220BAF800B183BFB2600FE427A259E494390DA4394D709C1B36ADC193A6FD0063AAA9E800F0C39EF42003F58DF317DE81FD3768873C85B9605094FC91A6FE006604BC480078638EC130007CC5A4FC634666B4226CE38789F881921AD7A2FE00E4155C00007C7EE07E08000E20FDB5A83A21B802B70EB8AC3CA0FFDA36E13E80F20A127800,
		ram_block1a_16.mem_init3 = 2048'hE39B313F500661F365207C3346C2634F5F1B48830B56EC1A96FF5FBCE53DF000E083B13FC83300685274347E251316B052CA548AAB40460726FF4F94B9E57000E3C7B41DE8012B24E4DBA8075B32CC7C4524227C2AEA4D5266FF4FCC2F93100062F38C18647077A07A852807490D63EDD45D50388D31E65366EE9F8FF683C00020F18F10EFF02537F0F5EB2883D4BFB64484DB7318D0DB7366E69F8EE6C8800090D8EF00FFF804CC11285278C0790D532CF8C2685BE3C2FF64FE07C032421000183CE1E31FFC0559582579249590F60ABA3E967637D0C45334FB00C822766800DC0C60013FFF87CFC1AD3595BF90F620A85950391C804B9FA4FB01CA22578800,
		ram_block1a_16.operation_mode = "single_port",
		ram_block1a_16.port_a_address_width = 13,
		ram_block1a_16.port_a_byte_enable_mask_width = 1,
		ram_block1a_16.port_a_byte_size = 1,
		ram_block1a_16.port_a_data_out_clear = "none",
		ram_block1a_16.port_a_data_out_clock = "none",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 16384,
		ram_block1a_16.port_a_first_bit_number = 0,
		ram_block1a_16.port_a_last_address = 24575,
		ram_block1a_16.port_a_logical_ram_depth = 65536,
		ram_block1a_16.port_a_logical_ram_width = 8,
		ram_block1a_16.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_16.power_up_uninitialized = "false",
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.init_file = "Data.mif",
		ram_block1a_17.init_file_layout = "port_a",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mem_init0 = 2048'hFB07F003FF7E067E7AFF5178FDFC6DF07F119E0981656555FF03BFC01B3DD0003F03FC00FF7F837C605CCF805B4AEC8D3091E98DF6068AD07F439FC01EDDD0003E85FC407FFDC05AE2DAFE7BF4D4016C65824CBD23534D953FC39FC1FE5D50001FC1FF207FFFB13036EE4E90168D6993C9373702B19F13663FC38FE0FF9DD0000FE07FA03FFFB174AFFF914EA99649C2A718BA128B0EFA322FC39FE0F98DD0000FF07FC807FFFA1252FCF11EF56FBAFAE7CC5574DA6E84D90FC38FF07B56D00083F01FF007FFF23CC22A226FE1726B71CB2342C5095EDCBF0FC387F078DED000C1F807FC04FFCD1E81D2E7DBBB888D3D9C46C40D94A745CB0F4387F019D69000,
		ram_block1a_17.mem_init1 = 2048'h01F80DFF037DF144161947E1D2FB06873DE1FA201E2CBE92F03F7FF1FAFAD00080F805FF006FEB0072C0817917DD6B917DE4A3E3D8DC04EEF87F3FE07E3A5000C27E00FF800FF5CF0EC9731B7BA8A49267BF1C49A54BEF32F8373FE0723E9000E0FF20FFD001F02D902DB5563169E26888392FDCFA034887FC073FE0F03AD000E03F803FF80074971B34F345A1D5130AFB7CBC183B9549A2FC071FE074BD5000F02F803FF400343AE5A0D7EE9F9CC4EA68F9FC30D68476C2F8073FC1593C5000F80F800FF530027BF98E51C1146DE559B3A6D9AB1D2A1EA4FE031FC07C3DF000F807E003F9F80151DE470439AA97927BADE345CDBB5828BE7F033FC27B3D7000,
		ram_block1a_17.mem_init2 = 2048'h3801F80FFFFFC98952FADD9BCB19F9B9F678A05879F169F8F1F8FFC0E633D000FC00FA03FFFFFAB3AF8B24EC25D7784E887AF3C3E9CD1D08E3E1FFC3E53AD000FF00FEC0FFFFEB090FAE812C8518169E91D8DB52A52791DC63E17FC2F83AD0001F00FFC0BFFFEE4BAFD193DE1E65397978402A502183AE7471F8FBE1F23AB0004F807FB01FFFE3161B2779CD7FE65FC8DAAD449B84D8CF4C61FCFFE0773BB0000FC07FF41FFFF14B49CA20CC285B7FC0D10205B97BD5776261FEFFE1F83A100007E07FC10FFFFE6F1B9AE59C4C81BA76CC8874B14E212E3961FEFFE3F5FA500003FE1FFE07FFFD21DEBB8B572EF54E407764932D02AC792860FE7FF1F5FA7000,
		ram_block1a_17.mem_init3 = 2048'hE07F0FFF400396DC684ED903F77DFE95B1875818D0034A6611FF3F83F625A000E17F8FFFC00127CEEA94B49988EF99C6AC3B24890DA11368E1FF3F8BF0DCA000E03F8BFFE0002E24987ABAA658EC1238652DB3EA65459851E1FF3FC3EC0FC000E00F83FFE47000B6F4A3006541BE4625B3BF934BC1F35368E1EE7F80EF879000E00F80FFEFF0007E9AF7D82555760CC5551A73578EBD2CA0E1E67F81F6C5D0007007E0FFFFF8018B6BEA2A6DB099FA9D72986A0C9B319C0CE3FEFFC7F9C7D800F803E01FFFFC01222E88DAA587B3762786A76A5D8D04F0D0F3F8FFC7E2F3B0003C03E03FFFFF80B41643C5A528658CB330438B037F85BFA063F8FFC5E9F3D000,
		ram_block1a_17.operation_mode = "single_port",
		ram_block1a_17.port_a_address_width = 13,
		ram_block1a_17.port_a_byte_enable_mask_width = 1,
		ram_block1a_17.port_a_byte_size = 1,
		ram_block1a_17.port_a_data_out_clear = "none",
		ram_block1a_17.port_a_data_out_clock = "none",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 16384,
		ram_block1a_17.port_a_first_bit_number = 1,
		ram_block1a_17.port_a_last_address = 24575,
		ram_block1a_17.port_a_logical_ram_depth = 65536,
		ram_block1a_17.port_a_logical_ram_width = 8,
		ram_block1a_17.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_17.power_up_uninitialized = "false",
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.init_file = "Data.mif",
		ram_block1a_18.init_file_layout = "port_a",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mem_init0 = 2048'hFB000FFFFF7E04795208712962DC8DE8DDE2DCE879B6184E00FF803FFB43E000FF0003FFFF7F808F7D99406C049A4B8C2D38FFC44ACFDB6200BF803FFB83E000FE8003BFFFFDC33DD1B843EBFB56D05B4E234DD25601CB93003F803FF8C36000FFC000DFFFFFB334C314C56574BE1D4F5C280A84C627DEE6003F801FF843E000FFE0005FFFFFB719CD6093A167F29E1B610792C4CABED112003F801FFF83E000FFF00037FFFFF9334373F3FFB872D655C99A91C4DF7EB855003F800FFEC1E0007FF0000FFFFFFA0D3A03E1AFA07A5601C2AAC0EDDA04D18B003F800FFD41E0003FF80003FFFFFD6A7E2ED82AFEEC8A0CF932C48F9856005F00BF800FFDC1A000,
		ram_block1a_18.mem_init1 = 2048'h0007FFFF0000049F87F1393EA644C6FB64680F42FCD4CE360FFF000FF286E0008007FFFF00000774AE3F7F51631B2584A5058260FE64A33607FF001FF0866000C001FFFF80000AB9F2198F511F67A98FC2595448D13A6CFC07FF001FFE82E000E000DFFFD00010EDFF254CBB2E74955CC8FDC65369DBFEB403FF001FFA86E000E0007FFFF80001DD0A9588BF22C0825634E244463CD7F7AC03FF001FF8836000F0007FFFF40002C03F9D8804308262AA2B6A985A047C2CC607FF003FFF026000F8007FFFF530067DEFA7682D9EA346ED03BD09C011A37CD401FF003FFD03C000F8001FFFF9F8073CDFE27C7BA752652733F325083346A07400FF003FF8034000,
		ram_block1a_18.mem_init2 = 2048'h07FFF80000003468444E4F5B08BE661C5EFE1AE38FF1C3E00FF8003FF34FE00003FFFA00000005349E3EEC25113FAE82923A7D12BFD932B01FE0003FF646E00000FFFEC00000144E8B3675567C093727ABFC5B0453A85DDC1FE0003FF046E00000FFFFC000000542A3AB76B197385E19DE40E52947F412C40FF8001FFE46C000007FFFB000000322A9631A720A575DE88522F5B2C61452A01FFC001FFD47C000003FFFF400000B2FA9C219F01F973AE117CE3C3282ED47221FFE001FF9466000001FFFC1000006817AD09C8A5BD52B87C4FBD1D684634AE31FFE001FF20660000001FFFE0000012F7D4996DD69C9443006EFB19FC5D295701FFE000FF4864000,
		ram_block1a_18.mem_init3 = 2048'h1FFF0000BFFC10547E0840350717200BADCD75866FC86661EFFF007FF2DDC0001FFF80003FFEAC98703BBBE1AC6BAEB25FC7A70D99FA1F081FFF007FF23CC0001FFF80001FFF8D99D121D8D94C590650A33A1B50734E82A01FFF003FE0FFE0001FFF80001B8FFE2D19D59D7BC003302B9EB78443FC3E32901FEE007FEF7FE0001FFF8000100FFE157D9441ED972C108317E6F99BF08460601FE6007FE33DE0000FFFE0000007FC54AD05F68D29EE5A82EDC4023DB040440C1FFE003FE23FE00007FFE0000003FF218CFD42E18CE579F13B4FFAE29DC13E280FF8003FFC0FC00003FFE00000007D2404F6D48306427504AAD709222C4876D01FF8003FF90FE000,
		ram_block1a_18.operation_mode = "single_port",
		ram_block1a_18.port_a_address_width = 13,
		ram_block1a_18.port_a_byte_enable_mask_width = 1,
		ram_block1a_18.port_a_byte_size = 1,
		ram_block1a_18.port_a_data_out_clear = "none",
		ram_block1a_18.port_a_data_out_clock = "none",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 16384,
		ram_block1a_18.port_a_first_bit_number = 2,
		ram_block1a_18.port_a_last_address = 24575,
		ram_block1a_18.port_a_logical_ram_depth = 65536,
		ram_block1a_18.port_a_logical_ram_width = 8,
		ram_block1a_18.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_18.power_up_uninitialized = "false",
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.init_file = "Data.mif",
		ram_block1a_19.init_file_layout = "port_a",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mem_init0 = 2048'hFB0000000081FCFC293F0EE7203AE327BEFE240F853E8C4E00007FFFFD000000FF00000000807B16CDAF3FE2C45DE703DD38000B865B02FA00007FFFFC400000FE80000000023AAAF3CE3FE17AD7C8C7AC22B21F8AEB522B00007FFFFFC08000FFC000000000483D10DA3BEAF5BFC42FBC20FC07008687E200007FFFFF000000FFE00000000049629E126FEEE092C62B97006D070EDB4E0600007FFFFF400000FFF00000000001243ECA0FF67302D6353FC86E071C39765D00007FFFFEC00000FFF0000000000335C0061FE6630156C53DEA3F0E1C89B7D700007FFFFC000000FFF800000000036185863FE6799306D300FE3B0E1C9741EF00007FFFFC404000,
		ram_block1a_19.mem_init1 = 2048'h00000000FFFFF9E2A5F900EE71C3BED333E000631F9AA4C20000FFFFFD81000080000000FFFFFE0727FB00C8F058E3C052E402631E17F3C20000FFFFFE018000C00000007FFFF2A3C33D00C8E8205B8070F89C4B172D27B60000FFFFFF810000E00000002FFFE999C2D903E8F9A40D030BFC065F8E29B6720000FFFFF8010000E000000007FFF991E64987ECE0000F01839E047FCDAE58660000FFFFFB808000F00000000BFFFA8EE76187EDF0406FA5979E1867E52DAB2E0000FFFFFB818000F80000000ACFFA142FC707E4F1E16EE6FFB209FFE50CAEF80000FFFFF8000000F80000000607FE140B8703F740F66CE4DFFD050FC76F375A0000FFFFFD808000,
		ram_block1a_19.mem_init2 = 2048'h000007FFFFFFFE88D78E3D24F47A147CF201FEFCECF0ECA00007FFFFF2000000000005FFFFFFFF26AFCE1D9AF2F2144E7605FF1CCCD9DE10001FFFFFF10100000000013FFFFFFF046BC60DC5F304736F5783DB1884B8C6A4001FFFFFF60100000000003FFFFFF87987C30E7091253B79023FE1F184B045600007FFFFF70100000000004FFFFFFD577743063005433AE8035FF5430591874C0003FFFFF50000000000000BFFFFFE039BE207BB071718E113BFCDC3012015A60001FFFFF20180000000003EFFFFF8643FE083B947CD5AE7C3444E1707E2206F0001FFFFFB01800000000001FFFFFB99BEF181CCE7C53ED073200E3E069EAE740001FFFFF8018000,
		ram_block1a_19.mem_init3 = 2048'h0000FFFFFFFE7493703F3FFA390E63196523F262B37B95800000FFFFE202000000007FFFFFFFF78AFC2FCC007F5BEC985087535DD1BBE0A80000FFFFE403000000007FFFFFFFDFB0DE39E70058D3AABB8EFC45296A0F64900000FFFFF600000000007FFFFFFFFFD75E9D0780A6EC56FCC24FCF63A63FCC900011FFFFF600000000007FFFFFFFFF2B5E9C49A544E9B2D6574F7B13C2C5D9800019FFFFF902000000001FFFFFFFFE3E4E0C0C7117823312CD9C620EA241F9440001FFFFFE00000000001FFFFFFFFDB44F0C391BBC6CF190B90039FBAF41F1C80007FFFFFD00000000001FFFFFFFFCF82706378102320970A620F73CC8C1EE200007FFFFFB000000,
		ram_block1a_19.operation_mode = "single_port",
		ram_block1a_19.port_a_address_width = 13,
		ram_block1a_19.port_a_byte_enable_mask_width = 1,
		ram_block1a_19.port_a_byte_size = 1,
		ram_block1a_19.port_a_data_out_clear = "none",
		ram_block1a_19.port_a_data_out_clock = "none",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 16384,
		ram_block1a_19.port_a_first_bit_number = 3,
		ram_block1a_19.port_a_last_address = 24575,
		ram_block1a_19.port_a_logical_ram_depth = 65536,
		ram_block1a_19.port_a_logical_ram_width = 8,
		ram_block1a_19.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_19.power_up_uninitialized = "false",
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.init_file = "Data.mif",
		ram_block1a_20.init_file_layout = "port_a",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mem_init0 = 2048'hFB0000000000049797DF001F1FFEE0E00001FBF0063882C20000000002800000FF000000000003F993DF001E3BDFE08002C7FFF0052D64AE0000000003800000FE800000000002518C1E001F01D7C7C013DDFFE0050D669B0000000003800000FFC00000000001416C0E001E0BBFC3E003DFFFF80708C46A0000000003400000FFE0000000000305E00E001E1F92C1E408FFFFF80D1DDF860000000003400000FFF0000000000147E0C6000E0F02D1F20037FFF81FBD3ED50000000002400000FFF000000000034A500E001E1F0051C20015FFF01F093A470000000000800000FFF800000000021A640E001E078001C00001FFF01F1C98570000000000800000,
		ram_block1a_20.mem_init1 = 2048'h0000000000000281BB01001E0FC07EF3501FFF9C1F9F95E60000000007000000800000000000048C190300380FD81FC0701BFD9C1E18ADC60000000006800000C000000000000168FD01003807E007807007E3B41734BF5E0000000006800000E0000000000003767DC1001807E403000803F9A00FF8E5820000000001000000E000000000000064EDC1801C1FC001000001FB800E62AD820000000001000000F00000000000037DDAE1801C0FC061A00001E78006C618D60000000001800000F8000000000000F5D267001C0FE161E00041F60006D46D880000000002000000F800000000000673F667000F1FF663E00000FAF00488A8EA0000000002000000,
		ram_block1a_20.mem_init2 = 2048'h0000000000000144080E030003F9F37C01FFFEFF0FF1F4E800000000000000000000000000000148E00E03800FF1F34E01FFFF1F0FD9EA6800000000020000000000000000000000640602C40F03F06F007FDB1F07B8A67400000000030000000000000000000144700301F06F22F87901FFE1FE07B0A7C40000000003000000000000000000034C188301F0FF40F8E800FFF5FC079117CC0000000001000000000000000000017460020078FF10F8E1107FFDFC03E1A6AE000000000400000000000000000001B6A6008078BFC2FAE7C03FBFE807E3B0A700000000040000000000000000000396A201803C1FC2FEF0701FFFC0079E64A40000000007000000,
		ram_block1a_20.mem_init3 = 2048'h0000000000004232003C0001A682E808464871975BBBFDC0000000000A0000000000000000006C3A803E8001E7469B8960D86B81A17BFC88000000000800000000000000000001B8A039400026316608303FCBF883CFFF9000000000080000000000000000000037A09DE80061E2CC1C1DFFF303E7FFFFC0000000000800000000000000000000BFA09C4DDD341B8836970078EC0345F9C0000000000E000000000000000000019EB00C00FF0F8608F20C639DF343C1F95C000000000F0000000000000000000130B00C07FC7C1C0AF048FFC7FC4EC1FBE0000000000D000000000000000000017098060B8101F1FA7051FFFF3F0FC1F6E00000000009000000,
		ram_block1a_20.operation_mode = "single_port",
		ram_block1a_20.port_a_address_width = 13,
		ram_block1a_20.port_a_byte_enable_mask_width = 1,
		ram_block1a_20.port_a_byte_size = 1,
		ram_block1a_20.port_a_data_out_clear = "none",
		ram_block1a_20.port_a_data_out_clock = "none",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 16384,
		ram_block1a_20.port_a_first_bit_number = 4,
		ram_block1a_20.port_a_last_address = 24575,
		ram_block1a_20.port_a_logical_ram_depth = 65536,
		ram_block1a_20.port_a_logical_ram_width = 8,
		ram_block1a_20.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_20.power_up_uninitialized = "false",
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.init_file = "Data.mif",
		ram_block1a_21.init_file_layout = "port_a",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mem_init0 = 2048'hFB0000000000040FFFFF0000FFFEE01FFFFFFFFFF83F70BE0000000002000000FF0000000000000FFFFF0001FFDFE07FFFFFFFFFF80ED8DE0000000002000000FE8000000000010FFFFE0000FFD7C03FFFFFFFFFF80E9BFF0000000002000000FFC000000000030F7FFE0001FFBFC01FFFFFFFFFF80F3F860000000002800000FFE000000000020FFFFE0001FF92C01FFFFFFFFFF01E25CE0000000002800000FFF000000000010FFF3E0001FF02D00FFFFFFFFFE03EC68D0000000003800000FFF0000000000307DFFE0001FF00503FFFFFFFFFE00E039F0000000001C00000FFF8000000000307FBFE0001FF80003FFFFFFFFFE01801BF0000000001C00000,
		ram_block1a_21.mem_init1 = 2048'h000000000000017FBF010001FFC0010C8FFFFFFFE060FAFE0000000004000000800000000000057F3F030007FFD8003F8FFFFFFFE1E0FEDE0000000005000000C00000000000011BFF010007FFE0007F8FFFFFFFE8C4D8D20000000005000000E00000000000010FFFC10007FFE400FFF7FFFFFFF00918CE0000000003800000E00000000000030DEFC18003FFC000FFFFFFFFFFF0030CCE0000000003800000F000000000000005FFE18003FFC0605FFFFFFFFFF8070CD20000000003800000F80000000000000DFFE70003FFE1601FFFFFFFFFF80714F40000000002000000F80000000000068FFFE70000FFF6601FFFFFFFFFF80F509E0000000002000000,
		ram_block1a_21.mem_init2 = 2048'h00000000000000FFC00E00FFFFF80F83FFFFFEFFF00E0610000000000700000000000000000000FF600E007FFFF00FB1FFFFFF1FF0260C800000000007000000000000000000007FE006003BFF000F90FFFFDB1FF84708840000000007000000000000000000013FF003000FFF200786FFFFE1FFF84F08B40000000007000000000000000000023FE803000FFF400717FFFFF5FFF86E18AC0000000005000000000000000000021FF8020007FF10071EEFFFFDFFFC1E38CE0000000004000000000000000000031FBE008007FFC005183FFFFFFFF81C3CCF0000000004000000000000000000017FBE018003FFC0010F8FFFFFFFF86178CC0000000004000000,
		ram_block1a_21.mem_init3 = 2048'h00000000000198F5003E0000407E1807878F8FF634040460000000000A000000000000000000D43D803F000000BE788780E063FA6E0405080000000008000000000000000000010F8039800001F0E107C03FCFF81C30053000000000080000000000000000000188809DF0001FE1C303E00000FC1800051000000000080000000000000000000040809C4E02F4078709E8FF87FFFC3A0330000000000800000000000000000000E1800C00FF007E070DF3FFFFFFFC3E039C000000000800000000000000000000CF800C000003FC070FF7FFFFFFF03E0108000000000A00000000000000000000CF8006007EFFF0078FFFFFFF3FF03E0408000000000E000000,
		ram_block1a_21.operation_mode = "single_port",
		ram_block1a_21.port_a_address_width = 13,
		ram_block1a_21.port_a_byte_enable_mask_width = 1,
		ram_block1a_21.port_a_byte_size = 1,
		ram_block1a_21.port_a_data_out_clear = "none",
		ram_block1a_21.port_a_data_out_clock = "none",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 16384,
		ram_block1a_21.port_a_first_bit_number = 5,
		ram_block1a_21.port_a_last_address = 24575,
		ram_block1a_21.port_a_logical_ram_depth = 65536,
		ram_block1a_21.port_a_logical_ram_width = 8,
		ram_block1a_21.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_21.power_up_uninitialized = "false",
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.init_file = "Data.mif",
		ram_block1a_22.init_file_layout = "port_a",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mem_init0 = 2048'h04FFFFFFFFFFF8000000FFFFFFFEE00000000000003FFF09FFFFFFFFFC80000000FFFFFFFFFFFC000000FFFFFFDFE00000000000000FFF09FFFFFFFFFC800000017FFFFFFFFFFC000001FFFFFFD7C00000000000000FFC08FFFFFFFFFC800000003FFFFFFFFFFC008001FFFFFFBFC00000000000000FF811FFFFFFFFFC800000001FFFFFFFFFFD000001FFFFFF92C00000000000001FF811FFFFFFFFFC800000000FFFFFFFFFFF000001FFFFFF02D00000000000003FF912FFFFFFFFFC800000000FFFFFFFFFFD002001FFFFFF00500000000000000FFC10FFFFFFFFFE8000000007FFFFFFFFFD000001FFFFFF80000000000000001FFE10FFFFFFFFFE800000,
		ram_block1a_22.mem_init1 = 2048'hFFFFFFFFFFFFFC0040FEFFFFFFC00000000000000000FF09FFFFFFFFF90000007FFFFFFFFFFFF800C0FCFFFFFFD80000000000000000FF29FFFFFFFFF90000003FFFFFFFFFFFFC0400FEFFFFFFE00000000000000004FF29FFFFFFFFF90000001FFFFFFFFFFFFC00003EFFFFFFE40000000000000009FF39FFFFFFFFFD0000001FFFFFFFFFFFFC02103E7FFFFFC00000000000000003FF39FFFFFFFFFD0000000FFFFFFFFFFFFC02001E7FFFFFC06000000000000007FF29FFFFFFFFFD00000007FFFFFFFFFFFC020018FFFFFFE16000000000000007FB0BFFFFFFFFFC80000007FFFFFFFFFFFA000018FFFFFFF6600000000000000FFF09FFFFFFFFFC800000,
		ram_block1a_22.mem_init2 = 2048'hFFFFFFFFFFFFFE003FF1FFFFFFF800000000010000000707FFFFFFFFFA000000FFFFFFFFFFFFFE001FF1FFFFFFF00000000000E000000F07FFFFFFFFFA000000FFFFFFFFFFFFFE001FF9FFFFFF000000000024E000000F03FFFFFFFFFA000000FFFFFFFFFFFFFF000FFCFFFFFF20000000001E0000000F03FFFFFFFFFA000000FFFFFFFFFFFFFD0007FCFFFFFF40000000000A0000001F0BFFFFFFFFF8000000FFFFFFFFFFFFFD0007FDFFFFFF1000000000020000003F09FFFFFFFFF9000000FFFFFFFFFFFFFC0041FF7FFFFFC000000000000000003F08FFFFFFFFF9000000FFFFFFFFFFFFFC0041FE7FFFFFC000000000000000007F0BFFFFFFFFF9000000,
		ram_block1a_22.mem_init3 = 2048'hFFFFFFFFFFFEE508FFC000000001F80007F00009F000061FFFFFFFFFF0000000FFFFFFFFFFFF73007FC000000001F88000FF9C07E0000617FFFFFFFFF2000000FFFFFFFFFFFFFE807FC60000000FE000003FCFF80000062FFFFFFFFFF2000000FFFFFFFFFFFFFE007F620000001FC000000000000000062FFFFFFFFFF2000000FFFFFFFFFFFFFE007F63B0000BFF8000000000000000020FFFFFFFFFF2000000FFFFFFFFFFFFFE007FF3FF00FFFE00000000000000000213FFFFFFFFF2000000FFFFFFFFFFFFFE007FF3FFFFFFFC00000000000000000217FFFFFFFFF2000000FFFFFFFFFFFFFE007FF9FFFFFFF00000000000C000000717FFFFFFFFF2000000,
		ram_block1a_22.operation_mode = "single_port",
		ram_block1a_22.port_a_address_width = 13,
		ram_block1a_22.port_a_byte_enable_mask_width = 1,
		ram_block1a_22.port_a_byte_size = 1,
		ram_block1a_22.port_a_data_out_clear = "none",
		ram_block1a_22.port_a_data_out_clock = "none",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 16384,
		ram_block1a_22.port_a_first_bit_number = 6,
		ram_block1a_22.port_a_last_address = 24575,
		ram_block1a_22.port_a_logical_ram_depth = 65536,
		ram_block1a_22.port_a_logical_ram_width = 8,
		ram_block1a_22.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_22.power_up_uninitialized = "false",
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.init_file = "Data.mif",
		ram_block1a_23.init_file_layout = "port_a",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mem_init0 = 2048'hFFFFFFFFFFFFFE000000000000011FFFFFFFFFFFFFC00007FFFFFFFFFF000000FFFFFFFFFFFFFE000000000000201FFFFFFFFFFFFFF00007FFFFFFFFFF000000FFFFFFFFFFFFFE000000000000283FFFFFFFFFFFFFF00007FFFFFFFFFF000000FFFFFFFFFFFFFE000000000000403FFFFFFFFFFFFFF0000FFFFFFFFFFF000000FFFFFFFFFFFFFE0000000000006D3FFFFFFFFFFFFFE0000FFFFFFFFFFF000000FFFFFFFFFFFFFE000000000000FD2FFFFFFFFFFFFFC0000FFFFFFFFFFF000000FFFFFFFFFFFFFE000000000000FFAFFFFFFFFFFFFFF0000FFFFFFFFFFF000000FFFFFFFFFFFFFE0000000000007FFFFFFFFFFFFFFFE0000FFFFFFFFFFF000000,
		ram_block1a_23.mem_init1 = 2048'hFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFF0007FFFFFFFFFE000000FFFFFFFFFFFFFE00000000000027FFFFFFFFFFFFFFFF0007FFFFFFFFFE000000FFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFB0007FFFFFFFFFE000000FFFFFFFFFFFFFE0000000000001BFFFFFFFFFFFFFFF60007FFFFFFFFFE000000FFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFC0007FFFFFFFFFE000000FFFFFFFFFFFFFE0000000000003F9FFFFFFFFFFFFFF80007FFFFFFFFFE000000FFFFFFFFFFFFFE0000000000001E9FFFFFFFFFFFFFF80007FFFFFFFFFF000000FFFFFFFFFFFFFC000000000000099FFFFFFFFFFFFFF00007FFFFFFFFFF000000,
		ram_block1a_23.mem_init2 = 2048'hFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFF80FFFFFFFFFFC000000FFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFF00FFFFFFFFFFC000000FFFFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFC000000FFFFFFFFFFFFFE000000000000DFFFFFFFFFFFFFFFFFF00FFFFFFFFFFC000000FFFFFFFFFFFFFE000000000000BFFFFFFFFFFFFFFFFFE007FFFFFFFFFE000000FFFFFFFFFFFFFE000000000000EFFFFFFFFFFFFFFFFFC007FFFFFFFFFE000000FFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFC007FFFFFFFFFE000000FFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFF8007FFFFFFFFFE000000,
		ram_block1a_23.mem_init3 = 2048'hFFFFFFFFFFFF038000000000000007FFF80000000FFFF83FFFFFFFFFFC000000FFFFFFFFFFFF8F80000000000000077FFF0000001FFFF83FFFFFFFFFFC000000FFFFFFFFFFFFFF000000000000001FFFFFC03007FFFFF81FFFFFFFFFFC000000FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFF81FFFFFFFFFFC000000FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFC1FFFFFFFFFFC000000FFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFC0FFFFFFFFFFC000000FFFFFFFFFFFFFF00000000000003FFFFFFFFFFFFFFFFFC0FFFFFFFFFFC000000FFFFFFFFFFFFFF0000000000000FFFFFFFFFFFFFFFFFF80FFFFFFFFFFC000000,
		ram_block1a_23.operation_mode = "single_port",
		ram_block1a_23.port_a_address_width = 13,
		ram_block1a_23.port_a_byte_enable_mask_width = 1,
		ram_block1a_23.port_a_byte_size = 1,
		ram_block1a_23.port_a_data_out_clear = "none",
		ram_block1a_23.port_a_data_out_clock = "none",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 16384,
		ram_block1a_23.port_a_first_bit_number = 7,
		ram_block1a_23.port_a_last_address = 24575,
		ram_block1a_23.port_a_logical_ram_depth = 65536,
		ram_block1a_23.port_a_logical_ram_width = 8,
		ram_block1a_23.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_23.power_up_uninitialized = "false",
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.init_file = "Data.mif",
		ram_block1a_24.init_file_layout = "port_a",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mem_init0 = 2048'h37020F801F36C9DCA76D7E051F49AE458758129D9CB2691CC97A5E0CC999720037E78FA01BE78DF3B9D2998C16364686343005F1D2C9A78E1DFF4C0DC07D98003BE987809FEE00B0BA90507379FC80F3307728AFA1504D2371FF4E01F4CC18001FF981801DC1D5BC34FA71F218C0A084F465977D60134DF7287E5E09EFC080001CF840C707FDD43AA6C4A71B72C4B5D14F7CD5AE79E23EE208504E0DE46480001C3CE5FF4FF0067C95807FAB1A60EA24704DC688635E0ECBC47E4E1DCDA7E8008C7E6CFF5DAA5EA04DF675612A24D2966C27383A1DE735FBFDFF5E10C7C6A800C27F207FC189BA0BC6B4AD76E00673ECB6D7E07CC5B6080CA5FF5E0CFFA3B000,
		ram_block1a_24.mem_init1 = 2048'h31EAC1CCF8117A1B316358A0BF6C8FE041FE9A876B993B3BFEC41F89B4E798A10C61E03EF288620A29B5256EF6A10D10C6C69086A6461A896F823F8D8C0285E5CC20E27E7E999086C04D4A11A9538A64222C43FBC4CFDE639B811F8910645EC0CC34387B6FD92F14B11A39B61AB6A874FB1928E32E56AC2F53089F89DBE79A8CC2303E0F98E87F4371C7492B92155FFF0FC6F0AC43CCC8D711E8DFB8D0DFE2D6EE343C07CFF82E9025F05AFD5088EC0665875006ACAC5F7941E0DE09A035300C6F881D07D0F813A63A7AEF0879C81489AA685AE012AD084899AA4C0BAE519800EF0F1F86F8E90CF5EBD676395C293D550D8B188602489268416C5E0BC03EAE00,
		ram_block1a_24.mem_init2 = 2048'hCC27A68E82078547D427924B529333B3FB0E53A526A4A04665E48E119FE0AD00C42684548001663793C976E3E81CA1248E9F45D7DF71C806C484EE13C8661781E307C25E00A418906504B70818F083B80E3522FDBECCEB0BDC804F13C5C0EE83E307C74F0208BEF0077E4A6A13A7205C9EA56802687812FA98C08F99AE755CACF803D7DD0D0274D8DF20683E3CCB39B0424F55C7EAC2B43509C10F9F98EAFF097303C1BF5028E6EDDE5D550CA159B8D5F614781B069B769619811F9BE605BC0E73C3C3B3CE22F1370405F0BDB38A3AF2D29E46FD5C6C5C1369C31FC17760731C33CCC093EFBFDB3772724B4AB1FE270610124D41D218E9CFD8023F892A3A8EA3,
		ram_block1a_24.mem_init3 = 2048'hF0F4428070080C468097373EADAB1566A956F880F90E1F99303E4727D3677302F078738070017CCB043690DDFB7FF3679EBD0E5611D1A26DBD3CC63D8A650700307A63C03D81EBF8AFAF75F99CD293CD2FE0274115466E4F145C4727EE2A6701381C27583FB0343AA8215B0F6CB55A0650C8D0B0D834AAB5187C2765AF2FB901143E2BF837DC2D1391856EBCD3549B7D7273B1FFC92A2C00585C46655638B60118771FFC277C7C1DAF09C18CA76BF2864C21359C9007D0684DD58E0204BB36011833167987FEF08649521E10FD1FBD801C9D81BA16FA219088220602BE9DAE00CC278E839F39958820F56D8635ABD342BC7D175832DD90528C78CE199CBFE000,
		ram_block1a_24.operation_mode = "single_port",
		ram_block1a_24.port_a_address_width = 13,
		ram_block1a_24.port_a_byte_enable_mask_width = 1,
		ram_block1a_24.port_a_byte_size = 1,
		ram_block1a_24.port_a_data_out_clear = "none",
		ram_block1a_24.port_a_data_out_clock = "none",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 24576,
		ram_block1a_24.port_a_first_bit_number = 0,
		ram_block1a_24.port_a_last_address = 32767,
		ram_block1a_24.port_a_logical_ram_depth = 65536,
		ram_block1a_24.port_a_logical_ram_width = 8,
		ram_block1a_24.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_24.power_up_uninitialized = "false",
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.init_file = "Data.mif",
		ram_block1a_25.init_file_layout = "port_a",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mem_init0 = 2048'h0F01FF8000F6E188522F12487038D7D42E4FC36BC46E4A5047FA3E03C1DFD8000FE07F80041B5AE2CE5B21E8359AACEF44152DCA13B40528D3FF3C03E7BFC00007E87F8000192EB954D505AE814AC95B047950EEE4C3851B37FF3E07FFBFC00003F87F8002342146ACD60DBD03208158CE3019439C4F10F9B7FE3E07DDBBD00003F83FC7000828E514AAB17710D0ED6F16B85E7267C721855FD03E03C59CD00003FC1FFF400C095D0E4CAA362BFE12B139CD7D8CBCC430D8F3FE3E03F81FF00083FE1FFF4004287F67EDE37DB03722A23CBD3A8C6BC655B413FF3E0FEE3EF000C1FF1FFFC0062C96A4608C519881013D783298C623D9F0F983FF3E03E41BE000,
		ram_block1a_25.mem_init1 = 2048'hF017C033F80978F6D73DA9586516428AB50B423C8605E5FFFBC3FF878D5658BCFC1FE001F2949E5A1C553E368DBB3C5B7A4E68A98F04C817A381FF83A7910BEC3C1FE001FE8A93E0F407B63C019CC4173463DAC29E504B8DD380FF8716E77EE83C0BF804FFC1B3614E33A149ABCCF1FBA9518552CF28FD2F23007F87B023FCA23E0FFE007FF76072E5F8C72B74AD46FE2709657B3A53F001FFE03F8790BA9C021E0BFC003FE1D53AFCE3D00F44711ECA0B4B18EB2FBF6DCC4FE03E07E16298001F87FD002FE7ABB8AB8E436C6A7A047AF9C7F12D43C388DD8FEA3C07CA6FB0001F00FF8007E18873CFBF9AEC3C56908C12BD53022977B8FBF7EE3E07EC19F000,
		ram_block1a_25.mem_init2 = 2048'hC3FF81FE8000BB4D429A2C193C6C802B26AD408C56638C0583E43E0FEC090B00C3FE83B480056A57ED8795BBE31B13D14A2A0CFF9BC8089183841E0FC2B9EA80E0FFC1BE00064925320F9CAF4CE1B49726A13AA310B3EB2273803F0FF2F6E180E0FFC0BF0202A3F1661F8495DEBE0BFC90131B66EE629C15C7C07F87B3808F95F1FFC03F0D0BF96361D6E641608D78A2C0656DC9ABA893CF37C0FF838503A40BF0FFC05F50283D57F2B3722A89096F6F6A434073D9F48E6F2780FF87A8C3C524F03FC04FCE24F4D1A5AF9D190F7594661041439861031CF9E7C0FFCF7234AF28F037C06FEFAC729EAD74AB21F3F9D97D75D0EBD4B7DF076CEB81FF873626DDAB,
		ram_block1a_25.mem_init3 = 2048'h0FF03E800FFF098EBE5BE864D01826951534A01EC082F1568FFE3F1F048072000FF80F800FFFCD0E65F8821AE5618819E38C29CE73D6048603FE3E05D48222010FF81FC0027FF45B0B66FA5196879B8851F13AE76EEA58178BFC3F1F2CC7220007FC1F58004E1B5D8950946C21E74B24F17F53E678AC8B0007FC1F1D99C732010BFE17F80022FD6B7E7FEDF2487C47D3EB26C2954E5AB47187FC3E1D1054320007FF01FC0083387ECECF4A3FBA50DE8609E8D0BD4AAA659943F57E1EBEC7B20007FF09F980037E0123600EB1523BBFAF2FEAE7D437136A3207E27E1EF8E12200C3FF81F38004BF061678A1E9EA3CF38049FE75FC4FAF588D63F83E078D476200,
		ram_block1a_25.operation_mode = "single_port",
		ram_block1a_25.port_a_address_width = 13,
		ram_block1a_25.port_a_byte_enable_mask_width = 1,
		ram_block1a_25.port_a_byte_size = 1,
		ram_block1a_25.port_a_data_out_clear = "none",
		ram_block1a_25.port_a_data_out_clock = "none",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 24576,
		ram_block1a_25.port_a_first_bit_number = 1,
		ram_block1a_25.port_a_last_address = 32767,
		ram_block1a_25.port_a_logical_ram_depth = 65536,
		ram_block1a_25.port_a_logical_ram_width = 8,
		ram_block1a_25.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_25.power_up_uninitialized = "false",
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.init_file = "Data.mif",
		ram_block1a_26.init_file_layout = "port_a",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mem_init0 = 2048'hFF00007FFFFDBFFB652EFB6C52B35A5BFC4AE0954A3A51031FFA01FFDDDF9000FFE0007FFFFF7B15ECE58108410D7AFA3E7EC5B4CCD81D6C9FFF03FFCFFFE000FFE8007FFFF8CF9F6456573B09459C641FB3BB1410E2071177FF01FFC7FFE000FFF8007FFFF75AC5369D55603AB65F541EF5024556988DCCE7FE01FFFEFBE000FFF80038FFF8752FB00CD7A84D37EBECCDACE95D95B7B9A30FD001FFEEFCE000FFFC0000BFFBD07EA0DF5A03D6D05D2BF4B3BF4576DDBB5B9FFE01FFEEFFC0007FFE0000BFFF5268F68BF1BFDC45FB7DC3D4764A7E04632E9FFF01FFF0FEC0003FFF00003FFFBBD4B777F16616D3AED43BC4BE13E7FAF621DFFF01FFFCFBC000,
		ram_block1a_26.mem_init1 = 2048'hF0003FFFF8062EE7F7110627C9BF09C9FAC0C67A5AACCF496BC0007FD6321BBEFC001FFFF28D3C4E3D67FB1F2C04B1F4836BAF4BB07AEA5DFB80007FE7EEB1F6FC001FFFFE8F7D05F415B09873ECF2A048CA21F6BAABE6F34780007F63A5F9A5FC0007FFFFC8526707A258E06B2F03D75C99BD60BE67448D0F00007FF313CE0DFE0001FFFFE0E0CD46F32F6C4B06A1A2BBCDE8D4FB5B0F0387E0007FC18F358CFE0003FFFFEE202687B9CC26182F20E287BA31355A4E84682FE001FFC0CE7400FF8002FFFFEAB171C5CDF0AE61E769E09B9E208856A4ADB87FEA03FFF99E3400FF00007FFFEC2786E547074E3BB36C1A7FCAC3EF3C64686A5FEE01FFEB1F4800,
		ram_block1a_26.mem_init2 = 2048'hC0007FFE800079F5764A2D831495DE544B8D78C81A3B17627FE401FFEA4DB600C0017FF48000EF2FDF0F00CD7875DE470BA55DDFAB39186CDF8401FFDE9FE100E0003FFE000106F34EE871D80A1D5CC30C7760E5A71B598FAF8000FFD7AE0381E0003FFF02036DEF78D7E2782F98080AA38FA35374B327857FC0007F8133E38BF0003FFF0D04F061750F8E3C9F60FAF6F482313F3754AA31AFC0007FBE41AB25F0003FFF5027E072A612EC1967719A1808FC47DA5D58F3673780007FB88DBC2EF0003FFFCE2235B5CDFE8C433E05486BF16E6559A933F8775FC0003F16F80036F0003FFFEFAD2D62DF2E9468C4C4E8E65AA1585908E7EB4B0F80007F63E37C2A,
		ram_block1a_26.mem_init3 = 2048'h000FFE80000082C677AADECF80A3C02B0B6FDF25F6ACD31A7FFE00FFD0FF8C000007FF80000017C62EB9E80B1861C00C094679FE0D3C1019FFFE01FD90FFDC010007FFC000003ED26C1504F9A550E0348B165B188EA85893FFFC00FF60FFDC010003FF58000149DA8F3E6B3C594829D2029413AF48FC8FC1FFFC00FD21FFCC000001FFF8000115D6FE3DDD9564EF607316E0CF8C2FB63982BFFC01FDE86CCC000000FFFC00008CCE6E280CE4D213602BE467DE823A2E2F923FF501FE9CFFCC000000FFF9800174B353AA1ADB1056317224439A9DD82E61D2FFE201FEBCFDDC00C0007FF380022A47166B5CC012551E8401493CE440E25DDD5FF801FFFD7F9C00,
		ram_block1a_26.operation_mode = "single_port",
		ram_block1a_26.port_a_address_width = 13,
		ram_block1a_26.port_a_byte_enable_mask_width = 1,
		ram_block1a_26.port_a_byte_size = 1,
		ram_block1a_26.port_a_data_out_clear = "none",
		ram_block1a_26.port_a_data_out_clock = "none",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 24576,
		ram_block1a_26.port_a_first_bit_number = 2,
		ram_block1a_26.port_a_last_address = 32767,
		ram_block1a_26.port_a_logical_ram_depth = 65536,
		ram_block1a_26.port_a_logical_ram_width = 8,
		ram_block1a_26.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_26.power_up_uninitialized = "false",
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.init_file = "Data.mif",
		ram_block1a_27.init_file_layout = "port_a",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mem_init0 = 2048'h00FFFFFFFFFCABEE78483A6C300035A630D7C0E9D7B9A8230005FFFFEE205000001FFFFFFFFCEF58F0A776C448FD6507BF45EAAB1827EF797800FFFFF20000000017FFFFFFF9692F789D358017F00787A45961500FEDE518C000FFFFFC0000000007FFFFFFF33F9938E2CD183B95879B55A6CE9D6887EA874801FFFFFA0400000007FFFFFFF8465B28FE5394600A6134853B422B1C2FC8ADD02FFFFFE40300000003FFFFFFFE051138BCDF75AC4D7E8F8EF030AF6CCFCEEA3001FFFFE20000000001FFFFFFFFA80378D00B2893D42DFB8E0530B7AE17816DF000FFFFEC0100000000FFFFFFFF3C4DB84E0C587312A3DFA98032294CCB02000000FFFFEE040000,
		ram_block1a_27.mem_init1 = 2048'h0FFFFFFFF80EEE6B08E6FDC01C342506CBE1A6137B1B024D003FFFFFCCCB6AC703FFFFFFF2822C8BC28004318F2A9792D8405995E6BD0119987FFFFFE4BBCF8003FFFFFFFE8002940B9F3424A657D7C259023396B2F808F9A07FFFFF64864E0E03FFFFFFFFCE2F02F838CC37593F176E5F52FE8140F20FF5B0FFFFFFFFE6815E01FFFFFFFFEACF62B80554277AA5973F1E1BCF4916AA09E7381FFFFFC6EC018001FFFFFFFFE6DE08F80C956BC312970F21F2E22EF19305DCB81FFFFFD8A08400007FFFFFFFEE5C0AF8CE00D7B8A5160F2536033490970C1CA815FFFFDD60C40000FFFFFFFFE45AB8F87852AC35E297E7AC0F62840E830766F811FFFFC3608800,
		ram_block1a_27.mem_init2 = 2048'h3FFFFFFE80009A6889CB9DFD5E19E1EDFB8E770FEDF3D6AF601BFFFFA99F00003FFFFFF4800363B2008F8F3187D9E0ECFBB77CA044F1D6AF207BFFFF840C28001FFFFFFE00016CB2818F70B07F39E268FFD8DCE241F391D5607FFFFF883061801FFFFFFF0203EAB281989E003F03F6697C2F77CE0503D423D03FFFFFD80EEC070FFFFFFF0D007536808861FFFFBA068138BA76FC87D1512F803FFFFFD9C354160FFFFFFF50256524019C1FF81E87860BF38A75DFDE331DC5907FFFFFC144ED080FFFFFFFCE25A7A602708CC0C015C56FE4216D1DC1931DD5983FFFFF6AC1EE070FFFFFFFEFA07EB300F6FD2806F72564743BAFEA3D2F006DE07FFFFF68D08C13,
		ram_block1a_27.mem_init3 = 2048'hFFFFFE800000218B5079A60878C403D7070030240F31CC940001FFFF5F000001FFFFFF800000128F407BA0EC780E03F407039E01FE210FA48001FFFD2F000000FFFFFFC000008C9B40FD24E2786703EC070F94FFF53547B90003FFFFAF000000FFFFFF580000459FC0F9272E3E778BEE0E0FEC5FA72196A98003FFFDD6000000FFFFFFF80000D19FB1FAA3A61B77826F0E1F307DF02322AB0003FFFDEF830000FFFFFFFC0000A895A1EBA1C6319B823E1C18107F6333A4C8400AFFFE93000000FFFFFFF98000E0DA8C617E1A6D9BC32EDC1C11621033A542801DFFFE8B0200003FFFFFF38000946289E0BDFF4F99E195F951730443F39A73C007FFFFB6800000,
		ram_block1a_27.operation_mode = "single_port",
		ram_block1a_27.port_a_address_width = 13,
		ram_block1a_27.port_a_byte_enable_mask_width = 1,
		ram_block1a_27.port_a_byte_size = 1,
		ram_block1a_27.port_a_data_out_clear = "none",
		ram_block1a_27.port_a_data_out_clock = "none",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 24576,
		ram_block1a_27.port_a_first_bit_number = 3,
		ram_block1a_27.port_a_last_address = 32767,
		ram_block1a_27.port_a_logical_ram_depth = 65536,
		ram_block1a_27.port_a_logical_ram_width = 8,
		ram_block1a_27.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_27.power_up_uninitialized = "false",
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.init_file = "Data.mif",
		ram_block1a_28.init_file_layout = "port_a",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mem_init0 = 2048'h00000000000612738077DB842B2FF2AFC57081242507F305D00000001000200000000000000252E100C0F8881FEA62AFC5901A67920FF11B280000001C00000000000000000052CA80FCF630045102AFC69D1738291FFD79F00000001E00000000000000000C4416C0EE3D043B8902B7993839F651BFF366000000001A000000000000000001006CC0F9CF738003649311CFBFF026DFF52288000000000000000000000000031992C0F0390D203E75982B2030AC643FF5A2300000000400000000000000000312BE80FC072690342BE82BA6C88CC2F7FF2470000000060000000000000000022B78407803BDEFCE57CC0DD4799CD73BFE624000000006000000,
		ram_block1a_28.mem_init1 = 2048'h0000000007F89E8D0007FCC001C7E3571241E10C7D7FFC331800000011E6B210000000000D744CC50007FD1F943373C712F3C701227FFE6398000000365C36D000000000017C40FF0018CDC39B9F3257901DC319987BFB0380000000A3A748DF00000000003C6078003C0430C1B3F2D79679033351FFFF4780000000310CB000000000000010A07B000673FF1B307297D2DC3152F1F7FFA5800000000A303100000000000018B039000EEC00016A72A7CCA6E13147C7F39E800000000C20340000000000001CB1FB00CF7F102AE2F2A7CB2540308F7FFDCE800000000D60B000000000000012B37D007FB4AC0E0872AFCA8C80EE705FF28CD000000011403800,
		ram_block1a_28.mem_init2 = 2048'h000000017FFF938B003582016E1E015C04704FF00003E267A00000000B00C0000000000B7FFC8BC900708001FFDE015C0447C3000001EA67200000002696E10000000001FFFEE8C90070F0807FFE0158001FC0E00003E34F40000000264CC40000000000FDFD6CC500607E003FFC01580030FB3E0403E6931000000022D97C8000000000F2F9764500701FFFFFC401D000C24DFF87D1E263B0000000211F458F00000000AFD8664100600007FFE18158030C5C23DFF3E6DB1000000032ED2A180000000031DA66C100008C3FFFE5C33807B72CE1FE73E24B30000000ABEDD510000000001052AF410006FCE80707E333999F1843C19FFD5318000000B5E53614,
		ram_block1a_28.mem_init3 = 2048'h0000017FFFFFCD0390079EF000F0014F00FFCFDBFFC13DBE00000000100000000000007FFFFFCB03800798F00070014C00FFE7FFFFC1FD9580000002400000000000003FFFFF571780031CFC0078015C00FFEFFFFBC1BD8C8000000050000000000000A7FFFF761700071F300078095E01FFFFFFFFC17B9E000000027800000000000007FFFF261F30079FB8C07800DF01FFFFFDFFC3DB9F000000026800000000000003FFFF3F1520179FF8F01C009E03FFEFFFF5C3DFBC4000000100000000000000067FFE7711001F01E47C1C019E03FFEFFFE7C3DF36C0000001100000000000000C7FFF1781001F82007E1E013406BE8FFBBC03E637800000001B000000,
		ram_block1a_28.operation_mode = "single_port",
		ram_block1a_28.port_a_address_width = 13,
		ram_block1a_28.port_a_byte_enable_mask_width = 1,
		ram_block1a_28.port_a_byte_size = 1,
		ram_block1a_28.port_a_data_out_clear = "none",
		ram_block1a_28.port_a_data_out_clock = "none",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 24576,
		ram_block1a_28.port_a_first_bit_number = 4,
		ram_block1a_28.port_a_last_address = 32767,
		ram_block1a_28.port_a_logical_ram_depth = 65536,
		ram_block1a_28.port_a_logical_ram_width = 8,
		ram_block1a_28.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_28.power_up_uninitialized = "false",
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.init_file = "Data.mif",
		ram_block1a_29.init_file_layout = "port_a",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mem_init0 = 2048'h0000000000079C01007FE464148FF19FF99F009C064000FE7800000010000000000000000003DC0300FFFF003B38619FF9E7F9E01C4002065000000010000000000000000005DC0D00E3F7C00C4E019FF8E10F00314003F69800000010000000000000000005D81900F1FD03C47E018FE1C007F79F000510A800000014000000000000000003D87100F03F0FFFFC638FE60FFE003E800608C80000000E000000000000000003C1ED00F8070220007387CC3FCFAC7D0006A6200000000E000000000000000001C35D00F800DF6FF427E7CC38077CF80806EFD00000000E000000000000000003CC1F007C0000003E0FC3CE1807FFCC0407A3C00000000E000000,
		ram_block1a_29.mem_init1 = 2048'h00000000000BB10A0007FC3FFE07E0CFE27E1F007F000B02B00000001C0C818F00000000000F23320007FCE07BC3F04FE2FC3F01DE000B02300000003A16858F0000000000072F02001FFC007FE7F1CFE280009F36040B822800000035B1CD800000000000070F86003FFC3039C7F1CFE51840B984000FC6280000002ED6FA8000000000000B8F8500078FE8C43DF18FE2FB007A98000FE6280000001C00020000000000000B9FC5000F03003DF3F19FF0C182AE900007FF280000001DE0F80000000000000B9E0700CF81000313F19FF204E0BB40600BFF280000001F4000000000000000079C03007FC9AC4E63F19FF30F0021008003FF7800000010807000,
		ram_block1a_29.mem_init2 = 2048'h000000000000A3FE00007FFE81E000C3FFFFBFFFFFFC061E600000002F800000000000000001B3FE00007FFE002000C3FFF83FFFFFFE0E1E600000002579C600000000000002B0FE00000F7F800000C7FFE03F1FFFFC0F3E2000000022761100000000000001B0FA000001FFC00000C7FFC00301FBFC0A723000000025EAFE00000000000003A87E000000000000004FFF027C00782E0EE21000000027103800000000000005B87E00000000000180C7FC0FB3FC200C0DC2800000002A046C07000000000003B8FE00008C000005C0E7F838E3FE000C0A42B80000003604450F000000000007B07A0006FC17F807E0EFE020F83C01800B42B00000003C0B840F,
		ram_block1a_29.mem_init3 = 2048'h00000000000041F810007EFFFF0000C0FFFFFFFFFFFE018D000000005000000000000000000003F8000078FFFF8000C3FFFFFFFFFFFE018E800000004000000000000000000047E80000FCFFFF8000C3FFFFFFFFFFFE0186800000004000000000000000000007E80000FF3FFF8008C1FFFFFFFFFFFE0386800000004000000000000000000087E830007FBF3F8001C0FFFFFFFDFFFC038680000000500000000000000000000FE220007FFF0FE00181FFFFFFFFFFFC0785C000000038000000000000000000C7E60000FFFF83E00081FFFFFFFFFFFC070F400000003800000000000000000127F600007FFF81E0008BFFFFFFFFFFFC060E4000000038000000,
		ram_block1a_29.operation_mode = "single_port",
		ram_block1a_29.port_a_address_width = 13,
		ram_block1a_29.port_a_byte_enable_mask_width = 1,
		ram_block1a_29.port_a_byte_size = 1,
		ram_block1a_29.port_a_data_out_clear = "none",
		ram_block1a_29.port_a_data_out_clock = "none",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 24576,
		ram_block1a_29.port_a_first_bit_number = 5,
		ram_block1a_29.port_a_last_address = 32767,
		ram_block1a_29.port_a_logical_ram_depth = 65536,
		ram_block1a_29.port_a_logical_ram_width = 8,
		ram_block1a_29.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_29.power_up_uninitialized = "false",
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.init_file = "Data.mif",
		ram_block1a_30.init_file_layout = "port_a",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mem_init0 = 2048'hFFFFFFFFFFFC7FFCFF80000819700F8001E0007C07C0060077FFFFFFE4000000FFFFFFFFFFF83FFCFF00000064C79F8001F807E01FC0050077FFFFFFE4000000FFFFFFFFFFFA3FF0FF00080003BFFF8000FEFF003EC004F0F7FFFFFFE4000000FFFFFFFFFFFA3FE0FF0002FFFFFFFF8001FFFFF7E08004F0E7FFFFFFE4000000FFFFFFFFFFFE3F80FF0000FFFFFF9F8007F001FFC18004B8C7FFFFFFF4000000FFFFFFFFFFFE3E00FF0000FFDFFF8F800FC000538300040E2FFFFFFFF4000000FFFFFFFFFFFC3C00FF000000000BDFE00FC0000306000457CFFFFFFFF4000000FFFFFFFFFFFDF140FF8000000001FFC00FE000003C00045C3FFFFFFFF4000000,
		ram_block1a_30.mem_init1 = 2048'hFFFFFFFFFFF47FF7FFF803FFFFF81FC0027FFF007F0008FC37FFFFFFE3F67D00FFFFFFFFFFF0EFFFFFF803FFFFFC0FC002FFFF01FE0008FC37FFFFFFC1E67900FFFFFFFFFFF0EFFFFFE003FFFFF80FC002FFFF9FCE00087C27FFFFFFC4473100FFFFFFFFFFF0EFFFFFC003CFF9F80FC0075780023C000C3827FFFFFFCA198300FFFFFFFFFFF46FFEFFF800103FC20F8003D7800068000C1827FFFFFFEA208400FFFFFFFFFFF47FFEFFF000F011840F80017F02A9F000040027FFFFFFEBC07800FFFFFFFFFFF47FFCFF3000E0044C0F8003FB0087C0600C0027FFFFFFE8807800FFFFFFFFFFFC7FFCFF800040589C0F8003F0031F00C0060077FFFFFFE4000000,
		ram_block1a_30.mem_init2 = 2048'hFFFFFFFFFFFE7C07FFFFFFFFFFFFFFC000000000000006001FFFFFFFC0000000FFFFFFFFFFFF7C07FFFFFFFFFFFFFFC00000000000000E001FFFFFFFCB800000FFFFFFFFFFFD7F07FFFFFFFFFFFFFFC00000000000000F001FFFFFFFCE79EE00FFFFFFFFFFFC7F07FFFFFFFFFFFFFFC00000030000000E0C0FFFFFFFCC0DFF00FFFFFFFFFFFE7F83FFFFFFFFFFFFFFC000027C0000000E1C0FFFFFFFCCE50100FFFFFFFFFFFA7F83FFFFFFFFFFFE7FC0000FF00000000C3C0FFFFFFFC9F11100FFFFFFFFFFF87F03FFFF73FFFFFA3FE0003FE000000009BC37FFFFFFC1F13800FFFFFFFFFFFC7F87FFF903FFFFF81FE0003FF800018008BC37FFFFFFC3F57900,
		ram_block1a_30.mem_init3 = 2048'hFFFFFFFFFFFFBE07EFFFFEFFFFFFFFC00000000000000180FFFFFFFF80000000FFFFFFFFFFFFBC07FFFFF8FFFFFFFFC000000000000001807FFFFFFF90000000FFFFFFFFFFFFF807FFFFFCFFFFFFFFC000000000000001807FFFFFFF90000000FFFFFFFFFFFFF807FFFFFF3FFFFFF7C000000000000003807FFFFFFF90000000FFFFFFFFFFFF7807CFFFFFBFFFFFFFC000000002000003807FFFFFFF90000000FFFFFFFFFFFF700FDFFFFFFFFFFFFF8000000000000007823FFFFFFFD0000000FFFFFFFFFFFFB80FFFFFFFFFFFFFFF8000000000000007003FFFFFFFD0000000FFFFFFFFFFFEF80FFFFFFFFFFFFFFF8000000000000006003FFFFFFFD0000000,
		ram_block1a_30.operation_mode = "single_port",
		ram_block1a_30.port_a_address_width = 13,
		ram_block1a_30.port_a_byte_enable_mask_width = 1,
		ram_block1a_30.port_a_byte_size = 1,
		ram_block1a_30.port_a_data_out_clear = "none",
		ram_block1a_30.port_a_data_out_clock = "none",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 24576,
		ram_block1a_30.port_a_first_bit_number = 6,
		ram_block1a_30.port_a_last_address = 32767,
		ram_block1a_30.port_a_logical_ram_depth = 65536,
		ram_block1a_30.port_a_logical_ram_width = 8,
		ram_block1a_30.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_30.power_up_uninitialized = "false",
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.init_file = "Data.mif",
		ram_block1a_31.init_file_layout = "port_a",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mem_init0 = 2048'hFFFFFFFFFFF80000000000006600007FFE000003F83FF9FF8FFFFFFFF8000000FFFFFFFFFFFC0000000000000000007FFE00001FE03FF8FF8FFFFFFFF8000000FFFFFFFFFFFC0000000000000000007FFF0000FFC03FF80F0FFFFFFFF8000000FFFFFFFFFFFC0000000000000000007FFE000008007FF80F1FFFFFFFF8000000FFFFFFFFFFFC0000000000000000007FF8000000007FF8473FFFFFFFF8000000FFFFFFFFFFFC0000000000000000007FF000000000FFF871DFFFFFFFF8000000FFFFFFFFFFFE0000000000000000001FF000000001FFF8383FFFFFFFF8000000FFFFFFFFFFFE0080000000000000003FF000000003FFF83FFFFFFFFFF8000000,
		ram_block1a_31.mem_init1 = 2048'hFFFFFFFFFFF80000000000000000003FFD8000FF80FFF7FFCFFFFFFFFFF9FE00FFFFFFFFFFF81000000000000000003FFD0000FE01FFF7FFCFFFFFFFFFF9FE00FFFFFFFFFFF81000000000000000003FFD00006001FFF7FFDFFFFFFFFBF8FE00FFFFFFFFFFF81000000000000600003FF8A0007C03FFF3FFDFFFFFFFF1E07C00FFFFFFFFFFF81000000000000000007FFC20003C07FFF3FFDFFFFFFFF1C07800FFFFFFFFFFF80000000000000E00007FFE0001100FFFFBFFDFFFFFFFF0000000FFFFFFFFFFF80000000000000F80007FFC0003003F9FF3FFDFFFFFFFF0000000FFFFFFFFFFF80000000000002700007FFC000000FF3FF9FF8FFFFFFFF8000000,
		ram_block1a_31.mem_init2 = 2048'hFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFF9FFFFFFFFFFF0000000FFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFF1FFFFFFFFFFF0000000FFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFF0FFFFFFFFFFF1800000FFFFFFFFFFFE0000000000000000003FFFFFFCFFFFFFF1FFFFFFFFFFF3F00000FFFFFFFFFFFC0000000000000000003FFFFD83FFFFFFF1FFFFFFFFFFF3F8FE00FFFFFFFFFFFC0000000000000000003FFFF00FFFFFFFF3FFFFFFFFFFF7F8FE00FFFFFFFFFFFC0000000000000000001FFFC01FFFFFFFF7FFCFFFFFFFFFF8FE00FFFFFFFFFFF80000000000000000001FFFC007FFFE7FF7FFCFFFFFFFFFF8FE00,
		ram_block1a_31.mem_init3 = 2048'hFFFFFFFFFFFFC000000001000000003FFFFFFFFFFFFFFE7FFFFFFFFFE0000000FFFFFFFFFFFFC000000007000000003FFFFFFFFFFFFFFE7FFFFFFFFFE0000000FFFFFFFFFFFF8000000003000000003FFFFFFFFFFFFFFE7FFFFFFFFFE0000000FFFFFFFFFFFF8000000000C00000003FFFFFFFFFFFFFFC7FFFFFFFFFE0000000FFFFFFFFFFFF8000000000400000003FFFFFFFFFFFFFFC7FFFFFFFFFE0000000FFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFF87FFFFFFFFFE0000000FFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFF8FFFFFFFFFFE0000000FFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFF9FFFFFFFFFFE0000000,
		ram_block1a_31.operation_mode = "single_port",
		ram_block1a_31.port_a_address_width = 13,
		ram_block1a_31.port_a_byte_enable_mask_width = 1,
		ram_block1a_31.port_a_byte_size = 1,
		ram_block1a_31.port_a_data_out_clear = "none",
		ram_block1a_31.port_a_data_out_clock = "none",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 24576,
		ram_block1a_31.port_a_first_bit_number = 7,
		ram_block1a_31.port_a_last_address = 32767,
		ram_block1a_31.port_a_logical_ram_depth = 65536,
		ram_block1a_31.port_a_logical_ram_width = 8,
		ram_block1a_31.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_31.power_up_uninitialized = "false",
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "ena0",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.init_file = "Data.mif",
		ram_block1a_32.init_file_layout = "port_a",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mem_init0 = 2048'h2F02FC78009A2A09E0DDAE03039F89AE7AC84A73130E217339874F4C754715810D83BC6B0C004051515F214F453DF6709FC65E57F58FB3D0199D876EA2108102238F3C0780000E74C94B4A27FE3194042C4D7E8F2F6C3B3A108E8775E24B3F03070E1017B060122FF507725BCC0E207A46D47FD5959688DC10818336428B2F02030BDF424C103F7A6CCECB2407BB6A0E72F0197DF99C5E6B184103CF894C5B0303818F0048102DE18201CCD39D8B1A6AD908855041B1A9BE38C0832C4C067603C3E1B500401000D751DAB08F32B8CCEBF131E06E9759309198F8873F97CE3603C0F08008C00043D84B8335E424756D023CC3D3EEA68A0ACD305C472E1BCDE703,
		ram_block1a_32.mem_init1 = 2048'hF408627A0803FE1C93C6786F1A8BA51CD2784B9F86016F70014298E16B80D472FC1DE0383321FE9C6FA7263C5BCA3ACF2BF5105A7D9907306146CCED2040F980FC1E403880093F4608DE85454503306D9AB01CD8AF03A7F3E1045C686C07F671FE047C38000877A8ACC64A166B671C04B2BCB10C2EA72281C182486DDCF64401B84F78781810FFD827177494E8316B43AB881C19CE60DED7610C4CEEE05FFD20FE4578F820101DE2C4A0E30E414D00434E6747365FC26657B145CCEE5E1969C322566D2400022105D3823105FA92330708CCC575738BA20731440E6E32066EE29B026C3C000024A74C6771950B37065F410BF0A80B18F3EEB18487289F424AC2,
		ram_block1a_32.mem_init2 = 2048'h40F94438581FFAF7B6A6F2247211513F0D197A7F68713F8F4871A86E53B44278C1F1847CCE16BA97A31F8FF079B3CDBBA6560561DFA21FBA0811ED6D83E079B4C07DF8704A0EE9E43769D5FEEAEEB7CC2199C9CA04FE0DA80380E768D56879D6C07DA870104FE11F1558FE0187E5AF1C6F0D5F307D4F5D3016207469B965A535C01422600203E01D7C64C08346909CB99FED79C6C41AB33031807C471398FA45C11034E0080B6037522F01EB1A09FBCCD5BDB3B8A1D764203040198C0CBC5A28E19A78780C03266EEC08630403013BD4C7FF8198DBA491A001401DEDAD67F87FC0B9F0580C1FF71837FFBE19F8193BA7D3BC8D522B5FB930414798E12901186B,
		ram_block1a_32.mem_init3 = 2048'h00F023F805FFDC4FC0E3A3551A88E08A6040C9A58D707D9E7811F660F3C7034F80F5E3F8E66A547E87D12F3575B9D3FA3B846FA10E58D87A1293EE129D1740A681FB01FC6F7852660BDECF56C1265F3A61973321C5F9F07F1113F9041F4447CC81F8806C1FFDD0417A2350344C26627F778E9454366FC1FE10D3F139769E4D2C80B8087C16C6AAE1EA48E0B7CF4A356ACF439E8F30AF9BFE1053D0A7222EE03C8069F03E113F7C02D5B1B5729A7D82E7BDB40D1FBEABC7DC26DBD0EA373E7A9721FBB87D12DF78717AEB0FE24FFE376815C477B2F829C380E003D13402FB1D1F00B9A85C990FD8723AC2A4EB4500C6559F6DCC38C2BCC181C881EEC5EECDAC2D,
		ram_block1a_32.operation_mode = "single_port",
		ram_block1a_32.port_a_address_width = 13,
		ram_block1a_32.port_a_byte_enable_mask_width = 1,
		ram_block1a_32.port_a_byte_size = 1,
		ram_block1a_32.port_a_data_out_clear = "none",
		ram_block1a_32.port_a_data_out_clock = "none",
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 32768,
		ram_block1a_32.port_a_first_bit_number = 0,
		ram_block1a_32.port_a_last_address = 40959,
		ram_block1a_32.port_a_logical_ram_depth = 65536,
		ram_block1a_32.port_a_logical_ram_width = 8,
		ram_block1a_32.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_32.power_up_uninitialized = "false",
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "ena0",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.init_file = "Data.mif",
		ram_block1a_33.init_file_layout = "port_a",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mem_init0 = 2048'hFF017C07FFFFFE96EE619A1CBB61C83B9B0EFC89B695C85807983F3E398D7581FF807C04FFFFF1F2CFD00DD0423E2D5DEA122A247BFF6EF807807F1F8C8E9E00FF80FC007FFFE593710A798AEFAF0183F0EA5F9559B677AA0F807F0CFC843E00FF01F0007FFFD780B518C74BF8CDFB712B3C9DE583C6187C0F807F0FACC52E01FF003F41BFFFD68987E8AB52F09D11FCF41FA560FDD00AC007C0FFBF65805A00FF807F003FFF98D262E78A89CFB7A99049A52D6F910DABF427C07F1C76C076003FE05D003FFFBC2482BED29F27892D77BD668A70F8A2404C07F87F0EDC8032003FF07C003FFF1934A7165698DDB5A5F803FD120D29821DD80FFC3F1FA082E200,
		ram_block1a_33.mem_init1 = 2048'hF407E007FFFFFEB22E786DC673201A4D941893E9050A3F8FFF3C781D3A4C1BD3FC03E007FFFFFED7CEFF9A09B91D92F75929D36AA54C6E8F9F383C1FB8AB8A6BFC01C007FFFFFE476D6C9C9378DC8F19469E312FB3225CEC1F783C198E4A1160FE03F807FFFFFF991D2D65A0A74EC606C46A159D330B2EBE3F7C381EB58EC7A2F800F807FFFFFF04F7CF57D2E4974A48BC53A87591AE03889F703C1E1A0D2B03FE02F807FFFFFD6D5EFADC4249E09994DA3511D4A934DA880F383C1D6965F9C0FE01EC1BFFFFFFEC0BA7A40DE3820D809F8CFEDF8859D1880F387E1CF17CCE40FF01EC03FFFFFE558359E665F749667B6ACCDB883C97DBF88FB87F1BFC1C4A40,
		ram_block1a_33.mem_init2 = 2048'h40074047FFFFFAF7AA97132D96FCDB368EFEB78275B80380BFCFB81C9CC85A61C00F8007FDFFFA97B61649A5E8C4DCEDF145001768D80385FF8FFD1F0189C704C003F80FFDFF29E43EBA3A6B2005A8885CA7F4CF4B050387FF9FFF1B9F0079C1C003A80FEFFFE11D7C3C047E2BD13A4BB95CCFC92FB4430FFE1FFC1A3387081BC00BA01FFFFFE01DA1BBA8465010276DF9AA5C72F0BEA50FFFBFFC3ADB9A2DD9C00FB01FFFFFE037FD8FDFEB1492C200BDECB9DF03FE8C1FFF3FF97E656C5DE3E007F807FFFFE659FD82B20062363484BB2DAAFC5D47361FFF3FFD19FFD7C89DC007F027FFFFF663CDAF4E5775634451F48B185FCDB6EF4FBF38781FC24F6803,
		ram_block1a_33.mem_init3 = 2048'h000E2007FE1E1C4FC77FE9B980B0BEA0908D649CC4D402FE47CFFE0A84C417A5800BE007FF9A147E89666E7C3BC2A5AE337CC3337D1027FA0FCFEE128B3BBF1880070003F38812660C53AD45745A52248C1647AC2A900FFF0FCFF909CEF3BCFB80078013E1CC90416795321CAB66CEE2E600260F83BC3FFE0FCFF110BA88076A80470803E9FEA8E1FA8514FD20040AE13F76DFE2F7067FFE0FCFF0963268735B8017F003EFFF7C00C0E567950D3D4DD71235E798F7283FDC1FCFF09848B6B62E0005B803EFFF78705ADB548901FF4B612A4D92105CA63F801F9FF018414096AF0047A823FFFFD8722041DE11A293F682F3D85E3272B93F803F9FFE36D2BD6CF4,
		ram_block1a_33.operation_mode = "single_port",
		ram_block1a_33.port_a_address_width = 13,
		ram_block1a_33.port_a_byte_enable_mask_width = 1,
		ram_block1a_33.port_a_byte_size = 1,
		ram_block1a_33.port_a_data_out_clear = "none",
		ram_block1a_33.port_a_data_out_clock = "none",
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 32768,
		ram_block1a_33.port_a_first_bit_number = 1,
		ram_block1a_33.port_a_last_address = 40959,
		ram_block1a_33.port_a_logical_ram_depth = 65536,
		ram_block1a_33.port_a_logical_ram_width = 8,
		ram_block1a_33.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_33.power_up_uninitialized = "false",
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "ena0",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.init_file = "Data.mif",
		ram_block1a_34.init_file_layout = "port_a",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mem_init0 = 2048'h00FFFC00000001FEDF6E935F548D85ABE70E4480F82E987FFF8000FFF1FF7601007FFC0000000A04CDCFC95310AC9C2BD36E6306FAEFF07FFF8000FFC0FF6000007FFC0000001D0DEBD3479B96592C3B6042C2C95F5478E5FF8000FC00FFC00000FFF0000000238FEB5862AE8BD3DB1DB31BC7C20170025FFF8000FE80FED00000FFFF40000020A8CB9F57E202FB435C01D0287F51CE2507FFC0007E51FFA400007FFF0000006903C7D377BB0E84627B2FB9FE04A96F9F8ADFC000FD80FF8800001FFD00000065A047A903DF436FE4058445F34AD2CBC1EEFFF800FFA0FFCC00000FFC000000A35166889816061026A189DAF8E0B2EE977DFFFC00FF24FF1C00,
		ram_block1a_34.mem_init1 = 2048'h0BFFE000000001928352D94E744C23D1C2E3D53E35ED693FFF0007FFD5D32AC203FFE0000000014AABD2A905FD0C2C8853ED22E2F6EE117FFF0003FEDBF500F603FFC00000000168E8F91F39BA94C34667E4029AFDB0DDDFFF0003F948F3760201FFF80000000049B8F11D1BC72F3A959849523A2C17107FFF0007FCB575AF4307FFF800000001CBD2E2F5D14DFFFC864428124E618480DFFF0003FDFB92268001FFF800000003647BC55A065F0984FE7B8BA09CE30AFD8FFF0003FF1F7D3AC001FFEC0000000387BEA897ABACA484EC8B2A5B04EDAF8EDFFF0001FE69FA1C8000FFEC0000000063BE67F0DC38D657E088B90EA0BEDAF7FF7F8000FAF23F8480,
		ram_block1a_34.mem_init2 = 2048'hBFFF4000000005085B9BE5D00F502806F387FCF1A5A6007FFFC047FF418B90343FFF8000000005686333DDCD91109A9E814F0615E395007FFF8002FAA433568A3FFFF8000000161B9BFB8E8DDFA7F65315FFE0F76D01007FFF8000F8DF80400B3FFFA80000001EE29F6F987AB3AC90C4BB5B7E296F0340FFFE0003F9EF2B56763FFFA00000001FE25B3DA922EF1F721F7DE4535B9C40B8FFFF8003F88A9202113FFFB00000001FC8875990A09822ACC41A3DECBA811881FFFF0006FB11115CBE1FFFF800000019B3531A68C85349EB533137D2C28302ADFFFF0002FDDB43ED123FFFF000000009CB23BED603F81B53A66F8B09A1D611CCBFFF0007FC255A0A31,
		ram_block1a_34.mem_init3 = 2048'hFFFE20000001E3B03E17920D61A6193C6FA0A0EB16A80001BFC001EF6E0EC9D67FFFE0000005EB817EA8B7F541BE6D8A8ED0690E04200005FFC011F4D7D109307FFF00000007ED99FF88B3EF944CDB37874718B5EC440000FFC006ECB0C9B8BB7FFF800000036FBE944329445BF8180D29DDA87AF9600001FFC00EFDD816AFB17FFF08000001571E1E422EC09C397DEF30B1FD8C09380001FFC00F7B3918801A7FFFF000000083FF2F601F8466CB80693C4C94EB293C0023FFC00F7306AE26C8FFFFB8000000878FB54F6208397213881FD39E4157B8007FFF800FF70AA33EBBFFFFA8000000278DDDD5D381ACFF4AB9BF231BBC0586007FFF8001F0BBD4F643,
		ram_block1a_34.operation_mode = "single_port",
		ram_block1a_34.port_a_address_width = 13,
		ram_block1a_34.port_a_byte_enable_mask_width = 1,
		ram_block1a_34.port_a_byte_size = 1,
		ram_block1a_34.port_a_data_out_clear = "none",
		ram_block1a_34.port_a_data_out_clock = "none",
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 32768,
		ram_block1a_34.port_a_first_bit_number = 2,
		ram_block1a_34.port_a_last_address = 40959,
		ram_block1a_34.port_a_logical_ram_depth = 65536,
		ram_block1a_34.port_a_logical_ram_width = 8,
		ram_block1a_34.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_34.power_up_uninitialized = "false",
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "ena0",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.init_file = "Data.mif",
		ram_block1a_35.init_file_layout = "port_a",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mem_init0 = 2048'hFFFFFC00000003A66E9E4240EF61AAE97B94385FF0B4BC48007FFFFECE036800FFFFFC00000002506C3EE140E7FF96ABA34DDCDCF0B5D16C007FFFFE9F000001FFFFFC000000082C483A418C65F696A10116FC19C07E7ACC007FFFFD7F000001FFFFF0000000180E48BB6C8072284DA342B9F80FBE7A39C6007FFFFF0F000001FFFFFF4000000DEC683B1C0DFBC8CA62014E2BE3CEF2001A003FFFFFAE000001FFFFFF0000001CF260376344F57BE455089E0BFC9E53C38A003FFFFDDF000001FFFFFD0000002FA560594CE0FA8FE0538338037AA777C2E50007FFFFAF000001FFFFFC0000007F17407ACF19FBD823F787A420EC47729E850003FFFF4F000001,
		ram_block1a_35.mem_init1 = 2048'hFFFFE0000000001BF68DDB2E556D11CBDF54FB13FE09424000FFFFFD4292EC3EFFFFE000000000C8FE0D816DC3B38366991F279FFF085A0000FFFFFCE5A0C707FFFFC000000000B7FC07A37654B35C9D7D8799FDFE44764000FFFFFA22B49F02FFFFF800000000412C0F33709F3F5956A20D27DFB743B7A000FFFFFF66861E80FFFFF800000001B8E60D0BA0D3AE82A3EA3257BFBF40AFC000FFFFFFD9228EC1FFFFF8000000001B6E0F263E28A77CB3CDCFAE6CFDC4C7C000FFFFFF7FA3C701FFFFEC00000001EF2E5E7397EC9168A00C310CFCFDC5C52000FFFFFE55832C01FFFFEC00000003132E9F16C3DE0E2EA2ECC6BC59BEE4B058007FFFFA2E457101,
		ram_block1a_35.mem_init2 = 2048'hFFFF4000000000003B8C154DFE63C4A7EFE0003035A20000003FFFFD1E34CF4EFFFF800000000000330C3D5EF9283A11F280F27003810000007FFFFE42784EC0FFFFF8000000000013847D55FAB9ECA574500FB051120000007FFFFCEA7BD1BFFFFFA8000000000077007B2B3A89769BD4089F661111400001FFFFFF9DA93DF5FFFFA0000000000023406F704F25CC471785B5DD6211A400007FFFFE8295F908FFFFB00000000000E76047FA5FD58B50D7441E9F7C10970000FFFFFE819A49D0FFFFF800000000008765F65BFC462762930D7BBF7D09508000FFFFFCA8931187FFFFF000000000285741C2488152C90DFE7F5FFFFC19FE8000FFFFFD5280C4E1,
		ram_block1a_35.mem_init3 = 2048'hFFFE20000000000003704249819FED60980798CFEAC80000003FFFE244E29B80FFFFE0000000000000E761A1A1B3F92F284C6FF7FA400000003FFFFFA77F0AB8FFFF00000000000002C76203CBF2CC2D1834E1F1EA6C0000003FFFE4CE3C0A4FFFFF8000000000000CCEE2BC3FDD3D17BE43B21FFF400000003FFFF4022AB933FFFF08000000000004CFE43E4C3FBCD7EF8FE1173F440000003FFFF6D6831765FFFFF0000000000005EFFB65D18CF4D7EC2CFD873F000000003FFFF6EBD45189FFFFB8000000000019C49F6E0701F6965C20912C5F860000007FFFF2EC183336FFFFA8000000000009CE2F5E5E60C51ED0D013EC07A00000007FFFF25C3D2F72,
		ram_block1a_35.operation_mode = "single_port",
		ram_block1a_35.port_a_address_width = 13,
		ram_block1a_35.port_a_byte_enable_mask_width = 1,
		ram_block1a_35.port_a_byte_size = 1,
		ram_block1a_35.port_a_data_out_clear = "none",
		ram_block1a_35.port_a_data_out_clock = "none",
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 32768,
		ram_block1a_35.port_a_first_bit_number = 3,
		ram_block1a_35.port_a_last_address = 40959,
		ram_block1a_35.port_a_logical_ram_depth = 65536,
		ram_block1a_35.port_a_logical_ram_width = 8,
		ram_block1a_35.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_35.power_up_uninitialized = "false",
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "ena0",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.init_file = "Data.mif",
		ram_block1a_36.init_file_layout = "port_a",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mem_init0 = 2048'h000003FFFFFFFEC38E01F2400A21999703FA00000F075AB00000000060008000000003FFFFFFFE818C01E140051F8D9783AC00030F06199C0000000000000000000003FFFFFFF92D8805418C068F8D9F01C100063F87B978000000028000000000000FFFFFFFEB17880760800347C49F038600007F83F45E00000000F0000000000000BFFFFFE66B88073000035FC6DE013FD0603F03E74C00000000F0000000000000FFFFFFCF1D800F0C0007A7E2CF087FF0037F8228D600000002D0000000000002FFFFFFEAEB80073F0001CFE2CF80FFFC857F8227BF0000000080000000000003FFFFFF958F8005BFE003E0216F807FCF13FF837BAA0000000030000000,
		ram_block1a_36.mem_init1 = 2048'h00001FFFFFFFFFA1C600271E29D747782930B700000E9C400000000001F3D88600001FFFFFFFFF4D0E007F1DA2803EA1E701AE00000F7C400000000145D1D08300003FFFFFFFFF058C007F0FBF8F9D437C790800000778000000000584C1E083000007FFFFFFFFB34C00FF0F301F9ACA41F010004004382000000001B2C1F001000007FFFFFFFE720600FF8F709F059EF1C230004007306000000001A3E5E000000007FFFFFFFE7A8E00FE01A09E0B8ED00D600300076040000000011C04A100000013FFFFFFFE7ACE01FF80380E179C903CC00300066070000000000DC6AD00000013FFFFFFFD6ECE00F6C01440119E70F98006410750B80000000441837E00,
		ram_block1a_36.mem_init2 = 2048'h0000BFFFFFFFFFFFCB800B33FE7FC271A01FFB7035BC0000000000031F7C46C800007FFFFFFFFFFFC3000339F93FF867AC3FF8F0039D000000000001FF06C648000007FFFFFFFFFFF380033CFBBE1DB729CFF270411F000000000000F8F8C177000057FFFFFFFFFFB700071BBBBE0EF7AA27F2E0011E400000000002CAA40D0300005FFFFFFFFFFFE3001711CF39C03D2913DCC0001EBC0000000002B001090B00004FFFFFFFFFFF47003F985FE78D320F77FD80011EED0000000002A428A9FD000007FFFFFFFFFF07001E38FF80352E6FD89980010F508000000000AAE8F9FA00000FFFFFFFFFCD07003E38BE4A935C1AB6DB80001E60000000000000E3F89B,
		ram_block1a_36.mem_init3 = 2048'h0001DFFFFFFFFFFFFD703991E1801B2047FFFFB3FEF000000000001CDE18093100001FFFFFFFFFFFFAE01CB9E1801B5297BC6F3BFE7000000000000F268919090000FFFFFFFFFFFFFEC01E7BC0013AC8BFF40065EE7C00000000001CE0A9994600007FFFFFFFFFFFF4C01E480003FAE89FC04157FF7C00000000000C177B18760000F7FFFFFFFFFFF4C01A3C33C3FA289F80022F3F7800000000000E1B72323A00000FFFFFFFFFFFFDE0013E3FF3F2289C03035F3F3800000000000E0C8E32B2000047FFFFFFFFFFF1C0011FFF7FF0693C0F6D9C5FBE00000000000E0F7B7284000057FFFFFFFFFFF9C00123FE7FC269B00FEC9C07BE00000000000E1F7E66C4,
		ram_block1a_36.operation_mode = "single_port",
		ram_block1a_36.port_a_address_width = 13,
		ram_block1a_36.port_a_byte_enable_mask_width = 1,
		ram_block1a_36.port_a_byte_size = 1,
		ram_block1a_36.port_a_data_out_clear = "none",
		ram_block1a_36.port_a_data_out_clock = "none",
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 32768,
		ram_block1a_36.port_a_first_bit_number = 4,
		ram_block1a_36.port_a_last_address = 40959,
		ram_block1a_36.port_a_logical_ram_depth = 65536,
		ram_block1a_36.port_a_logical_ram_width = 8,
		ram_block1a_36.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_36.power_up_uninitialized = "false",
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "ena0",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.init_file = "Data.mif",
		ram_block1a_37.init_file_layout = "port_a",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mem_init0 = 2048'h000000000000007C0E000DBFF3E18780FC01FFFFFFF8270800000000E0000000000000000000047E0C001EBFF9FF83807C13FFFFFFF8260400000000800000000000000000000D520800BE73F8FF8380FE3FFFFFFFF8080400000000800000000000000000000B6008009F7FFC7FC380FC7FFFFFFFFC0C22000000008000000000000000000016080800CFFFFC67C1C1FEFFFF9FFFFC173200000000800000000000000000001C1C0000FFFFF83FE1C0F7FFFFFFFFFC13B800000000A000000000000000000008EC0000FFFFFC0FE1C07FFFFFFFFFFC1B9900000000F000000000000000000031FC00007FFFFC0020E07FFFFFFFFFFC039D0000000070000000,
		ram_block1a_37.mem_init1 = 2048'h0000000000000023860000FE41C18F380F0F30FFFFF0BFC00000000103E1E70000000000000000718E0000FDC3803E6000FE21FFFFF03FC00000000107E3EF0200000000000000F98C0000FFDF801CC083FE07FFFFF83FC00000000146E3CF01000000000000007D0C0000FFDF0019C1FFFE0FFFFFF87FE00000000176E3CF00000000000000007C0600007F9F800381FFFC0FFFFFF87FA0000000017FC3DF00000000000000007C0E0001FFCF800781DFF11FFFFFF83FA000000001E3C3DE0000000000000001FC0E00007FCF800F839FC03FFFFFF83F9000000000E201D20000000000000001FC0E00093FE7C00F81FF007FFFFFF82F0800000000E0008000,
		ram_block1a_37.mem_init2 = 2048'h00000000000000001B8000F801803E079FFFFF0FCA42000000000000E05639CE0000000000000000230000FC06C006079FFFFA0FFC63000000000000005439CE0000000000000000138000FE044003B71E3FF60FBEE1000000000000F8AC3EF90000000000000000370000FA4440010F9C1FEE1FFEE14000000000030708F2F90000000000000000430000F130C1C0031E0FFC3FFFE1BC0000000003C8D8F6F1000000000000000007000078A0078F0E0073DC7FFEE1C30000000003A231F6050000000000000000070001F880003B1E200BD87FFEF0CF8000000001ABF1E607000000000000001D470001F8C044E73C0191987FFFE0DF800000000103F1E706,
		ram_block1a_37.mem_init3 = 2048'h000000000000000001700741E180073FC0000048010800000000000097F88774000000000000000000E00361E180071D800390E8018800000000000033F9877C000000000000000002C001E3C000060F800BFF9211840000000000030B39073A000000000000000000C001A00000060F803FFFF00084000000000003E45B070A00000000000000000CC001F00000060F807FFF60C084000000000001E3A30D0200000000000000000DE000D000000E0F83FFFEC0C0C4000000000001F0D70D82000000000000000011C000E800800E0F03FFFF83A042000000000001F0520D86000000000000000009C000F001803E0F8FFFFD83F842000000000001E05619C6,
		ram_block1a_37.operation_mode = "single_port",
		ram_block1a_37.port_a_address_width = 13,
		ram_block1a_37.port_a_byte_enable_mask_width = 1,
		ram_block1a_37.port_a_byte_size = 1,
		ram_block1a_37.port_a_data_out_clear = "none",
		ram_block1a_37.port_a_data_out_clock = "none",
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 32768,
		ram_block1a_37.port_a_first_bit_number = 5,
		ram_block1a_37.port_a_last_address = 40959,
		ram_block1a_37.port_a_logical_ram_depth = 65536,
		ram_block1a_37.port_a_logical_ram_width = 8,
		ram_block1a_37.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_37.power_up_uninitialized = "false",
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "ena0",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.init_file = "Data.mif",
		ram_block1a_38.init_file_layout = "port_a",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mem_init0 = 2048'hFFFFFFFFFFFFFDFFF1FFFFFFFC1E7F800000000000000007FFFFFFFF40000000FFFFFFFFFFFFFBFFF3FFFFFFFE007F800000000000000003FFFFFFFF20000000FFFFFFFFFFFFF6FFF7FFFFFFFF007F800000000000000803FFFFFFFF20000000FFFFFFFFFFFFFCFFF7FFFFFFFF803F800000000000000C01FFFFFFFF20000000FFFFFFFFFFFFE9F7F7FFFFFFFF803FC00000000000000701FFFFFFFF20000000FFFFFFFFFFFFF3E3FFFFFFFFFFC01FC00000000000000381FFFFFFFF20000000FFFFFFFFFFFFD713FFFFFFFFFFF01FC00000000000000380FFFFFFFF20000000FFFFFFFFFFFFEE03FFFFFFFFFFFFDFE00000000000000380FFFFFFFFA0000000,
		ram_block1a_38.mem_init1 = 2048'hFFFFFFFFFFFFFFFCF9FFFFFE7E3E00F80F0030000000803FFFFFFFFE7C000002FFFFFFFFFFFFFFFE71FFFFFDFC7FC1E0000020000000003FFFFFFFFE78000001FFFFFFFFFFFFFF7E73FFFFFFE07FE3C0000000000000003FFFFFFFFE79000000FFFFFFFFFFFFFF7EF3FFFFFFE0FFE7C0000000000000001FFFFFFFFE49000000FFFFFFFFFFFFFF7FF9FFFFFFE07FFF80000000000000001FFFFFFFFE40000000FFFFFFFFFFFFFF7FF1FFFFFFF07FFF80200100000000001FFFFFFFFE40000000FFFFFFFFFFFFFEFFF1FFFFFFF07FFF80600000000000000FFFFFFFFF40000000FFFFFFFFFFFFFFFFF1FFFFFFF83FFF800000000000000007FFFFFFFF40000000,
		ram_block1a_38.mem_init2 = 2048'hFFFFFFFFFFFFFFFFF47FFFFFFFFFFE07800003000001FFFFFFFFFFFFFF980035FFFFFFFFFFFFFFFFDCFFFFFFFFFFFE07800002000000FFFFFFFFFFFFFF980035FFFFFFFFFFFFFFFFCC7FFFFFFFFFFFB7000006000000FFFFFFFFFFFF07300004FFFFFFFFFFFFFFFFE8FFFFFBFFFFFFFF80000E000000BFFFFFFFFFFC00300004FFFFFFFFFFFFFFFFBCFFFFF1FFFE3FFF00001C00000043FFFFFFFFFCF8E00004FFFFFFFFFFFFFFFFB8FFFFF8FFF870FE00701C00000000FFFFFFFFFCDFC00000FFFFFFFFFFFFFFFFB8FFFFF8FFFFC0FE3FF818000000407FFFFFFFFED4000002FFFFFFFFFFFFFFECF8FFFFF8FFBF00FC107018000000C07FFFFFFFFE7C000002,
		ram_block1a_38.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFC8FFFBE1E7FFF3FC00000180007FFFFFFFFFFFF180700F3FFFFFFFFFFFFFFFFFF1FFF9E1E7FFF1F800000380007FFFFFFFFFFFFC40600FBFFFFFFFFFFFFFFFFF93FFF9C3FFFFE0F800000300003FFFFFFFFFFFFF3C600F9FFFFFFFFFFFFFFFFFF3FFFDFFFFFFE0F800000700003FFFFFFFFFFFFF86400F9FFFFFFFFFFFFFFFFF33FFFCFFFFFFE0F800000600003FFFFFFFFFFFFFC3C00F9FFFFFFFFFFFFFFFFFA1FFFEFFFFFFE0F800000C00003FFFFFFFFFFFFFF180079FFFFFFFFFFFFFFFFEE3FFFF7FFFFFE0F000001800001FFFFFFFFFFFFFF9C007DFFFFFFFFFFFFFFFFE63FFFFFFFFFFE0F800001800001FFFFFFFFFFFFFF98003D,
		ram_block1a_38.operation_mode = "single_port",
		ram_block1a_38.port_a_address_width = 13,
		ram_block1a_38.port_a_byte_enable_mask_width = 1,
		ram_block1a_38.port_a_byte_size = 1,
		ram_block1a_38.port_a_data_out_clear = "none",
		ram_block1a_38.port_a_data_out_clock = "none",
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 32768,
		ram_block1a_38.port_a_first_bit_number = 6,
		ram_block1a_38.port_a_last_address = 40959,
		ram_block1a_38.port_a_logical_ram_depth = 65536,
		ram_block1a_38.port_a_logical_ram_width = 8,
		ram_block1a_38.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_38.power_up_uninitialized = "false",
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "ena0",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.init_file = "Data.mif",
		ram_block1a_39.init_file_layout = "port_a",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mem_init0 = 2048'hFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFF7FFFFFFFFFFC0000000FFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFF3FFFFFFFFFFC0000000FFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFF8FFFFFFFFFFC0000000FFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFC7FFFFFFFFFC0000000FFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFC7FFFFFFFFFC0000000FFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFC7FFFFFFFFFC0000000,
		ram_block1a_39.mem_init1 = 2048'hFFFFFFFFFFFFFFC00000000180000007F0FFCFFFFFFF7FFFFFFFFFFF80000001FFFFFFFFFFFFFF80000000020000001FFFFFDFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFF80000000000000007FFFFEFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000,
		ram_block1a_39.mem_init2 = 2048'hFFFFFFFFFFFFFFFFE0000000000001F87FFFFCFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFE0000000000001F87FFFFDFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFE000000000000048FFFFF9FFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFC0000004000000007FFFF1FFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFC000000E00000000FFFFE3FFFFFFFFFFFFFFFFFF07000003FFFFFFFFFFFFFFFFC000000700000001FF8FE3FFFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFC000000700000001C007E7FFFFFFBFFFFFFFFFFF00000001FFFFFFFFFFFFFFF38000000700000003E00FE7FFFFFF3FFFFFFFFFFF80000001,
		ram_block1a_39.mem_init3 = 2048'hFFFFFFFFFFFFFFFFFE000000000000C03FFFFFE7FFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFC000000000000E07FFFFFC7FFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFC000000000001F07FFFFFCFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFF8000000000001F07FFFFF8FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFF8000000000001F07FFFFF9FFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFF0000000000001F07FFFFF3FFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFF0000000000001F0FFFFFE7FFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFF0000000000001F07FFFFE7FFFFFFFFFFFFFFFFFFFE00003,
		ram_block1a_39.operation_mode = "single_port",
		ram_block1a_39.port_a_address_width = 13,
		ram_block1a_39.port_a_byte_enable_mask_width = 1,
		ram_block1a_39.port_a_byte_size = 1,
		ram_block1a_39.port_a_data_out_clear = "none",
		ram_block1a_39.port_a_data_out_clock = "none",
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 32768,
		ram_block1a_39.port_a_first_bit_number = 7,
		ram_block1a_39.port_a_last_address = 40959,
		ram_block1a_39.port_a_logical_ram_depth = 65536,
		ram_block1a_39.port_a_logical_ram_width = 8,
		ram_block1a_39.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_39.power_up_uninitialized = "false",
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "ena0",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.init_file = "Data.mif",
		ram_block1a_40.init_file_layout = "port_a",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mem_init0 = 2048'h00EBC3F83FFF1CE71D610EA11F1CE452080646C6425A7231F8A42E70E51BD12B01E703FC1FFD8EC73D2312AA28AC18B1869F73D6C5AA0371F8E72E53C66B2AAF81D723381FFF8AE10CBFF19F4602A499EE35093CC5BA1373E06C2E919AB1225D81C703F82FFD0BF989B6E5013A8A953338A7F2FF82F31731E0F0CF88EBDCB993009A05F61FF36FCFC33F4D01D5F8384B8B14BC8C4933FF0138900FB598102D3C40ED0A5827F874FF400998D3465A62C6A826AE2EC3616F1130881FD70AEE8BBC01C904300FFF863F1014DFC0C10962623A9C299188C08B1838503F57257DC3A201C902F98FFC3EF782FAA4A016B400A23023E21ECC0C3F1D7850FF8F55BBD85D,
		ram_block1a_40.mem_init1 = 2048'h00DFC780FCFF0820FF311A81352E583968AA33C910E77F03C64D1E6789789B6E81EFC380FEFFFC207F633A11495B65BACD084ECA91E71E03CC0F9E8729E577BA01CA87C05FFD3CA73FE0016072739E7DB1E18A935BE63C0A4C1D12F28BDC0F35015807E07F7C7D8FEED7F0EC2CE8B27B605A4D4FD7CEAC0C180066148101DE99018C07E03DFFC4C605F1F7D9EC05894214C9144121EEEC1C1C7A2E585D04C6B700C705F00FFF44ED04CDBC9F003EA1CDF5BFDB3D422DA41CD8720E57FB1F83D601E303F83FFF65F35DCBF7A7505A7933F2B222EBB20CF4B950202E250EE9092E00C783F83EFF3EF39C7BF15836D1063EB0EB70553F2DD233F0344C277B95D262,
		ram_block1a_40.mem_init2 = 2048'h807DD18027F0E611FDEA7CBCB9DE0D6C41CC6A2F3C0F02787030EA7EF12AC59000F1F1807FF0E6047857FE6F4F3B732FD7FCFA0FC40FE07020708BBCCFA76F5000B981801FF39FC6FEC350B17857FE8E44C6DB4D912FFEE433F04A26EBDE12DD00B2E1C03FFCC5E7FC02ED4C0DD1DDE88AFCD3D3B90EFFEC33E047CBF183A54301F3838077FD78C4FF7761099263736EEDC3D5E4046FFFF479030FF73913E26500F181803FFC22B5FF987355BB0DC5E5CA9C347A4CE3FFC0361B8F81CA11636500F1A6A03FFE1997FFD7213DA7A34F392F2C7AB4E0F7FF843EC126547BE5B1E500F7E7A09FFE06E5FFD65F009592B63097A5AE8024E7FF00F6070E45E43BE935,
		ram_block1a_40.mem_init3 = 2048'hF80CFF0601FFFEC7890E3A030D69FB165DC9FAB89FCFEF53D0108EFC18085B81F80E7F0603FFE6F74828FB01833EC25FB54932F55FEF6F4FC0389ECB70D97CCAF81CB8061DFD227F4835BDD347EF89CCD05A119A8F67C75BE008C702CB936C09E01EB07E1DFD649F01E5FA78AEFE472272392C0ACF7BE2D9F038CEFC3FF63D87F81DF07E19FDC4DF80EEFA17D85A2C59B11A76172FFBE09BF11886B729E0EEAC9051F0F82FF5478FE15A0B68BC3B3B86D59A69479FD8F9D9E618578745473B158076F1C001FC168FE0CD2BB3233FB0D062C81404973C19BCF8384E898403D6CD015F71803FFCC6CFF908C05A1076826F0BA4246E841F0F3CF878CE843B917060,
		ram_block1a_40.operation_mode = "single_port",
		ram_block1a_40.port_a_address_width = 13,
		ram_block1a_40.port_a_byte_enable_mask_width = 1,
		ram_block1a_40.port_a_byte_size = 1,
		ram_block1a_40.port_a_data_out_clear = "none",
		ram_block1a_40.port_a_data_out_clock = "none",
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 40960,
		ram_block1a_40.port_a_first_bit_number = 0,
		ram_block1a_40.port_a_last_address = 49151,
		ram_block1a_40.port_a_logical_ram_depth = 65536,
		ram_block1a_40.port_a_logical_ram_width = 8,
		ram_block1a_40.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_40.power_up_uninitialized = "false",
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "ena0",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.init_file = "Data.mif",
		ram_block1a_41.init_file_layout = "port_a",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mem_init0 = 2048'h0017C007FFFF1CE71C4398E01CF4EB14E804517A4043F1F007E01E564B3093F3001F0003FFFC0EC73C5FDE40DB00D70BD9AEE99BF5B3F0F007E01E4EBBABE521803F00C7FFFC0AE10CF81CCA46E7DE3EDB6969761D53F0F01FE31EB36742F46D803F0007FFFC0BF988EB086DD93875B300EDE81359E3F0F01FEF3F90765482D9007E0009EFF00FCF0216A5B289B0BB7DFD85AC8E96EBF0E0078FFF89377627C5001B05A7FFF804FF01223F22FFB12DDE1DD217E7E4C960F00F87FFE5732E299B003F03CFFFFF043F14E7EBFFB289BC4AF22E59800E7084F807CFFF5AF7E58E05003F0107FFFC3EF78149E15AB6C97D29F93DEE6C527000FD47CFFF9CCEB356AC,
		ram_block1a_41.mem_init1 = 2048'h002FC07FFCFF0820FFD548187C9A0A0EBE7549DB2DF800FFC1FD06BB2C629F9D8017C07FFEFFBC207FCD075F0FD640774FEA2A7D37F801FFC3FF8694D8E3534C0036803FDFFD3C273FDBFE284E419851CA2E19BE88F803FE43FD0E96941DC83000A4001FFF7C7D8FEEC57B33192922A7C07779990AF0A3FC07F91E58904D90610074001FFDFF44C205D90240CDD4104EB899E34E2E70E3FC03FA1E04DA894F45003F020FFFFF44E004F21C6508206481772DD255F0B1E3FC07F23E5D82C6F150001F0007FFFF65F25C9CB32F276BCF542869A88C31B0F3F88FE01E257713F584003F8007DEFF3CF39C10A3FBB16042FCFD10C977DAF1F1F00FF01C50C828636D,
		ram_block1a_41.mem_init2 = 2048'h8003C07FFFF0E611E04F395911CE362C1BE5A4497BF00207F00FE674567C32E2000FC07F8FF0E6047495849B74696AED3BA3A1FB9BF0000FE00F87010CF02696004F807FFFF387C6FA345F7200BFECFA2ECCEFD027F0001FF00FC6B57D265CAD004EE03FFFFC45E7F92F4914A0F198307DB17C315FF1001FF01FCF0ED0C3A253000F807FBFFC78C4FC1AA4BE5464E41640394FB6F7F0000FF8FF873A3A55B802000F807FFFFC2085FE68B42A85FA15FE561CD4DF57FC003FF1FF8768910FE751000FA17FFFFE0007FF2D873F4C3213636A3883DE27F8007BF1FF2E90FF5FBE0F000FE07FFFFE0025FFA6D381D7E3E460530BD585F7F800FFF1FF065771E812DF,
		ram_block1a_41.mem_init3 = 2048'hF8037F01FE7FFEC6A0C4F45824507780FAE8BA91E00FF0CFD00F9E558C778610F801FF01FC7FE6F608CCA6D9FC76917050B3849C200FF0C7C0078E1B91182C56F803B801FE7D227FD9354E5B1A94BE39AD0B6D76D087F8C7E007DF3CD6B3F12AE003B001FE7D649F01E2A4FCBFB4E781AEFCC65EF083FDC7F007DEFE6C767AB1F803F001EFFDC4DFD15F44B9C9A4E1426D3CF7F79003FF87F0079FEDD00E2345900FF007FFF4478FE558F9F59C5925B901B7DF082020FFC7E607CFBC73523F4B8009F03FFFFC068FC802A6DC10F9D3B220786E9508C01F83F807C6C52E967B0F0021707FE7FCC6CFF0B520AF8D44194081E06452EBE00F03F807C6EA7CF7D0EE,
		ram_block1a_41.operation_mode = "single_port",
		ram_block1a_41.port_a_address_width = 13,
		ram_block1a_41.port_a_byte_enable_mask_width = 1,
		ram_block1a_41.port_a_byte_size = 1,
		ram_block1a_41.port_a_data_out_clear = "none",
		ram_block1a_41.port_a_data_out_clock = "none",
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 40960,
		ram_block1a_41.port_a_first_bit_number = 1,
		ram_block1a_41.port_a_last_address = 49151,
		ram_block1a_41.port_a_logical_ram_depth = 65536,
		ram_block1a_41.port_a_logical_ram_width = 8,
		ram_block1a_41.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_41.power_up_uninitialized = "false",
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "ena0",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.init_file = "Data.mif",
		ram_block1a_42.init_file_layout = "port_a",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mem_init0 = 2048'hFFFFC0000000E318E3165A9F1768FDE66294286872A3F00FFFE0018D6B589929FFFF00000003F138C3F7E5FAA3A26249F16720DC70A3F00FFFE001AA2DA923F37FFF00000003F51EF2A02C3D5C94EACD3C4869D21B43F00FFFE0017B5D8D53337FFF00000003F40677A8472F4C9E923F3FD2C50D1063F00FFFE000459837E7E7FFFE0000000FF030FE206625BC327CEFE8D55FFB1583F01FFF80005A33A04A43FFFF00000007FB00FD15FCB7AFE6DC1BE362F7C25111600FFF8000066FA30339FFFF00000000FBC0EF5191298192703A6C30CEEB16908007FFC000BDD996005DFFFF00000003C108781DB4E54D577AB2166F94E5DAD00002BFC00070B5FD4129,
		ram_block1a_42.mem_init1 = 2048'hFFFFC0000300F7DF002D6E79C773843FB9E5411C960000003FFD0176B4173A497FFFC000010043DF80384ED6ECD852B67CF3E108600000003FFF812DCC14FB4CFFFE80002002C3D8C032108DDABEA0A7FC35D16935000001BFFD0133D9DAB372FFFC000000838270112E298FE55909E9750C6DE7DE00A003FFF90180CD87CFB5FFFC00000200BB3DFA23A2F109ED3A909A1CC465C480E003FFFA01E3BDD7BE40FFFF00000000BB1FFB3A277037053D099CBFDE50B2C1E003FFF201DBFDCEEBA9FFFF000000009A0DA36DEE188D9E1C15EB0DF0EEFC40F007FFE00198B60DA115FFFF80000100C30C63C3802D672BDD87F4E155BDED41F00FFFF003BC65A38BED,
		ram_block1a_42.mem_init2 = 2048'h7FFFC000000F19EE11531304374A7F93CA44924F100002000FFFE1D6C6D91D5EFFFFC000000F19FB8C78BA055FE13FFC02AF702F700000001FFF8066496E98B0FFFF8000000C783900DCE2B5AE6FA85FE404AEBDF00000000FFFC192F20613D4FFFEE0000003BA180606F57630FA2FDDCD445B49900000000FFFC0C20E00B962FFFF80000003873B029732D8088FEA98B56377CD2800000007FF80C438A0AD85FFFF80000003DF7A0166BE9AC9140853DAA2E0DF300000000FFF80E81D64ECD7FFFFA0000001FFF8008815267CA189767604F280D00000000FFF21B4E78E1A25FFFFE0000001FFDA005F54873D6BF56CF9D1007CBC0000000FFF01203113C68F,
		ram_block1a_42.mem_init3 = 2048'h07FFFF000000013899C94B797BA825D82B291469400FFFC02FFF81320D9C25A107FFFF000000190959C59A6B7845697382B74E1C000FFFC03FFF819E423279C607FFB8000002DD80C9FD7219DDC4C0746A1FFF47C007FFC01FFFC146A6B10CA81FFFB00000029B60A1347F7A7FFDD7A6A9EA471F6003FFC00FFFC077061C5BD507FFF00000023B2060304CA396EAB89C337363AA2003FF800FFF80F2E426CBC16FFFF000000BB87010321023C93A121A1AA3353B6000FFC019FFC02B51D67DFB7FFFF0000003F970389AB34A63FAB68AE07156C390001F8007FFC1AA1C284A31FFFF70000003393000A4398A2A7E6337C6042EB480000F0007FFC15EC1ADCEB2,
		ram_block1a_42.operation_mode = "single_port",
		ram_block1a_42.port_a_address_width = 13,
		ram_block1a_42.port_a_byte_enable_mask_width = 1,
		ram_block1a_42.port_a_byte_size = 1,
		ram_block1a_42.port_a_data_out_clear = "none",
		ram_block1a_42.port_a_data_out_clock = "none",
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 40960,
		ram_block1a_42.port_a_first_bit_number = 2,
		ram_block1a_42.port_a_last_address = 49151,
		ram_block1a_42.port_a_logical_ram_depth = 65536,
		ram_block1a_42.port_a_logical_ram_width = 8,
		ram_block1a_42.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_42.power_up_uninitialized = "false",
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "ena0",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.init_file = "Data.mif",
		ram_block1a_43.init_file_layout = "port_a",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mem_init0 = 2048'hFFFFC0000000000000FFC4B21D1CF0BD5660F7BB70C3F000001FFFDBC746C28AFFFF000000000000005FDFB3749C09FA0835F91772E3F000001FFFC5C0556182FFFF00000000000001780E75A2478B39F87B2F351A43F000001FFFC9E17C2602FFFF00000000000000F835FAFF8E6DFF3FAB17F81963F000001FFFF00C2182C2FFFE00000000000000B035769FCE0F2834EA10F21D13F000007FFFF658E02682FFFF00000000000003B02D7B61383C486CFB37DA7D916000007FFFE7D8280B3AFFFF00000000000000F06D910F7F8C6A0FC50B1F3A908000003FFFEC8E7A43FEFFFF000000000000057868519B0F6B94918C08B3EE880000003FFFFABB534A56,
		ram_block1a_43.mem_init1 = 2048'hFFFFC00000000000000C53CBE7E272E8B8E54226380000000002FFEA8DCCB576FFFFC00000000000000435122F21BEE2F563E20EBC00000000007FA7005C3B74FFFE800000000000000464649D009612E7F7F219DC0000000002FFBF6CC8E549FFFC0000000000000000CACED90E9D9A5E439F8B6C00A0000006FF8BD2338BCBFFFC000000000000001CC220F1F48D8BC54006F07700E0000005FF931356958AFFFF000000000000001DCE70C7BCEB65BC94897B7A81E000000DFFB376051432FFFF000000000000000316000906240BDCE4D36E7980F000001FFFECED3C5226FFFF800000000000003F65B1FDE7C17503FA8F12FD41F000000FFFE03B62DB4E,
		ram_block1a_43.mem_init2 = 2048'hFFFFC0000000000005F3BF0380C9E3BBC5C7CCCA5000020000001FE22038EBF4FFFFC0000000000004C93E02D0E6E124F5A056EFC000000000007FC4BC04277AFFFF80000000000000997E3261E07BF9120328BF5000000000003F76652042B0FFFEE00000000000035B7D7463EC7D034B038898E800000000003F3FBB4237D5FFFF800000000000010A30F0431A1F226300974D2000000000007F0197D18454FFFF80000000000000AB30E25D0E62ED238108B79800000000007F3736734980FFFFA00000000000007A89D6DCA7F8EC998004F4800000000000DF5C5195CB54FFFFE00000000000000C4954B5F4033CE8C10728C40000000000FFD0F475F272,
		ram_block1a_43.mem_init3 = 2048'hFFFFFF0000000000A037FD78FD4BC47AF4D9C5D8E00FFFC000007E03E8518AE3FFFFFF00000000008137BC68FAC4091EFF0FF48D400FFFC000007E76A8CF4A16FFFFB8000000000001087C78DAC4813E0727EE6F6007FFC000003EF357F3E42CFFFFB0000000000029017839FAF4C6EE5987D797E003FFC000003FF568F9D99DFFFFF0000000000031194BA055FEEE082057FBC78003FF8000007FA536D6B96DFFFFF0000000000001071E6044C5FEB7FE41F927A000FFC000003F19FB49D053FFFFF0000000000010933CC9DF2421C1E180B897F0001F8000003F4E1A19BE77FFFF700000000000012DBF899161F761C1F8D89CD0000F0000003FF70C630A94,
		ram_block1a_43.operation_mode = "single_port",
		ram_block1a_43.port_a_address_width = 13,
		ram_block1a_43.port_a_byte_enable_mask_width = 1,
		ram_block1a_43.port_a_byte_size = 1,
		ram_block1a_43.port_a_data_out_clear = "none",
		ram_block1a_43.port_a_data_out_clock = "none",
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 40960,
		ram_block1a_43.port_a_first_bit_number = 3,
		ram_block1a_43.port_a_last_address = 49151,
		ram_block1a_43.port_a_logical_ram_depth = 65536,
		ram_block1a_43.port_a_logical_ram_width = 8,
		ram_block1a_43.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_43.power_up_uninitialized = "false",
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "ena0",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.init_file = "Data.mif",
		ram_block1a_44.init_file_layout = "port_a",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mem_init0 = 2048'h00003FFFFFFFFFFFFFFFCAC3E6FCFFAE71F835F47303F00000000001657112050000FFFFFFFFFFFFFFFFCB43787FF82BF83B58507363F00000000019A754B00D0000FFFFFFFFFFFFFFF81B4681C875E9F87CCA701BA3F0000000001CA6E1A18D0000FFFFFFFFFFFFFFF812CC9F81FFE33F97E27819A3F000000000144F91254D0001FFFFFFFFFFFFFE3012C70001FF0C3DBFE37A1DF3F00000000016DB50854D0000FFFFFFFFFFFFFFB01AC39F3FFCFB9BFDCB5A7DE160000000000BDB1880750000FFFFFFFFFFFFFFF01AC1FF0002F5DFFBF28B3EF080000000000B1F08C8B10000FFFFFFFFFFFFFC781B01FF0099A04FF3F1B3FEF80000000000029E0988B1,
		ram_block1a_44.mem_init1 = 2048'h00003FFFFFFFFFFFFFF7BC97D8020E1447E54399C400000000000040EEC25ABB00003FFFFFFFFFFFFFF5F9CE10000E1E04E3E39DC40000000000001453C7C3B800017FFFFFFFFFFFFFF3FB7C00008EFF9797F3AAE200000000000005AD7327BC0003FFFFFFFFFFFFFFFFF47E010F8777C7AFFE2AF200A00000000035C1DE0D3C0003FFFFFFFFFFFFFFEFFBD001FB8777478BF839F800E0000000003DFFF9193D0000FFFFFFFFFFFFFFE7F99007C3E7127B5E6F01FD81E0000000003D1877190D0000FFFFFFFFFFFFFFDFF5A00E01E3FFC00A909CFE00F0000000002EB0B3190900007FFFFFFFFFFFFFCFEB61F9E03E29F002B7ECFEC1F00000000022A2D11141,
		ram_block1a_44.mem_init2 = 2048'h00003FFFFFFFFFFFF573C4FF8037E0783FC7FF3360000200000000444F5CD47C00003FFFFFFFFFFFFC71C9FFD01FE01C0FA06F13E000000000000046ABBCCC7800007FFFFFFFFFFFFC6191CFE01FF8C70E003701700000000000007AD4C0B0FA00011FFFFFFFFFFFFC63A28BE01FFDC0C7001706B800000000000063853C89BA00007FFFFFFFFFFFFE238F0FC0FDFFE1EF001802180000000000004D074EC1B900007FFFFFFFFFFFFF734F1DC2F99F20ED800F1000000000000000528750723E00005FFFFFFFFFFFFF93FE39C35807DFF78007030000000000000071C593EF3D00001FFFFFFFFFFFFFE6BE5B8A000F1C07C107930C000000000000725CDBE6B8,
		ram_block1a_44.mem_init3 = 2048'h000000FFFFFFFFFFB1078167FCC803F1FFF9F9B9000FFFC0000000C5B0316FCD000000FFFFFFFFFF51034077F9C406F1FFFFF8BDC00FFFC0000000DFCF0820F4000047FFFFFFFFFF910E8067D9C480F1FFFFF05FA007FFC0000000DCE738435200004FFFFFFFFFFFE10D8047F9F4C61E067FD80F8003FFC0000000DBF0B4671B00000FFFFFFFFFFFE11FB0DFD3FEEE3820EFFC0FC003FF80000000B278B2C78B00000FFFFFFFFFFFE013E09FC3FFFE7001FFFEC7E000FFC000000066BDFBAB9900000FFFFFFFFFFFF187C137C0DFB0401FFFFF63F0001F800000004C3CA39DBD00008FFFFFFFFFFFF0ADC277809FF0E03FFFFF66F0000F00000000449EA3E53C,
		ram_block1a_44.operation_mode = "single_port",
		ram_block1a_44.port_a_address_width = 13,
		ram_block1a_44.port_a_byte_enable_mask_width = 1,
		ram_block1a_44.port_a_byte_size = 1,
		ram_block1a_44.port_a_data_out_clear = "none",
		ram_block1a_44.port_a_data_out_clock = "none",
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 40960,
		ram_block1a_44.port_a_first_bit_number = 4,
		ram_block1a_44.port_a_last_address = 49151,
		ram_block1a_44.port_a_logical_ram_depth = 65536,
		ram_block1a_44.port_a_logical_ram_width = 8,
		ram_block1a_44.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_44.power_up_uninitialized = "false",
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "ena0",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.init_file = "Data.mif",
		ram_block1a_45.init_file_layout = "port_a",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mem_init0 = 2048'h0000000000000000007FC643F803006070002C9B8C43F00000000015A7C5E0840000000000000000007FC743800007E407C0E73B8C23F000000000156739C284000000000000000000F80747003FFFE607840B1BE423F0000000001567E1C284000000000000000000F80FCF007FFFECC0700313E603F0000000001DCFF1C2C4000000000000000000300FC7FFFFFF1FC3800311E213F0000000001FDBB0C2C4000000000000000000B007C3FF3FFC3BF80003318211600000000009DBF8C6F4000000000000000001F007C1FF0001FFC0000270C10080000000000D1FF88674000000000000000000780741FF0007BFC00000480108000000000003DFF98674,
		ram_block1a_45.mem_init1 = 2048'h00000000000000000019FF9FC00201FC001ABC00040000000000007DABC1E28700000000000000000019FF1E000001FE041C1C00000000000000002679C7FD840000000000000000001BFEBC000081FF87880C2402000000000000292BC3D98400000000000000000017FDBE010F80FFC7E000240000A0000000002907BBF1840000000000000000001FF9B001FF80FFC7F800360100E000000000293945E1840000000000000000000FFBB007FFE0FFFFE20F160081E0000000002944BDE1840000000000000000000FF3A00FFFE0003FF19F9B0080F0000000003898F9E1840000000000000000001FE7E1FE1FFFE1F0026C9B0041F00000000034E2B9E1C4,
		ram_block1a_45.mem_init2 = 2048'h000000000000000004EC07FF80001FF80038000290000200000000686064AB870000000000000000006E0FFFD0001FFC005F80031000000000000068B83CBB830000000000000000006E1FFFE000073F01FFC001000000000000005CDC00B7030000000000000000012C3FFFE000023FC0FFE00088000000000000428B00C603000000000000000000EC3FFFC000001FE0FFE000080000000000007F02C0FE010000000000000000004C7FFFC000001FE07FF010080000000000007206307C000000000000000000002CFFFFC000003FF07FF800080000000000007046CFF30200000000000000000018FFDF800000FC003EF800040000000000007247C80587,
		ram_block1a_45.mem_init3 = 2048'h00000000000000008004817FFC37FFF000060186400FFFC0000000A43FF1B89E00000000000000000007007FF83BFFF000000082000FFFC0000000B20FF8477700000000000000004008007FD83B7FF0000000402007FFC0000000BE07C87F830000000000000000200C007FF80B39FE000020002003FFC0000000B900CC7FE20000000000000000301000FFD00111F8200000002003FF80000000E300CEFFF20000000000000000001000FFC00001F0000000000000FFC0000000508187C7E20000000000000000199801FFC0004FC00000000010001F800000006180C7DBC6000000000000000000B203FF80000FE00000000510000F0000000068C0C7BBC7,
		ram_block1a_45.operation_mode = "single_port",
		ram_block1a_45.port_a_address_width = 13,
		ram_block1a_45.port_a_byte_enable_mask_width = 1,
		ram_block1a_45.port_a_byte_size = 1,
		ram_block1a_45.port_a_data_out_clear = "none",
		ram_block1a_45.port_a_data_out_clock = "none",
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 40960,
		ram_block1a_45.port_a_first_bit_number = 5,
		ram_block1a_45.port_a_last_address = 49151,
		ram_block1a_45.port_a_logical_ram_depth = 65536,
		ram_block1a_45.port_a_logical_ram_width = 8,
		ram_block1a_45.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_45.power_up_uninitialized = "false",
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "ena0",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.init_file = "Data.mif",
		ram_block1a_46.init_file_layout = "port_a",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFF803EBC0000001F8FFFC398003C0FFFFFFFFFE618C60183FFFFFFFFFFFFFFFFFFC03FBC0000001FFFFFFF18001C0FFFFFFFFFE618FE0183FFFFFFFFFFFFFFFFFF07FFB80000001FFFFC0B18001C0FFFFFFFFFE6181E0183FFFFFFFFFFFFFFFFFF87FF300000001FFFF00318001C0FFFFFFFFFE6300E01C3FFFFFFFFFFFFFFFFFFCFFF38000000FFFF800318000C0FFFFFFFFFE4240F01C3FFFFFFFFFFFFFFFFFE4FFF3C00C003FBF8000318000E9FFFFFFFFFF2240701F3FFFFFFFFFFFFFFFFFF0FFF3E00FFFFFFC0000218000F7FFFFFFFFFF1E00701F3FFFFFFFFFFFFFFFFFF87FFBE00FFFFBFC00000180007FFFFFFFFFFFCE00601F3,
		ram_block1a_46.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFEE00603FFDFFFC0000000003FFFFFFFFFFFF816C3FFD80FFFFFFFFFFFFFFFFFFEE00E1FFFFFFFE0400000003FFFFFFFFFFFFC7C2380083FFFFFFFFFFFFFFFFFFEC01C3FFFF7FFF8780002001FFFFFFFFFFFFCE923C0083FFFFFFFFFFFFFFFFFFE803C1FEF07FFFC7E0002001FF5FFFFFFFFFCEBA7C0083FFFFFFFFFFFFFFFFFFE007CFFE007FFFC7F8003000FF1FFFFFFFFFCE82C60083FFFFFFFFFFFFFFFFFFE007CFF8001FFFFFFE0F10007E1FFFFFFFFFCEC7860083FFFFFFFFFFFFFFFFFFF00FDFF0001FFFFFFF9F98007F0FFFFFFFFFCF7F820083FFFFFFFFFFFFFFFFFFC01F9E0000001E0FFDF398003E0FFFFFFFFFC71D8200C3,
		ram_block1a_46.mem_init2 = 2048'hFFFFFFFFFFFFFFFFF80FF8007FFFFFF8000000020FFFFDFFFFFFFF8FDF833807FFFFFFFFFFFFFFFFF80FF0002FFFFFFC000000030FFFFFFFFFFFFF8F67C33803FFFFFFFFFFFFFFFFFC8FE0001FFFFFFF000000010FFFFFFFFFFFFF9F33FF3003FFFFFFFFFFFFFFFFFF0FC0001FFFFFFFC000000087FFFFFFFFFFFF8378FF0003FFFFFFFFFFFFFFFFFFCFC0003FFFFFFFE000000007FFFFFFFFFFFF81FE3F0001FFFFFFFFFFFFFFFFFFCF80003FFFFFFFE000001007FFFFFFFFFFFF8CF90F8000FFFFFFFFFFFFFFFFFFCF00003FFFFFFFF000000007FFFFFFFFFFFF8EB8400300FFFFFFFFFFFFFFFFFFEF00207FFFFFFC0000000003FFFFFFFFFFFF8CB8380780,
		ram_block1a_46.mem_init3 = 2048'hFFFFFFFFFFFFFFFF80F97E8003FFFFF0000001803FF0003FFFFFFF33C00E38FFFFFFFFFFFFFFFFFFC0FAFF8007FFFFF0000000803FF0003FFFFFFF29F0078077FFFFFFFFFFFFFFFF80F3FF8027FFFFF0000000401FF8003FFFFFFF25F8078003FFFFFFFFFFFFFFFFE0F7FF8007FFFFFE000000001FFC003FFFFFFF24FF038003FFFFFFFFFFFFFFFFC0E7FF002FFFFFF8200000001FFC007FFFFFFF3EFF010003FFFFFFFFFFFFFFFFE0E7FF003FFFFFF0000000001FFF003FFFFFFF9E7E000003FFFFFFFFFFFFFFFFE16FFE003FFFFFC0000000000FFFE07FFFFFFF8F7F001807FFFFFFFFFFFFFFFFF14FFC007FFFFFE0000000040FFFF0FFFFFFFF8FBF003807,
		ram_block1a_46.operation_mode = "single_port",
		ram_block1a_46.port_a_address_width = 13,
		ram_block1a_46.port_a_byte_enable_mask_width = 1,
		ram_block1a_46.port_a_byte_size = 1,
		ram_block1a_46.port_a_data_out_clear = "none",
		ram_block1a_46.port_a_data_out_clock = "none",
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 40960,
		ram_block1a_46.port_a_first_bit_number = 6,
		ram_block1a_46.port_a_last_address = 49151,
		ram_block1a_46.port_a_logical_ram_depth = 65536,
		ram_block1a_46.port_a_logical_ram_width = 8,
		ram_block1a_46.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_46.power_up_uninitialized = "false",
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "ena0",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.init_file = "Data.mif",
		ram_block1a_47.init_file_layout = "port_a",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFC001000000000000000067FFFFFFFFFFFFFFF80038007FFFFFFFFFFFFFFFFFFF80000000000000000000E7FFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFF800000000000000003F4E7FFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFF00000000000000000FFCE7FFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFF00000000000000007FFCE7FFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFF0000000000000407FFFCE7FFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFE000000000000003FFFFDE7FFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFE000000000000403FFFFFE7FFFFFFFFFFFFFFFF0000000F,
		ram_block1a_47.mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFE1000007FFFFFFFFFFFFFFFFFFFF0000000000001FBFFFFFFFFFFFFFFFFFFFFF83C00007FFFFFFFFFFFFFFFFFFFF0000000000000787FFFDFFFFFFFFFFFFFFFF07C00007FFFFFFFFFFFFFFFFFFFF0000000000000381FFFDFFFFFFFFFFFFFFFF07C00007FFFFFFFFFFFFFFFFFFFF00000000000003807FFCFFFFFFFFFFFFFFFF07C38007FFFFFFFFFFFFFFFFFFFF00000000000000001F0EFFFFFFFFFFFFFFFF03878007FFFFFFFFFFFFFFFFFFFE000000000000000006067FFFFFFFFFFFFFFF0007C007FFFFFFFFFFFFFFFFFFFE000000000000000000067FFFFFFFFFFFFFFF8007C003F,
		ram_block1a_47.mem_init2 = 2048'hFFFFFFFFFFFFFFFFF8F0000000000007FFFFFFFDFFFFFFFFFFFFFFF03FFFC7F8FFFFFFFFFFFFFFFFFCF0000000000003FFFFFFFCFFFFFFFFFFFFFFF01FFFC7FCFFFFFFFFFFFFFFFFFE70000000000000FFFFFFFEFFFFFFFFFFFFFFE00FFFCFFCFFFFFFFFFFFFFFFFFE700000000000003FFFFFFF7FFFFFFFFFFFFFFC07FFFFFCFFFFFFFFFFFFFFFFFF300000000000001FFFFFFFFFFFFFFFFFFFFFFE01FFFFFEFFFFFFFFFFFFFFFFFFB00000000000001FFFFFEFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFFFFFFFFFFF003FFCFFFFFFFFFFFFFFFFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFF0007F87F,
		ram_block1a_47.mem_init3 = 2048'hFFFFFFFFFFFFFFFF01FE00000000000FFFFFFE7FFFFFFFFFFFFFFFCFFFFFC700FFFFFFFFFFFFFFFF81FC00000000000FFFFFFF7FFFFFFFFFFFFFFFC7FFFFFF88FFFFFFFFFFFFFFFFC1FC00000000000FFFFFFFBFFFFFFFFFFFFFFFC3FFFFFFFCFFFFFFFFFFFFFFFFC1F8000000000001FFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFCFFFFFFFFFFFFFFFFE1F8000000000007DFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFCFFFFFFFFFFFFFFFFF1F800000000000FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFCFFFFFFFFFFFFFFFFF0F000000000003FFFFFFFFFFFFFFFFFFFFFFFF0FFFFE7F8FFFFFFFFFFFFFFFFF8F000000000001FFFFFFFFBFFFFFFFFFFFFFFF07FFFC7F8,
		ram_block1a_47.operation_mode = "single_port",
		ram_block1a_47.port_a_address_width = 13,
		ram_block1a_47.port_a_byte_enable_mask_width = 1,
		ram_block1a_47.port_a_byte_size = 1,
		ram_block1a_47.port_a_data_out_clear = "none",
		ram_block1a_47.port_a_data_out_clock = "none",
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 40960,
		ram_block1a_47.port_a_first_bit_number = 7,
		ram_block1a_47.port_a_last_address = 49151,
		ram_block1a_47.port_a_logical_ram_depth = 65536,
		ram_block1a_47.port_a_logical_ram_width = 8,
		ram_block1a_47.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_47.power_up_uninitialized = "false",
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_48portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "ena0",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.init_file = "Data.mif",
		ram_block1a_48.init_file_layout = "port_a",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mem_init0 = 2048'h7F8162CF07FDFF3CBA5DCB5C8A44FCD4188250258F678E58083992E4C7D765F0FF0316CF17FF7F2FDCBFFFA6FBC26F5135EF8F38A945985810181B6706F2CEE3FF030BDF83DDFF65809F7CD0AF232ECFA5AE759A7293840B5050A2529E495A5AFF07178507FF7C423CBC2447DF01BCFA821D98CFF5AF4049D81C841694272E6FFF063FC107FAFFE5987A68A757CE68C4580A4AEDFBD7024BF81C314CEE94AF2AFF0FF7E203F4FFB05072D05AD49E2E78568820B201B30ECBF01893AC4CFDC1D2FC0E7FC323FEFFBB352BAB724BB1F5A292101EE08E705D53F008918F0F918555F8067F8787FFFF5E21A0504764E36998037BC44BA73A5E57FD1080AD9498EC74,
		ram_block1a_48.mem_init1 = 2048'h1FF83AD4060090F6D185E9AA4F59E6D7B719C5E01BC496E2B31136FEB4D2B0F887F0F8CC13A120AEC5979448A6B327C06A16BBC88297D3D67B30C2A4F179B95807F0F8CC2E66D0EDB7A8A348D2E2C3044FCC6900F0DD221C1C0040D9D2257F461FD480CE1FBEDD2C10101920733568E18C3BB4DE433BB30C2400CE4BB98075AC3FC1C2CE1F86F6E52763CF48568780AF3F3341EEBB8A8B432400CCDAF8DAED7A3FC0CDCE13F9FB5817617FF37F195E29F5D19559327A44C3AC30D0A255C630381FC08ACC07FFFC829041DB496736F5469AA9021C4F50E60F4C318B05CAA3A3B37FC14EC717FCFF018C2A634B38BA65663C127320D724A6DA0C389700B94766F5,
		ram_block1a_48.mem_init2 = 2048'h28FF1E79198280F7E0878BEF8458F4FC2E6DB2E2BD7D28B535F003F9D76F0DD028FE1C7FC2D360DBF1156F92F2CF6DAA2A6A860B2CD0A1E226E8E9108193EFCF60FE38F02156469D3152482A813C164D599E49CA84BC07110BA2E9D322BD556E01FD29E1D81BC39EE1417CEB7620E00AB213D4B989A85F3C632B0FB50537FF9401FC19F18C9BE59AE43101C719007C7306D00B0DE5FBEDA37D5409BCD87D735550FE1A6301E1A8E35B83E7146374F4372EBDDC146C45609A77AC1FF752A54DE110FC3CC30020FD327E8E15410549B3B7A91858110DE217E3188C04FA477D011640F83FE700580B248180F0009FE8DD809B45CBC0082FDE001180065F46713EC2,
		ram_block1a_48.mem_init3 = 2048'h899B875563A31FF2CC9F2DE3B863DA8EC7DB36FAE466C09D1F185CEA960A4A838908512CDDA109F73E7F9EF9D7658560E3C20BFB7423E0865487BC6CA95650B73100F527C84581858E2E0222C0630717D3E30BB1D6D4D663D110AA488B59845BC401FC551F8413605A03FC9A87AC755681122EF3B68D281321CF177C7CC31F1B0803C0010C8002965E7E1F098DF0D5F406C4C57697B5E5899ADBD0F6B74BE016880FC560E113F2D7D763130099738958053CD866D53B64C7BDFADA6584874752300E0F51E71363391E72083C34C663A87A440EDA8C8329F4BD8953CB70C76BA1B00E1E4E63021B3AC863B29EE7DD46F91C93B4D771591AE665F132EA9C0AA600,
		ram_block1a_48.operation_mode = "single_port",
		ram_block1a_48.port_a_address_width = 13,
		ram_block1a_48.port_a_byte_enable_mask_width = 1,
		ram_block1a_48.port_a_byte_size = 1,
		ram_block1a_48.port_a_data_out_clear = "none",
		ram_block1a_48.port_a_data_out_clock = "none",
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 49152,
		ram_block1a_48.port_a_first_bit_number = 0,
		ram_block1a_48.port_a_last_address = 57343,
		ram_block1a_48.port_a_logical_ram_depth = 65536,
		ram_block1a_48.port_a_logical_ram_width = 8,
		ram_block1a_48.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_48.power_up_uninitialized = "false",
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_49portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "ena0",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.init_file = "Data.mif",
		ram_block1a_49.init_file_layout = "port_a",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mem_init0 = 2048'hFF80FEC0F7F3FFFCB089D88B46BD3D29CAEEFB9D91457FC7F8078EF4C78DE61BFF00EAC0FFE9FF0DBC19BC59D6FB93CBF124C32118A87FC7F00706324F73B0D9FF00F7C07FEBFF16FC398F1FC320A61433C8D2F4F5207BC7F00F9E8FD9E6C835FF00FF82FFE3FC7B711612E848925B064955943810D0FFC7F80398006604EA18FF01FFC2F9E7FFFD6C137FBE5F140BAE7B4C35BC69B8FDC7F8030D557200BF3CFF00F7E1FDEFFFBA6C19A438B5816F3E18F4E783FDFCF1C7F0078C60A3BCC38CFC01FFC0FC7FFFBEE88AFA5D1D45C55A15F4C5DC187FE0CFF0078E3E105C541DF801FF80787FFF5C48B0B0C4AD36A46B859F7DA7F83FE1CFFD0F9F5278C68DB2,
		ram_block1a_49.mem_init1 = 2048'hFFF805C3FFF29A4730DC0AAB288F2BE043138C5C622F41219F0FF230C17B22227FF007C3FE7C63B6A91D0742BA85EE546E2A467E63D0BC8E870FC4EB2FB7B684FFF007C3EFF9ABCD793F2F229FC3E552DA428B7080412C72041FC47D31FB9860FFD07FC1FFF1C10FD33387A033BCD2AEC6BF7AF39AB5D3501C1FC4375C7E357EFFC03DC1FFF9FA6EEC2B1C83D8066250384C68505A73CE001C1FC54E60E0C142FFC033C1EBFFFC69F649927FBDAE27CA2C6B824397C37CC01C0FCFDE7BAC75EEFFC076C3FFFFFE139A09A84D07361504C543CA65D5A84780BC0F85A43E58CA8AFFC0F2C0F7FFFF936A8A9EBB5090B4F2D646231F13283FC5FC078AA59BCADA80,
		ram_block1a_49.mem_init2 = 2048'h17FF01F513F3FFA052BC1E30B9F26EE10E80E44E70A58A4BCA58D0B93C276C0517FE03FDE179FFC7B6B85ECB16FD3F311FF5D8165D4AA99ED9602CE8028589D51FFE07F0A118FFC48EFAD27C8CEFE5CAD489C82EFD7C068D70E5FD1CEECC379F3FFD16E0246DFFC42BF3FF527484317A9A9938D4F8AE40411E17FB15AD6A60333FFC06F07A15FF5E3C67E7050207BEE13EAF3A409D50921CA8BBFB0882A7B84D2FFE05E0FC250E54C7E799FBFC532B59B5FE7010950ADD652203F98D85CA7067EFFC03C0FF08E4BCFEEFA32532212DBA3C0B73A8F078A9CD8E03F02FDAE3BB8ABFF800E0FFC42D62B1CB031963D54CB08F813A5AF850210C698FF10658990418,
		ram_block1a_49.mem_init3 = 2048'hF862CE5FFFC7FFFF0AAF449AAF0C6CBD9AACB06D9CFC04736D69037302306242F8F6334CFFC7FFFC4C8F6D90E3C4A232DDCF60448E58006D173E97FD0908994CF0FF9C27FBE3FFF97CCED1A77C3AA7562B71BD448EA1F629B333C00BAAA0A10FC1FFEB29FFE3EFF328EE15BEA8FE9C8FAD302984A84F80BB3FD890B06DD8441107FFC65E7FE3FFF5F89F2D27BFD305F0F88E2C25AC09F052651CFF57B628BC9A87FFC3E7FFE3FFE7698EE13849B555C6315724478D5E6068DD144E61196F4BC38FFE00B0A7E2FFF398BEC6763B79697327CC6D66C14121F77FF1314817911B0D8FFE01DC2BF3FFC848FE6EBF653239C32722541775A9D171EE1695EFEC5621B9,
		ram_block1a_49.operation_mode = "single_port",
		ram_block1a_49.port_a_address_width = 13,
		ram_block1a_49.port_a_byte_enable_mask_width = 1,
		ram_block1a_49.port_a_byte_size = 1,
		ram_block1a_49.port_a_data_out_clear = "none",
		ram_block1a_49.port_a_data_out_clock = "none",
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 49152,
		ram_block1a_49.port_a_first_bit_number = 1,
		ram_block1a_49.port_a_last_address = 57343,
		ram_block1a_49.port_a_logical_ram_depth = 65536,
		ram_block1a_49.port_a_logical_ram_width = 8,
		ram_block1a_49.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_49.power_up_uninitialized = "false",
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_50portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "ena0",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.init_file = "Data.mif",
		ram_block1a_50.init_file_layout = "port_a",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mem_init0 = 2048'h007FFEC0080000AF9C2E07F26F856CD09C5A4CD3645BFFC007FF83F292C32C2300FFFEC0000000E690AE1D00C602097E369D0F3C3D7FFFC00FFF035C45B6E40900FFFFC0000000D790AE5A41A86515893B370A9593BFFFC00FFF833C2566762300FFFF80000003A310A744BA1EC40E70CEB5386A04FFFFC007FF81DD36E164D300FFFFC00000001D19A27859FDE1FBBA2E2844ECB9FFFFC007FF01A2F22D4F2D00FFF7E00000004E18A25267F1F213CE5260D44331FFFFC00FFF80C2475C812903FFFFC00000004698B2E56746870A022D87B406707FFFC00FFF80C96F3CFE1007FFFF80000000A258BBACC65EE949B8E4FA0E3E303FFFC002FF80FB432C862F,
		ram_block1a_50.mem_init1 = 2048'h0007FFC0000E022F3B1A094F5F56B74FB7BAB367A358E000C0FFF2D1CCE4B277000FFFC00003642FAA1C129CD3E960A7685E7773A1A9D0DB00FFC05E88ED90B3000FFFC010004BDDF83020815A65375C9913760233A3A05803FFC11CB3E85303002FFFC00000391FD204049DE26A354EB7FCF00020C213A003FFC3E37B9447F5003FFFC000000C1FEE4C0916DF126A045B82F88B31E54C0003FFC28ABC5532E9003FFFC004000619F81E08F88F243696DEDF028AA1EF34C003FFC1958F4854F5003FFEC000000333902E065744E00F234C9A6A987550E78003FF81A7AC85D473003FFEC0080001128C0D1DAFA70E62499F3E2717FE0D3FC003FF83C93F9678AB,
		ram_block1a_50.mem_init2 = 2048'h0000FFF01200006FC4C041077C5623D4E282F0E3A5D589C00024CDC9418DFEA80001FFFC4180004F84C0C2A40E92DEC296EB4B33AC12A981001A68B5169CF15A0001FFF05961004C6483C800E33663E45004416B282C03000024F84B2C15D2D40002FFE01470004DF183E10389F36D67958955F9256C46000023FAEF8E1407740003FFF0049800C9F683C906EFE0F8C06002F1212DB08C40156FFAECF3D774700001FFE00326F1D3D505807C531BBD04066347FD2CA0080084FFFAFC265FA95A0003FFC000F9FB92E4070079A73DA199C6CB4E3F25C070000DFFF35CA80C48290007FFE0003A0F0EBB0E00E32FA7AC76D316184921C070C0DE7FF3B60736E875,
		ram_block1a_50.mem_init3 = 2048'hF8044BA20000000170B0CA76671FC4E301B0DA7110D3040F8086B004023FE312F801A27300000002F0F0E8742FDB92836CE1E57914E3001D88C0600208477110F0006C7804000004F0F1E46623E192E25E1ECAF9101AF61E0CCC77F016774915C0001B6E00000008ECF1C476E01DF4E6D57F537936F5807C00206FC08B57991A00003F1B800000027CE10CEFFFC822101919B47934B5E03C00200FA3C987219B80003F8680000018FDF1F0EE366E9F8EA2ABAABB152A60300201BC6991806D3B8001FF893800001C9CC1C1EA0022BA8F58E3CEDB10E92160000F652F9811C1948001FFCE0C000027CC812183E40BD5653594C18AA4D1D0C8000B13E51A6C8E5B,
		ram_block1a_50.operation_mode = "single_port",
		ram_block1a_50.port_a_address_width = 13,
		ram_block1a_50.port_a_byte_enable_mask_width = 1,
		ram_block1a_50.port_a_byte_size = 1,
		ram_block1a_50.port_a_data_out_clear = "none",
		ram_block1a_50.port_a_data_out_clock = "none",
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 49152,
		ram_block1a_50.port_a_first_bit_number = 2,
		ram_block1a_50.port_a_last_address = 57343,
		ram_block1a_50.port_a_logical_ram_depth = 65536,
		ram_block1a_50.port_a_logical_ram_width = 8,
		ram_block1a_50.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_50.power_up_uninitialized = "false",
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_51portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "ena0",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.init_file = "Data.mif",
		ram_block1a_51.init_file_layout = "port_a",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mem_init0 = 2048'hFFFFFEC000000050680FE61DBF941EB3878BC39BF20BFFC000007D501C46C20DFFFFFEC000000000680FCCDF76297AF13CCDD0B9F53FFFC00000FD8BD4E42A61FFFFFFC000000010684FBB9EE0D373F705C0F971B0BFFFC000007DD01A376255FFFFFF8000000018E9C7CB3CC1AA3967F9CA3D9FB4FFFFC000007FE3AA74208BFFFFFFC000000000E1C3077DC3AC7D8559EF9E1D11FFFFC00000FFF2AE083E99FFFFF7E000000006E142EF7B8C4899C176E71131B1FFFFC000007EDB477C8F97FFFFFFC000000002E1405E773DB1920033871EBE507FFFC000007ECF942D3C13FFFFFF800000000121423ED63DB8F3B01BFB8B1E903FFFC000007ED96D14CAEF,
		ram_block1a_51.mem_init1 = 2048'hFFFFFFC000019DE0C20DF60FADDE61BC76B4B06E3980000100000FDDD1ECDAEBFFFFFFC00000C7A05207EC1358D4FD0317E070743B00109900003DF4F4D4B51BFFFFFFC0000023C2020FDC2DCB18A36458BC70122B00222000003CE4CA775CE9FFFFFFC000000100282FF8F1D1199CFEFFD3701F2B0011E000003F11313574EBFFFFFFC000000000146FF11BB8F159031B1578143A01450000003E564262F621FFFFFFC000000306041FF29370E2B558042C3217B20254C000003F2E7B134CF3FFFFFEC00000018C644FF706FBED4B8F2BFFBA11E681078000007FAEA1AAECCDFFFFFEC00000004C78CFEF0CDF8836C886BC1F187984BFC000007D50B986D13B,
		ram_block1a_51.mem_init2 = 2048'hFFFFFFF20C00001FC70040FFFC6237BCA18F6A9C396588000000C575B44B4653FFFFFFFC8600003F8701417FFE9E091541EFC62C30E2AA00000A548DDAA45087FFFFFFF02880003C0701C7FF1E9A10E4DA07C62434CC00000002046E56DA56FFFFFFFFE00E00003C0200EEFC00BF1EAA998AD2C634CC400000B8062861D9803FFFFFFFF0020000380701DEF803FF80B6F183F05638D0800004A00625A6637C57FFFFFFE000C000302603BF8065E4BE7859E3F40235C0000016000633B950FD1BFFFFFFC00000007107077F81BAC0C18761D3702C3F8000000E000EAB7BC7A0CFFFFFFFE0000070E1420EFF021607EC0EC3C8305839800002C8000EEF36B2E57B,
		ram_block1a_51.mem_init3 = 2048'h07FF0C0000000000FF403E0E1F003CBD7A7FC67E1CCC0400000000000206991607FFD38000000001FF00100C1FC07F7CE22E2B7E18DC000200000000093A8B150FFFF84000000003FF001C1E1FE078FD3EFF0DFE18BCF600000000009E7A9B143FFFFB3000000007EF002C0E9FFC19F9B2FF86FE3CB980000000000441DA8B10FFFFFF1C0000000FFF008C1F8038DDEFD7FFDCFE38F9E00000000022A98AAB907FFFFFA70000000FFE00F01E001E2460CFDCB17C1C72600000000253858AE4F07FFFFFA9C000000F9F00E01E0018A04297FFC4BC1D71210000009327AF9B78887FFFFFC67000001FCF00E07FE40B3564139F40BC3D61D0000000153085F5D133,
		ram_block1a_51.operation_mode = "single_port",
		ram_block1a_51.port_a_address_width = 13,
		ram_block1a_51.port_a_byte_enable_mask_width = 1,
		ram_block1a_51.port_a_byte_size = 1,
		ram_block1a_51.port_a_data_out_clear = "none",
		ram_block1a_51.port_a_data_out_clock = "none",
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 49152,
		ram_block1a_51.port_a_first_bit_number = 3,
		ram_block1a_51.port_a_last_address = 57343,
		ram_block1a_51.port_a_logical_ram_depth = 65536,
		ram_block1a_51.port_a_logical_ram_width = 8,
		ram_block1a_51.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_51.power_up_uninitialized = "false",
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_52portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "ena0",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.init_file = "Data.mif",
		ram_block1a_52.init_file_layout = "port_a",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mem_init0 = 2048'h0000013FFFFFFFAFF0CFF31FC07303707FF45F9C771FFFC00000011DCB3BF3D50000013FFFFFFFEFF08FE61F89E707F0CCF20FBEE0DFFFC0000001354F58EBD70000003FFFFFFFF7F08FCE1F1FCF0FF0CFFF17F676BFFFC000000106B598A43F0000007FFFFFFFE3F007A83F3F9E076007FFDBFC64FFFFC0000001269BB286B50000003FFFFFFFF5F083D07E3F9C038087EFEDFE69FFFFC00000011784D2B9750000081FFFFFFFFEF003A07C7C3867C08EE7E4F2C9FFFFC00000000F121038070000003FFFFFFFFC7102C078FC716601CF87E67F907FFFC000000013728A150F0000007FFFFFFFFF700000D9FC7807B1E7FBF37F103FFFC00000001BDF46DF3F,
		ram_block1a_52.mem_init1 = 2048'h0000003FFFFD001FFC0BFFF36C59E003F6F0B07E3BFFFFF2C00001F779D197570000003FFFFF605FFC13FFE5D8E3E3FF0030706233FFEF01000003E85B7DACC70000003FFFFFC83FFC37FFC7DB87AF7C27C4701C3BFFDC58000003F65E1B72A90000003FFFFFFCFFFC0FFF35F2078CFE7FE6701733FFE120000000FAEDAB5AA90000003FFFFFFAFFF85FFE7BFC0F38009B1B781D2BFE85000000003B2DDDD8A90000003FFFFFFD7FF85FFC33F81E7427840FB218ABFC2CC00000019AD5F295BB0000013FFFFFFE3FF86FFA47F01CC07F1003FA1DE3F867800000017A7671F7BF0000013FFFFFFF1FF04FF58FE079293879C03F1CF7C8BFC00000016C6EDA3263,
		ram_block1a_52.mem_init2 = 2048'h0000000C0000000038003FFFFC79D0071F8FE3403CFA77FFFFFEF254C30D9639000000030000000078013FFFFED1F819BFEFC2A039FD57FFFFF1433CF5B977BB0000000FC8000003F8003FFFFFA1F0F72607C1C03DF3FFFFFFCC038EE5E296470000001FF6000003FC001FFFFDC0FFCC638BD0F039F3BFFFFF3001CF78E331070000000FFC800007F8063FFFF1807F3A0383F00035EF7FFFF80001C8F6F85D230000001FFF40000FF8047FFF9500406B1BE3F46835FFFFFFE78001D5F3D8F3AB0000003FFFD0000FF804FFFE2A000180EBC3701C3DFFFFFF960001D1B44F8EB90000001FFFF4001FFC09FFFCB607EC013AC0307C33FFFFFC080001D9BDFD89C9,
		ram_block1a_52.mem_init3 = 2048'h0001400000000000000001FE00FFFE7EF9FDD1801A3FFBFFFFFFFFFFFC37071D000050000000000000003BFC003FFEFFE1EEF880183FFFFFFFFFFFFFF163071E000010800000000000001BFE001FE9FF01FF6C001A7F09FFFFFFFFFF0803071E0000010000000000100063FE8003EBFF8FFFB2003C7E7FFFFFFFFFF8CD23071A0000010000000000000003FF800773FFCFFFC6003E7E1FFFFFFFFFC36D73279A000000400000000000004FFE0001A3FF5FFFA70018FD9FFFFFFFFC09E17363FA000000480000000060009FFE000367FC4FFFC68018FEDEFFFFFFE3F5FF627876000000360000000030005FFFE406F2994F9FC1003CFE2FFFFFFF9FB5D306E0FB,
		ram_block1a_52.operation_mode = "single_port",
		ram_block1a_52.port_a_address_width = 13,
		ram_block1a_52.port_a_byte_enable_mask_width = 1,
		ram_block1a_52.port_a_byte_size = 1,
		ram_block1a_52.port_a_data_out_clear = "none",
		ram_block1a_52.port_a_data_out_clock = "none",
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 49152,
		ram_block1a_52.port_a_first_bit_number = 4,
		ram_block1a_52.port_a_last_address = 57343,
		ram_block1a_52.port_a_logical_ram_depth = 65536,
		ram_block1a_52.port_a_logical_ram_width = 8,
		ram_block1a_52.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_52.power_up_uninitialized = "false",
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_53portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "ena0",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.init_file = "Data.mif",
		ram_block1a_53.init_file_layout = "port_a",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mem_init0 = 2048'h0000000000000040004FF91FFFF0FFF0000040601817FFC0000001B13863D3C60000000000000000008FF21FFFE0FFF00300004091BFFFC000000191BC40C43A0000000000000010000FE61FFFC0FFF00000100887BFFFC000000190CC30CFFA00000000000000080187D83FFF81FF600000180080FFFFC0000001B0C628CF7A00000000000000000083B07FFF83FF8000100C0099FFFFC0000001A0C214F60600000000000000060103607FFC07FFC00118040C19FFFFC0000000A8511AF6F800000000000000030103C07FFC0EFE0000780600007FFFC0000000B8518D62800000000000000000000200DFFC07FFB000040300103FFFC0000000A060C788A0,
		ram_block1a_53.mem_init1 = 2048'h00000000000000000007FFFD6C5FE000098F4F9DC000000340000018C3459AC40000000000000000001FFFFBD8FFE000FFEF8F8DC00000030000000FC3B9B4440000000000001800002FFFF3DBFFA083FFF38FE9C800006800000007C24361920000000000000800003FFFD5F3FF8301FFFD8FE6C800026000000003E01F61920000000000000200001FFFBBFFFF07FF9B1E87E6C000070000000003E1C3E1920000000000000100003FFF73FFFE0BFF840F4DE040000CC0000001833101E47C0000000000000080006FFCC7FFFC3FFF000385E10001A780000001E310C007800000000000000000008FF88FFFF8DFF8000000E11801BFC0000001A118A20C1C,
		ram_block1a_53.mem_init2 = 2048'h000000018000000000017FFFFC600FF880701EBFC00000000000106C1EF1E60200000000600000000000FFFFFED007E080103D9FC00000000003C03C1641987C00000000100000000002FFFFFF600F0501F83E1FC4000000000E000E0E03063800000000000000000003FFFFFFC0000A00742FAFC40000000038000F0A0220F800000000010000000005FFFFF9800036007C0FCFC00000000020000F8002630400000000000000000007FFFFED000067181C0B97C4000000008000188522FF7000000000000000000003FFFFEA000180183C8FFBC80000001A00001085358E720000000000000000000FFFFF7607EC00063FCF83C80000001800001084858F32,
		ram_block1a_53.mem_init3 = 2048'h0001400000000000000013FE000001FFF8002FFFE000000000000000000000E5000050000000000000001FFC000007FFE01037FFE000000000000000015C00E50000100000000000000027FE000007FF00001BFFE20000000000000000FC00E5000001000000000000002FFE800037FF800001FFC60000000000000040FC00E1000001400000000000007FFF80000FFFC00009FFC400000000000004D0FC2061000000600000000000005FFE00019FFFC00042FFE40000000000002C30FC6001000000100000000000007FFE00001FFFC000367FE4000000000002EC3EFC7805000000000000000000003FFFE40E0FFEC060387FC000000000001BCC06F8FFFE,
		ram_block1a_53.operation_mode = "single_port",
		ram_block1a_53.port_a_address_width = 13,
		ram_block1a_53.port_a_byte_enable_mask_width = 1,
		ram_block1a_53.port_a_byte_size = 1,
		ram_block1a_53.port_a_data_out_clear = "none",
		ram_block1a_53.port_a_data_out_clock = "none",
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 49152,
		ram_block1a_53.port_a_first_bit_number = 5,
		ram_block1a_53.port_a_last_address = 57343,
		ram_block1a_53.port_a_logical_ram_depth = 65536,
		ram_block1a_53.port_a_logical_ram_width = 8,
		ram_block1a_53.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_53.power_up_uninitialized = "false",
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_54portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "ena0",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.init_file = "Data.mif",
		ram_block1a_54.init_file_layout = "port_a",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mem_init0 = 2048'hFFFFFFFFFFFFFF8000B002E0000FFFF000004000E030003FFFFFFE0E07BC33C7FFFFFFFFFFFFFFC000F005E0001FFFF0000000006080003FFFFFFE0E039F2003FFFFFFFFFFFFFFF0007009E0003FFFF0000010006240003FFFFFFE0F03DF2003FFFFFFFFFFFFFFF8007817C0007FFF60000018006300003FFFFFFE2F01CF2003FFFFFFFFFFFFFFFC017C2F80007FFF8000000C007E00003FFFFFFE2F01E71007FFFFFFFFFFFFFFF801FC5F8003FFFFC0000004007600003FFFFFFF2790E310FFFFFFFFFFFFFFFFFC01FCBF8003FFFE00000006006F80003FFFFFFF37907190FFFFFFFFFFFFFFFFFE00FCFF2003FFFFB0000003006FC0003FFFFFFF378038F8DF,
		ram_block1a_54.mem_init1 = 2048'hFFFFFFFFFFFE80000010000193A01FFFFF80001BF00000013FFFFFE03D399DC7FFFFFFFFFFFFA0000010000227001FFFFFE0000BF0000008FFFFFFF03D81BBC7FFFFFFFFFFFFE0000000000424005FFFFFF0000BF8000027FFFFFFF83CC37F83FFFFFFFFFFFFF4000020001A0C007FFFFFFC0005F800011FFFFFFFFC1EFF7F83FFFFFFFFFFFFFE00000000240000FFFF9B1E0005F8000CFFFFFFFFFC1EBFFF83FFFFFFFFFFFFFF000040004C0001FFFF840F0001F800233FFFFFFE7C0E7FFBFFFFFFFFFFFFFFFF80005000B80003FFFF00038000F800987FFFFFFE1C0F7FF87FFFFFFFFFFFFFFFC0003001700007FFF800000000E004403FFFFFFE1E073DFFFF,
		ram_block1a_54.mem_init2 = 2048'hFFFFFFFE8000000000000000038FFFFF8000037FF800000000004F83EDFE0603FFFFFFFFA000000000010000010FFFFF800001FFF800000000013FC3E5FE1FFFFFFFFFFFE800000000000000005FFFFB000000BFFC0000000005FFF1F5FC19FFFFFFFFFFFA00000000020000013FFFF6000000DFFC0000000017FFF0F1FC3FFFFFFFFFFFFE80000000000000027FFFCE0000005FFC000000009FFFF079FC7F07FFFFFFFFFFA00000000400000AFFFF9F1800002FF8000000027FFFE078FCFF03FFFFFFFFFFE800000008000035FFFE7FF8000037F000000009FFFFE078F98E03FFFFFFFFFFFA00000008000049F813FFFE000017F000000047FFFFE078798F03,
		ram_block1a_54.mem_init3 = 2048'hFFFE00000000000000000801FFFFFEFFF8011FFFFE00000000000000002FFFF9FFFF80000000000000000803FFFFFBFFE0008FFFFE00000000000000003FFFF9FFFFE4000000000000001001FFFFF7FF000057FFFC0000000000000005FFFFF9FFFFFC0000000000000000017FFFDFFF800027FFF8000000000000003BFFFFFDFFFFFE0000000000000020007FFFBFFFC00013FFF8000000000000021BFFDFFDFFFFFFA00000000000000001FFFEFFFFC0000DFFF80000000000001BDBFF9FFDFFFFFFE80000000000004001FFFDFFFFC00003FFF8000000000001E3D5FF87F9FFFFFFFA00000000000080001BF5FFFFC00002FFF800000000000803EDFF0003,
		ram_block1a_54.operation_mode = "single_port",
		ram_block1a_54.port_a_address_width = 13,
		ram_block1a_54.port_a_byte_enable_mask_width = 1,
		ram_block1a_54.port_a_byte_size = 1,
		ram_block1a_54.port_a_data_out_clear = "none",
		ram_block1a_54.port_a_data_out_clock = "none",
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 49152,
		ram_block1a_54.port_a_first_bit_number = 6,
		ram_block1a_54.port_a_last_address = 57343,
		ram_block1a_54.port_a_logical_ram_depth = 65536,
		ram_block1a_54.port_a_logical_ram_width = 8,
		ram_block1a_54.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_54.power_up_uninitialized = "false",
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_55portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "ena0",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.init_file = "Data.mif",
		ram_block1a_55.init_file_layout = "port_a",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mem_init0 = 2048'hFFFFFFFFFFFFFFC0007FFC000000000FFFFFBFFFF00FFFFFFFFFFFFFFFC00C38FFFFFFFFFFFFFFE0007FF8000000000FFFFFFFFFF07FFFFFFFFFFFFFFFE01FFCFFFFFFFFFFFFFFE000FFF0000000000FFFFFEFFFF1FFFFFFFFFFFFFFFFE01FFCFFFFFFFFFFFFFFF000FFE0000000009FFFFFE7FFF7FFFFFFFFFFFFDFFFF01FFCFFFFFFFFFFFFFFF800FFC0000000007FFFFFF3FFE7FFFFFFFFFFFFDFFFF80FF8FFFFFFFFFFFFFFFC00FF80000000003FFFFFFBFFEFFFFFFFFFFFFFDFEFFC0F00FFFFFFFFFFFFFFFE00FF0000000001FFFFFFF9FFFFFFFFFFFFFFFFCFEFFE0F00FFFFFFFFFFFFFFFF01FF00000000004FFFFFFCFFFFFFFFFFFFFFFFCFFFFF0700,
		ram_block1a_55.mem_init1 = 2048'hFFFFFFFFFFFF0000000FFFFE00000000007FFFE7F8000000FFFFFFFFFEFE6038FFFFFFFFFFFFC000000FFFFC00000000001FFFF7F8000007FFFFFFFFFE7E4038FFFFFFFFFFFFF000001FFFF800000000000FFFF7F000001FFFFFFFFFFF3C807CFFFFFFFFFFFFF800001FFFE0000000000003FFFBF00000FFFFFFFFFFFF00807CFFFFFFFFFFFFFC00003FFFC00000000064E1FFFBF00003FFFFFFFFFFFF00007CFFFFFFFFFFFFFE00003FFF80000000007BF0FFFFF0001FFFFFFFFFFFFF800000FFFFFFFFFFFFFF00003FFF0000000000FFFC7FFFF0007FFFFFFFFFFFFF800000FFFFFFFFFFFFFF80007FFE0000000007FFFFFFFFF003FFFFFFFFFFFFFFC00000,
		ram_block1a_55.mem_init2 = 2048'hFFFFFFFF000000000000FFFFFFF000007FFFFCFFFC00000000003FFFF3FFF9FCFFFFFFFFC00000000000FFFFFFE000007FFFFE7FFC0000000000FFFFFBFFE000FFFFFFFFF00000000001FFFFFF800000FFFFFF7FF80000000003FFFFFBFFE000FFFFFFFFFC0000000001FFFFFE000001FFFFFF3FF8000000000FFFFFFFFFC000FFFFFFFFFF0000000003FFFFFC000001FFFFFFBFF8000000007FFFFFFFFF80F8FFFFFFFFFFC000000003FFFFF0000000E7FFFFDFF800000001FFFFFFFFFF00FCFFFFFFFFFFF000000007FFFFC000000007FFFFCFF800000007FFFFFFFFFE71FCFFFFFFFFFFFC00000007FFFF8000000001FFFFEFF80000003FFFFFFFFFFE70FC,
		ram_block1a_55.mem_init3 = 2048'hFFFF800000000000000007FFFFFFFF0007FE3FFFFC00000000000000001FFFFEFFFFE00000000000000007FFFFFFFC001FFF1FFFFC0000000000000000FFFFFEFFFFF8000000000000000FFFFFFFF800FFFF8FFFFC0000000000000003FFFFFEFFFFFE000000000000001FFFFFFFE0007FFFCFFFFC0000000000000007FFFFFEFFFFFF800000000000001FFFFFFFC0003FFFE7FFFC00000000000001E7FFFFFEFFFFFFC00000000000003FFFFFFF00003FFFF3FFFC00000000000007E7FFFFFEFFFFFFF00000000000003FFFFFFE00003FFFF9FFFC0000000000001FE3FFFFFEFFFFFFFC0000000000007FFFFFF800003FFFFDFFFC000000000007FFF3FFFFFC,
		ram_block1a_55.operation_mode = "single_port",
		ram_block1a_55.port_a_address_width = 13,
		ram_block1a_55.port_a_byte_enable_mask_width = 1,
		ram_block1a_55.port_a_byte_size = 1,
		ram_block1a_55.port_a_data_out_clear = "none",
		ram_block1a_55.port_a_data_out_clock = "none",
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 49152,
		ram_block1a_55.port_a_first_bit_number = 7,
		ram_block1a_55.port_a_last_address = 57343,
		ram_block1a_55.port_a_logical_ram_depth = 65536,
		ram_block1a_55.port_a_logical_ram_width = 8,
		ram_block1a_55.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_55.power_up_uninitialized = "false",
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_56portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "ena0",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.init_file = "Data.mif",
		ram_block1a_56.init_file_layout = "port_a",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mem_init0 = 2048'h437BFF44AD0338F4CE4488E7934392D2BB36B37DAD7E1757898C0778EAE5D1A4016BD218A91E040E0B8894F69908CEC077099BFD3F3E48BB4E7232291F4239013427CBE2E6593BDB18FEA8AB56254D4479CFFFFCB48B8A65BD4F2260619C98903B39D7F0E0DC03D1C86EC7656074E53C3F111B86D0BAF364543D129E1F8E83777B06BE7FFE8681F2168348A626287B259B3711E16CDB812BB00B61DAD7DBC7CF7F008741F887E0EB4F39BBC0E2800B6F69D84CEDBE1EB1FC7EA4AAAE1B6E75CF39A0A67C5D4FC1C04872DBBB098E3245DEA21D8AC46AF6B1EFFE9F39F811BEF3055F3EA36B83EFCD51F84BB751C788F40F0501FA8835164792F88054FB096278,
		ram_block1a_56.mem_init1 = 2048'hE61E5DD5D6DBB172A4495911996FE093BA9839596B391E75C0A128878F40470E796CBACBE50293F58FDE5A736A3CF97D5A95D8B4B68EB13DA16CA38F9E6F49A99DFC7A2A635EE6BDE5D8871C5DEAA01ABA16F7A42F489AA8B5B2567DD2D027F57EDC6F136670F9A45BB191C9D9A0AC0C25AD9CD4200677FA2E61ACFFF8BEA5A956FAED911C3190FF1EE32FCCE3D3CBAEEBBF8EBA1F4F6784BF9B2D1F817E20A42EFEE1C8401CFAAEB94225B565266616B7B01A82CF25B387D0D455FB47E6B661CA5FEBF995B9223B7A31DA8C0B8B1E98C987FD87E636BADCFEF0C92C007DFAD8812FEFD03C3C72ADE1A2EDCD2CC9842520186163C813242814757561AFEC2F29,
		ram_block1a_56.mem_init2 = 2048'h721C3577E10577E1E6085100B7AFC27A6152C493E49832193609D71810A81036DA77430D6A093E7BFAAA760C1C6724678481EAF4AE0DC54375EC397FF367E8FBF8618A6B6DB4B71DFF06846DCA053D63D7C8EAEFD44977C411F6841CBAC534AD7E706762C190FCAD717D1163A1D4979891B051C378CDD173934D985DBB94543D618CAD55AC90DDB04C0673CC0C506869F35A034B43516161185F0B3FDB740406F8FFC53BF11939142432A5CCB0534E9FF9B75ADC6AB9B0674538CE6C119939473DF9FDA11CCF9DBB0131C7641D114728B45D7E6EC4A5F569AEAE06596B9DFEE797DE85C396DD60789D80837CC95BA65ABCA6FD774282F6E68DE3B2A46A96538F,
		ram_block1a_56.mem_init3 = 2048'hE8E1FCAB44966CDB1C584418343EA32EEAB415B6BD28DAD26AB2CF0853FE79A26B1D28DD4B880327CBD7C954FD828D194E20270FC80D8470278F70576CCB226F651E018A6AD321A642EFBB2899992448F849A9A0104185E4027A714E1E9B881B3FA013A6657C2480499C7BF5BCB6FD3DEC7C665AC2EDE85C51DE1357A051BEBBE80E7B4287A780A059BE98D11268A49F64171CDC12E91834A26736A7393D690E623841C2A7E800273C46D028FD7288B9280CC10613A94A3D02461BCA63198C816C3791C5669766A8C20365F75BB22D2C8E8199EA5C800FA6CE7606BAEE5D81CCA89AFC4F38EA0BDAD8637689CF7162E972142C4E1706755B6E0F760678DB3F2D,
		ram_block1a_56.operation_mode = "single_port",
		ram_block1a_56.port_a_address_width = 13,
		ram_block1a_56.port_a_byte_enable_mask_width = 1,
		ram_block1a_56.port_a_byte_size = 1,
		ram_block1a_56.port_a_data_out_clear = "none",
		ram_block1a_56.port_a_data_out_clock = "none",
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 57344,
		ram_block1a_56.port_a_first_bit_number = 0,
		ram_block1a_56.port_a_last_address = 65535,
		ram_block1a_56.port_a_logical_ram_depth = 65536,
		ram_block1a_56.port_a_logical_ram_width = 8,
		ram_block1a_56.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_56.power_up_uninitialized = "false",
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_57portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "ena0",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.init_file = "Data.mif",
		ram_block1a_57.init_file_layout = "port_a",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mem_init0 = 2048'h921BFFC0419FFBFFFA3BCFAFD66FAE4FEE9D3E05F500204A853111BF5376B0ADDC87FFF0418FFFEFF8775D077DC1C1BD49A3FB85EE8036C7BE08B3FE7DB3FA1FF4BBCFF2C08FFFFFFBE16CEDE49D453C33DB1019EA74E04FBB3806FFFA3D949AFD3CDFF0E88FFFFFE471163F92D3DC9888F86B05AAD82B2EF6C3177E21BC03FFF9CB1FFFF2CFFFFFCCF8D03A70866719F9FEA905C669A83707FADE2961745C41FE52EFFFF8CFFFFFE04041A556AEF9985F4784E91A9440B33AEFBF10ABE43362FC78DEFFFDC7FFFF1E409FED84A30E5B4646682DD4A6E6EB13CFF7CEC20990F8FC3908E7FFC7FFFFBE01BF16DF51DA8CFE58104DD880A673EDD0CFDF0840C41C,
		ram_block1a_57.mem_init1 = 2048'hFEFE43EF7A2030700433BB943024E080F13E0C2DF92469FBB76C78EB8A5EF5FBFFFE0571F80033F40E2D2599C0A5C603B3DFB2C88C8AC6D19FCF61E0BB984F4CFFFE45B5FC5A66B0051CE73E5CF078A54E426348258CC1EA6909CA842C2B658B7FFE00FEF93053A4295CAD6BB9CA684F16E354982B05F3CBBDE48394356024CA1FFFE27EE13013FF263F1C8F910A28882AB4A13C332D9C3E8EF00B0CCC1F002F0FFFE077AD387FEE827E6EC09412105ECAE5C48CFA7CC469F6051BF1CB01F7B2D0FFEA06611933FF620FCA4C81C5881914488381D12B3462C2530EFC7F9FE32C063FEFA7C29FF3FFE39DDC01DD7793B604760705D341E1B7FFCE77361ECF3CF8,
		ram_block1a_57.mem_init2 = 2048'hF220FF7FFAFB88021A782ED1E47667B312F3255DDB8F6CAD3A8471A21F4C9ED3FA60BFED78F7C80805589B919B783AC0D921DD46FB57309378D9F90202020F4AF8607663700348AD033C708D150732320BE7AD10B51080E67CF1CE0120DFF798FFF1FF6BFDAF008D6FCD2BC96B2802F466DFD7F76582207F22B4D64C1997DA8D7F837F57E50721B043DE2D70842A4E9C35AEEDB99EAF58DFFBD0F6225177B59FFFFC3B3FF886001003E6454909103141190A5EF0963453D56ED5F3E72BB5497DFFFC01BDF80018DB00F979A54FCFC4C8D85FD8E432AC63EF409B677B73A60F12FFFE03FFF88200781C7677B70A0F98C445B41905F7224342EBA676305F99E77F,
		ram_block1a_57.mem_init3 = 2048'hE81FFC210A6993BB23B7BBFEF33B94EA703992EBC702CE021402297A0BF7F77A6903084F8067FCFFE83E16F79D7CE286F992528C3808099488CE65AEF5F4FD936503C10A022FDE5CDE1C4442DDDC5EA30519051804E609260DBEE2B1A76DA06AFC1FD520652FDB7FC703859D1CF41F87621D35594061CCBA0D62E1E37FE64176E801FB6044457F5FD383478DBD0755F89217A9F57D6795941A35D49F36674270A037F3C0D4ECFFD9FBC10E3276CFC31628CD055D968590F102B41E0693ED60FE6C0060E5E3EF9D51BEE20F3CDA92B1827619F5040C0A9445CF587C877A800390A8813D4FA19FF42035A00E536F21C6BC795762E3628082DF0ACF67E0A4C08F41,
		ram_block1a_57.operation_mode = "single_port",
		ram_block1a_57.port_a_address_width = 13,
		ram_block1a_57.port_a_byte_enable_mask_width = 1,
		ram_block1a_57.port_a_byte_size = 1,
		ram_block1a_57.port_a_data_out_clear = "none",
		ram_block1a_57.port_a_data_out_clock = "none",
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 57344,
		ram_block1a_57.port_a_first_bit_number = 1,
		ram_block1a_57.port_a_last_address = 65535,
		ram_block1a_57.port_a_logical_ram_depth = 65536,
		ram_block1a_57.port_a_logical_ram_width = 8,
		ram_block1a_57.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_57.power_up_uninitialized = "false",
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_58portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "ena0",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.init_file = "Data.mif",
		ram_block1a_58.init_file_layout = "port_a",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mem_init0 = 2048'hB3E4003FFE00040005FFD6C74D5061C02008C0F9C35078407EC6EC000C77F381D4FC000FFE00001007FFCAE6CB3FDF8336560479C95070C07D874C000233FB3BF6BC300D3F00000007FFFAE4DA7D3D02E2670FE1CA50F0407C87F900043D940DF83F200F1F0000001C7FD66CAE303C83C8A61BF9C854C321B804E801C1BC1259F8C3E0000D0000003CFFD3212E619F0AD69919F98CD5C020F804201001FC18DAFEA0F80007000000207FDE930E610737E6E11CF1D4808080C11040004BE61EBDFC1C190002000000C07F7E9B5C60022FD32AC4311A900686C03008000209A7CCFC032F1800000000803E4F720F31C7F6A13C247110B1060FC02F302008460731,
		ram_block1a_58.mem_init1 = 2048'h0101BFFF7C7FCF8FFBFB078480E21FBEA0EBC391F29477FE41EE071C70A007F70001FFFBFE7FCC0BF1FD1F04C0643F9DF983D13096A6FFFE40FE1E1F40004F750001BFBFFE25994FFAFC9F6BDC69F8CFF8B974F036A4FFF582BA3DFBD30067FF8001FFFFFE0FAC5BF6FC9D267859E8676F8C6BE0302DFFF403FE7C7BC20024FBE0001FFFFE0FEC00F9FF1D4670B9E8BC0350BFC02725FFC101E4F0F3301F00DF30001FFFFE0780117FBE3FB87371F05D45C93F70EC2CF7800FE4E00E3003F7DE9F0015FFFE06CC009DFFEB584740780139947C79E66BBF801F90F003801FFFF467C0107FFF000C001C7FC63540C070576305F8F9E655FC200E008808014F3FF9,
		ram_block1a_58.mem_init2 = 2048'h0DFFFF7FF1FFFFFFFEF801C753469ADE58280C7FA3053FBD3F620E5DE7FFE113059FFFED71FFFFF7FF38018DD740AC605178FE9E438D3FF37AAA06FDFDFDF04B079FFE6379FFFF72FF3C018A2F389F0116CEA395C98A3FE6713031FFDF200899000FFF63F87FFF729FDD04C83F3FB694911DCCBB19DA3F7FE27421B3E468209D807FFF57E8FFFE4FBFCE02EE7A3A3A12E51E7370FB0B7FFFFA3801DFAC88459F0003FF3FFCFFFFEFFFE61BCC3710F93027BF8C22FB286FF77930001FFC40897E0003FDBDFCFFE724FFF107DB3080C4B0062304C0FA187FEFC97E9887BC400FFD0001FFFFFC7FFF87E3F20F98B081813D4E08D4C9FA967DCF706409CFB06607F1,
		ram_block1a_58.mem_init3 = 2048'h17FFFC2147FFFFFB10000038562278333F8511CE29E84DF20002EF7ACBFFFFFD96FF084DC7FFFFFFC8000030F41F1259569CCDDB330A8FF0080FFDFFFDFFFFFC9AFFC10A45FFFFFCCE0000E4680A08085355AF8734C28EE0003DFEFFBFFFBFF403FFD12042FFFFFFC7000070713E281FB156759060E2CFF8017DFEBFFFF7FF8017FFFB6063E5FFFFD3800065ED852D9861477849F1A29FF4024E7B7FFF7EFB80DFCFF3C0E3ECFFFFF9C001E31582BBA4298934AB43409FF1022FE7FEFFF6FF0093FFE0E5F1FFFFFFFCE000F481D0103425A4A39CA5559BC5CF2F837FFEFFFC00577FFC4FB3FFFFFFFCE001C6E94016DB20F00FDF538D9FDF0E20981FFCFFF081,
		ram_block1a_58.operation_mode = "single_port",
		ram_block1a_58.port_a_address_width = 13,
		ram_block1a_58.port_a_byte_enable_mask_width = 1,
		ram_block1a_58.port_a_byte_size = 1,
		ram_block1a_58.port_a_data_out_clear = "none",
		ram_block1a_58.port_a_data_out_clock = "none",
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 57344,
		ram_block1a_58.port_a_first_bit_number = 2,
		ram_block1a_58.port_a_last_address = 65535,
		ram_block1a_58.port_a_logical_ram_depth = 65536,
		ram_block1a_58.port_a_logical_ram_width = 8,
		ram_block1a_58.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_58.power_up_uninitialized = "false",
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_59portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "ena0",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.init_file = "Data.mif",
		ram_block1a_59.init_file_layout = "port_a",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mem_init0 = 2048'h700000000000000000003A40C3401FC030FBFFFE074F8040000000000077F383250000000000000000003821C7003F80571DFFFE0D4F80C0000000000033FB350C4000000000000000001DA3CE02FD016C2AFFFE0CCF004000000000003D942E0400000000000000038035E39E0FFC81669CFBFE0ECF03200000000001BC127A068C00000000000003003EAF1E1FFF04323E79FE0ACE00200000000001FC018301930000000000001F80358F3E1FFF342225BCFE1A8F0080000000000BE65DD903FCE000000000003F8039873C1FFE180EE6DC3E1A8F06800000000002011DE403FC3000000000007FC0330E3F0E3FA894FD8C7E188E0600000000000840FD28,
		ram_block1a_59.mem_init1 = 2048'h00000000800000000004FF93801E00473509C0FE0333800000100000000007FF00000004000000000002FF81C01C0062BDAC6BFF662100000000000000004F7D000000400000000000037F19DC1807306CDDCFFFC623000000440000000067FF000000000000000000037DE5F8381798F1ACBFFFC262000000000000000024FB00000000000000000000FC25F0781747F9B37FFFC562000000000000001F00FF00000000000000000001DEABF0F00FA3C57CFFFF0D630800000400000003F7FEC000000000000000000038CBC0C007FF007BFFFE0664400000100000001FFFFE000000000000000000003CD2C3C00FF708B3FFFE054E002000000000004F3FF3,
		ram_block1a_59.mem_init2 = 2048'h00000080000000000187FFC310867856E3EF8B04031CC042C180000000000013000000128000000000C7FF9F70807C6C0CEF4D3503DCC00C870800000000004B0000019C8000000000C3F989A0C07E93DA5916220119C0198E000000000000990000009C000000000022FFC960C0762E168872B48119C0801C0400000000009D000000A8100000000031FFCAC1C5FA6283DA556F03888000040000000000059F000000C0000000000019FFDF00EFF9293D83FDDF039B8008800800000000097F0000024200000000000EFFCE807FC4909FBBF63F033B80103002000000000FFF0000000000000000000DFF96807F800E4261F97E02B1803000180000000007FF,
		ram_block1a_59.mem_init3 = 2048'h000003DE80000004EFFFFFF87A040117BE76570C69C6300DFFFD1085340000000000F7B20000000037FFFFF07801F9879E7745123566700FF7F002000200000000003EF58000000331FFFFE1EC0114099F36172B68CE701FFFC001004000400000002EDF8000000038FFFFF06431B65E3F378549C88E3007FE800100000800000000049F801A00002C7FFFE7F402C304FF2F893001EE600BFD8000000080040000000C3F00130000063FFFE3DC01698417A1809AE3CC600EFDC000010000000000001F1A00000000031FFFF16811F51F2B97057045CC603A30C0000001000000000003B040000000031FFFC07880F43CD7C78CF1835C6020F1C0000003000001,
		ram_block1a_59.operation_mode = "single_port",
		ram_block1a_59.port_a_address_width = 13,
		ram_block1a_59.port_a_byte_enable_mask_width = 1,
		ram_block1a_59.port_a_byte_size = 1,
		ram_block1a_59.port_a_data_out_clear = "none",
		ram_block1a_59.port_a_data_out_clock = "none",
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 57344,
		ram_block1a_59.port_a_first_bit_number = 3,
		ram_block1a_59.port_a_last_address = 65535,
		ram_block1a_59.port_a_logical_ram_depth = 65536,
		ram_block1a_59.port_a_logical_ram_width = 8,
		ram_block1a_59.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_59.power_up_uninitialized = "false",
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_60portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "ena0",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.init_file = "Data.mif",
		ram_block1a_60.init_file_layout = "port_a",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mem_init0 = 2048'h3000000000000000000003DFC0BFFFC014C80000063FFFBFFFFFFFFFFF880C4F08000000000000000000035FC0FFFF80552400000E3FFF3FFFFFFFFFFFCC041006000000000000000000059FC1FFFD0160DA00000C3FFFBFFFFFFFFFFFC2681202000000000000000000089F81FFFC80E11004000E3FFCDFFFFFFFFFFE43E11100C000000000000000000C5F01FFFF0BF1C806000C3FFFDFFFFFFFFFFE039DEA00200000000000000000057F01FFFF33E1FC03001E7FFF7FFFFFFFFFF4187BEB00140000000000000000007F03FFFE47C1E883C01C7FF97FFFFFFFFFFDF043F3000500000000000000001AFE00FFFF9F73F863801C7FF9FFFFFFFFFFF78C0336,
		ram_block1a_60.mem_init1 = 2048'h0000000000000000000000198001FFFE33443200028FFFFFFFFFFFFFFFFFF80000000000000000000000003FC003FFFE38CCE000069FFFFFFFFFFFFFFFFFB08200000000000000000000002BDC07FFFFCE545800079FFFFFFFFFFFFFFFFF980000000000000000000000025BF807FFFFEBBA8000021FFFFFFFFFFFFFFFFFDB04000000000000000000000283F007FFFFF1760000061FFFFFFFFFFFFFFFE0FF00000000000000000000000017F00FFFFFC5AA00000F1FFFFFFFFBFFFFFFFC0801C000000000000000000004C7C03FFFFF04780000041FFFFFFFEFFFFFFFE000002000000000000000000000AFC03FFFF70BD00000043FFFDFFFFFFFFFFFB0C002,
		ram_block1a_60.mem_init2 = 2048'h000000000000000000000036B006050DA3E5714403C3FFFFFFFFFFFFFFFFFFEC00000000000000000000006AB000024C49E537240343FFFFFFF7FFFFFFFFFFB4000000000000000000000666E00001C7E8457FD00107FFFFFFFFFFFFFFFFFF66000000000000000000000026600009E4D5853EF00187FFFFFFFBFFFFFFFFFF62000000000000000000000019400005D297573B600317FFFFFFFFFFFFFFFFFA6000000000000000000000001D800006E13D5EB5400387FFFFFFFFFFFFFFFFF68000000000000000000000003C80003B74A472B2800307FFFFFFFDFFFFFFFFF00000000000000000000000001F80007FF961BEA400030FFFFFFFFFFFFFFFFFF800,
		ram_block1a_60.mem_init3 = 2048'h000000000000000000000006F60108983E0D2DF0E9E1FFFFFFFFFFFFFFFFFFFF00000000000000000000000F74006F481E0D3FE33541FFFFFFFFFFFFFFFFFFFF00000000000000000000001CE4008E961F0D7FCD58A1FFFFFFFFFFFFFFFFFFFF00000000000000000000000D6C305F1C3F0D7D9390A1FFFFFFFFFFFFFFFFFFFF000000000000000000000018EC00276FFF1D71ABC1E1FFFFFFFFFFFFFFFFFFFF00000000000000000000001BCC0013ACFF9B79394383FFFFFFFFFFFFFFFFFFFF000000000000000000000009D8100D705F8D784285C3FFFFFFFFFFFFFFFFFFFF000000000000000000000033D800080A97CD72BE0383FFFFFFFFFFFFFFFFFFFE,
		ram_block1a_60.operation_mode = "single_port",
		ram_block1a_60.port_a_address_width = 13,
		ram_block1a_60.port_a_byte_enable_mask_width = 1,
		ram_block1a_60.port_a_byte_size = 1,
		ram_block1a_60.port_a_data_out_clear = "none",
		ram_block1a_60.port_a_data_out_clock = "none",
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 57344,
		ram_block1a_60.port_a_first_bit_number = 4,
		ram_block1a_60.port_a_last_address = 65535,
		ram_block1a_60.port_a_logical_ram_depth = 65536,
		ram_block1a_60.port_a_logical_ram_width = 8,
		ram_block1a_60.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_60.power_up_uninitialized = "false",
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_61portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "ena0",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.init_file = "Data.mif",
		ram_block1a_61.init_file_layout = "port_a",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mem_init0 = 2048'h30000000000000000000007FC000003FC967FFFFFB00000000000000000000010000000000000000000002BFC000007FD603FFFFF200000000000000000000240200000000000000000000FFC00002FEE0A9FFFFF2000000000000000000003E03000000000000000000057F8000037CE035FFFFF0000000000000000000001F0000000000000000000004FF000000F7F01AFFFFF0000000000000000000000D000000000000000000000EFF000000D7E00D7FFFE2000000000000000000680C0014000000000000000009FF000001BFC016BFFFE20000000000000000004004000500000000000000000DFE000000BFF0031FFFE200000000000000000E00C4,
		ram_block1a_61.mem_init1 = 2048'h00000000000000000000003B80000002432AF9FFFC000000000000000000000000000000000000000000007BC00000008095B3FFF8800000000000000000000000000000000000000000003FDC00000020F187FFF90000000000000000000000000000000000000000000037F800000037D69FFFFD00000000000000000000000000000000000000000000EFF00000000B067FFFF8000000000000000000000000000000000000000000006FF00000003A35FFFFF1000000000000000000000000000000000000000000011FC0000000F817FFFFF9000000000000000000000040000000000000000000005FC0000008FC4FFFFFF80000000000000000000000,
		ram_block1a_61.mem_init2 = 2048'h0000000000000000000000047006006DD01CFC97FC4000000000000000000000000000000000000000000000700000351C1CF8C3FC0000000000000000000000000000000000000000000000600000FAA03CFBFFFE0000000000000000000000000000000000000000000008E0000058B9BCFB0FFEC000000000000000000000000000000000000000000018C000002CA54EFA1FFC800000000000000000000000000000000000000000000C8000001674B67E3FFC000000000000000000000000000000000000000000001D8000000B32BE787FFC000000000000000000000000000000000000000000001D8000000682E878FFFC8000000000000000000000,
		ram_block1a_61.mem_init3 = 2048'h0000000000000000000000008E009ACFC1FCFA00BE00000000000000000000000000000000000000000000000C00202BE1FCFA039280000000000000000000000000000000000000000000001C0020A7E0FCFA0E3720000000000000000000000000000000000000000000019C3020CBC0FCF81D6F00000000000000000000000000000000000000000000021C0010C700FCFC329E60000000000000000000000000000000000000000000003C0000208078FC2D7C600000000000000000000000000000000000000000000038100496407CFC6AFA0000000000000000000000000000000000000000000000380002DB003CFED7FC0000000000000000000000,
		ram_block1a_61.operation_mode = "single_port",
		ram_block1a_61.port_a_address_width = 13,
		ram_block1a_61.port_a_byte_enable_mask_width = 1,
		ram_block1a_61.port_a_byte_size = 1,
		ram_block1a_61.port_a_data_out_clear = "none",
		ram_block1a_61.port_a_data_out_clock = "none",
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 57344,
		ram_block1a_61.port_a_first_bit_number = 5,
		ram_block1a_61.port_a_last_address = 65535,
		ram_block1a_61.port_a_logical_ram_depth = 65536,
		ram_block1a_61.port_a_logical_ram_width = 8,
		ram_block1a_61.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_61.power_up_uninitialized = "false",
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_62portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "ena0",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.init_file = "Data.mif",
		ram_block1a_62.init_file_layout = "port_a",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mem_init0 = 2048'hD000000000000000000001C03FFFFFFFEE5FFFFFFC0000000000000000000004F000000000000000000001803FFFFFFF97EFFFFFFC0000000000000000000013F800000000000000000003803FFFFFFF60CFFFFFFC0000000000000000000081FD00000000000000000003007FFFFFFEE027FFFFFC00000000000000000002E0FF4000000000000000000200FFFFFFFBF013FFFFFC0000000000000000000BF0FFD000000000000000000200FFFFFFE7E009FFFFFE00000000000000000027F0FFE000000000000000000400FFFFFFDFC004FFFFFE0000000000000000013FF8FFF800000000000000000401FFFFFF3FF0023FFFFE000000000000000005FFF8,
		ram_block1a_62.mem_init1 = 2048'h0000000000000000000000387FFFFFFD0408F1FFFF80000000000000000000000000000000000000000000383FFFFFFF800437FFFF000000000000000000000000000000000000000000007823FFFFFF8091EFFFFE000000000000000000000000000000000000000000007007FFFFFFD0443FFFFE00000000000000000000000000000000000000000000600FFFFFFFF0FCFFFFFE00000000000000000000000000000000000000000000E00FFFFFFFFFC3FFFFFF00000000000000000000008000000000000000000000C03FFFFFFFFF8FFFFFFF0000000000000000000000A000000000000000000001C03FFFFFFFF53FFFFFFF0000000000000000000001,
		ram_block1a_62.mem_init2 = 2048'h0000000000000000000000040FF9FF0FC803FC19FFC0000000000000000000000000000000000000000000000FFFFF850403FFFBFFC0000000000000000000000000000000000000000000081FFFFF028403FC07FFC0000000000000000000000000000000000000000000081FFFFF800203FC0FFF00000000000000000000000000000000000000000000083FFFFFC0C8C1FC1FFF000000000000000000000000000000000000000000001C7FFFFFE04241F83FFF000000000000000000000000000000000000000000001C7FFFFFF00909FC7FFF000000000000000000000000000000000000000000003C7FFFFFF80423FCFFFF8000000000000000000000,
		ram_block1a_62.mem_init3 = 2048'h00000000000000000000000081FF11780003FDFF33C00000000000000000000000000000000000000000000003FFB1FC0003FDFC27C00000000000000000000000000000000000000000000103FFE1FC0003FDF05FE00000000000000000000000000000000000000000000103CFC0F60003FFE1BFE00000000000000000000000000000000000000000000003FFE07B0003FFC37F800000000000000000000000000000000000000000000203FFF07E8007FFCEBF800000000000000000000000000000000000000000000007EFFC3F4003FF8D7F800000000000000000000000000000000000000000000407FFFE1F8003FD18FF8000000000000000000000,
		ram_block1a_62.operation_mode = "single_port",
		ram_block1a_62.port_a_address_width = 13,
		ram_block1a_62.port_a_byte_enable_mask_width = 1,
		ram_block1a_62.port_a_byte_size = 1,
		ram_block1a_62.port_a_data_out_clear = "none",
		ram_block1a_62.port_a_data_out_clock = "none",
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 57344,
		ram_block1a_62.port_a_first_bit_number = 6,
		ram_block1a_62.port_a_last_address = 65535,
		ram_block1a_62.port_a_logical_ram_depth = 65536,
		ram_block1a_62.port_a_logical_ram_width = 8,
		ram_block1a_62.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_62.power_up_uninitialized = "false",
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_63portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "ena0",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.init_file = "Data.mif",
		ram_block1a_63.init_file_layout = "port_a",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mem_init0 = 2048'hE0000000000000000000003FFFFFFFFFF03FFFFFFE0000000000000000000003F8000000000000000000007FFFFFFFFFE81FFFFFFE000000000000000000000FFC000000000000000000007FFFFFFFFF9F07FFFFFE000000000000000000007FFE00000000000000000000FFFFFFFFFF1FC3FFFFFE00000000000000000001FFFF80000000000000000001FFFFFFFFFC0FE1FFFFFE00000000000000000007FFFFE0000000000000000001FFFFFFFFF81FF0FFFFFC0000000000000000001FFFFFF8000000000000000003FFFFFFFFE03FF87FFFFC000000000000000000FFFFFFFE000000000000000003FFFFFFFFC00FFC7FFFFC000000000000000003FFFF,
		ram_block1a_63.mem_init1 = 2048'h000000000000000000000007FFFFFFFE03F70FFFFF0000000000000000000000000000000000000000000007FFFFFFFF01FBCFFFFF0000000000000000000000000000000000000000000007FFFFFFFFC06E1FFFFF000000000000000000000000000000000000000000000FFFFFFFFFE0387FFFFF000000000000000000000000000000000000000000001FFFFFFFFFFFF9FFFFFF000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000000000C0000000000000000000003FFFFFFFFFF8FFFFFFFE0000000000000000000000,
		ram_block1a_63.mem_init2 = 2048'h000000000000000000000003FFFFFE00300003E3FF8000000000000000000000000000000000000000000007FFFFFF02F8000007FF8000000000000000000000000000000000000000000007FFFFFF817E00000FFF8000000000000000000000000000000000000000000007FFFFFFC1FF00001FFF8000000000000000000000000000000000000000000007FFFFFFE07F80003FFF8000000000000000000000000000000000000000000003FFFFFFF03FE0007FFF8000000000000000000000000000000000000000000003FFFFFFF81FF000FFFF8000000000000000000000000000000000000000000003FFFFFFFC0FDC01FFFF0000000000000000000000,
		ram_block1a_63.mem_init3 = 2048'h0000000000000000000000007FFFE000000003FFC7E000000000000000000000000000000000000000000000FFFFC000000003FFCFE000000000000000000000000000000000000000000000FFFFC000000003FF8FC000000000000000000000000000000000000000000000FFFFE000000003FE1FC000000000000000000000000000000000000000000001FFFFF000000003FC3FC000000000000000000000000000000000000000000001FFFFF801000003F07FC000000000000000000000000000000000000000000003FFFFF800800003F0FFC000000000000000000000000000000000000000000003FFFFFC00600003E1FFC000000000000000000000,
		ram_block1a_63.operation_mode = "single_port",
		ram_block1a_63.port_a_address_width = 13,
		ram_block1a_63.port_a_byte_enable_mask_width = 1,
		ram_block1a_63.port_a_byte_size = 1,
		ram_block1a_63.port_a_data_out_clear = "none",
		ram_block1a_63.port_a_data_out_clock = "none",
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 57344,
		ram_block1a_63.port_a_first_bit_number = 7,
		ram_block1a_63.port_a_last_address = 65535,
		ram_block1a_63.port_a_logical_ram_depth = 65536,
		ram_block1a_63.port_a_logical_ram_width = 8,
		ram_block1a_63.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block1a_63.power_up_uninitialized = "false",
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "cycloneive_ram_block";
	assign
		address_a_sel = address_a[15:13],
		address_a_wire = address_a,
		q_a = wire_mux2_result,
		rden_decode_addr_sel_a = address_a_wire[15:13];
endmodule //DRAM_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module DRAM (
	address,
	clock,
	data,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[15:0]  address;
	input	  clock;
	input	[7:0]  data;
	input	  wren;
	output	[7:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [7:0] sub_wire0;
	wire [7:0] q = sub_wire0[7:0];

	DRAM_altsyncram	DRAM_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.data_a (data),
				.wren_a (wren),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrData NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "Data.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "65536"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegData NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
// Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "16"
// Retrieval info: PRIVATE: WidthData NUMERIC "8"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "Data.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "65536"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 16 0 INPUT NODEFVAL "address[15..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
// Retrieval info: CONNECT: @address_a 0 0 16 0 address 0 0 16 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0
// Retrieval info: GEN_FILE: TYPE_NORMAL DRAM.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL DRAM.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL DRAM.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL DRAM.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL DRAM_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL DRAM_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL DRAM_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
