Timing Analyzer report for ozy_eval
Wed Sep 20 11:18:10 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'ENC_CLK'
  7. Clock Setup: 'FX2_CLK'
  8. Clock Setup: 'SCK'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Ignored Timing Assignments
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                             ; To                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.324 ns                         ; FLAGB                                                                                                                            ; FD[7]~reg0                                                                      ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.680 ns                        ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO2                                                                           ; ENC_CLK    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.112 ns                        ; FLAGB                                                                                                                            ; GPIO6                                                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.876 ns                        ; DA[0]                                                                                                                            ; ADC[0]                                                                          ; --         ; ENC_CLK  ; 0            ;
; Clock Setup: 'ENC_CLK'       ; N/A   ; None          ; 72.86 MHz ( period = 13.725 ns ) ; HB:I_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[19]                                           ; ENC_CLK    ; ENC_CLK  ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 123.08 MHz ( period = 8.125 ns ) ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6] ; IFCLK      ; IFCLK    ; 0            ;
; Clock Setup: 'SCK'           ; N/A   ; None          ; 154.11 MHz ( period = 6.489 ns ) ; SPI_REGS:spi_regs|BitCounter[30]                                                                                                 ; SPI_REGS:spi_regs|sdata[2]                                                      ; SCK        ; SCK      ; 0            ;
; Clock Setup: 'FX2_CLK'       ; N/A   ; None          ; 249.56 MHz ( period = 4.007 ns ) ; SPI_REGS:spi_regs|CS_ph1                                                                                                         ; RegisterX:optionreg|OUT[28]                                                     ; FX2_CLK    ; FX2_CLK  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                  ;                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C7        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; On                 ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                           ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_ncb1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_ncb1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ENC_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SCK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 123.08 MHz ( period = 8.125 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.876 ns                ;
; N/A                                     ; 123.08 MHz ( period = 8.125 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.876 ns                ;
; N/A                                     ; 124.83 MHz ( period = 8.011 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.755 ns                ;
; N/A                                     ; 124.83 MHz ( period = 8.011 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.755 ns                ;
; N/A                                     ; 125.23 MHz ( period = 7.985 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.23 MHz ( period = 7.985 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.23 MHz ( period = 7.985 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.23 MHz ( period = 7.985 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.23 MHz ( period = 7.985 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.23 MHz ( period = 7.985 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.23 MHz ( period = 7.985 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 125.98 MHz ( period = 7.938 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 125.98 MHz ( period = 7.938 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 125.98 MHz ( period = 7.938 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 125.98 MHz ( period = 7.938 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 125.98 MHz ( period = 7.938 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 125.98 MHz ( period = 7.938 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 125.98 MHz ( period = 7.938 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 127.63 MHz ( period = 7.835 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.605 ns                ;
; N/A                                     ; 127.63 MHz ( period = 7.835 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.605 ns                ;
; N/A                                     ; 127.63 MHz ( period = 7.835 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.605 ns                ;
; N/A                                     ; 128.02 MHz ( period = 7.811 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.590 ns                ;
; N/A                                     ; 128.02 MHz ( period = 7.811 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.590 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; WRITE_FX2FIFO                                                                                                                     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.466 ns                ;
; N/A                                     ; 129.92 MHz ( period = 7.697 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.469 ns                ;
; N/A                                     ; 129.92 MHz ( period = 7.697 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.469 ns                ;
; N/A                                     ; 130.12 MHz ( period = 7.685 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.455 ns                ;
; N/A                                     ; 130.36 MHz ( period = 7.671 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.442 ns                ;
; N/A                                     ; 130.36 MHz ( period = 7.671 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.442 ns                ;
; N/A                                     ; 130.36 MHz ( period = 7.671 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.442 ns                ;
; N/A                                     ; 130.36 MHz ( period = 7.671 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.442 ns                ;
; N/A                                     ; 130.36 MHz ( period = 7.671 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.442 ns                ;
; N/A                                     ; 130.36 MHz ( period = 7.671 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.442 ns                ;
; N/A                                     ; 130.36 MHz ( period = 7.671 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.442 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 131.49 MHz ( period = 7.605 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.375 ns                ;
; N/A                                     ; 131.82 MHz ( period = 7.586 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 131.82 MHz ( period = 7.586 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 131.82 MHz ( period = 7.586 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 131.82 MHz ( period = 7.586 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 131.82 MHz ( period = 7.586 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 131.82 MHz ( period = 7.586 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 131.82 MHz ( period = 7.586 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 132.89 MHz ( period = 7.525 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.295 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.319 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.319 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.319 ns                ;
; N/A                                     ; 133.26 MHz ( period = 7.504 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.265 ns                ;
; N/A                                     ; 133.26 MHz ( period = 7.504 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.265 ns                ;
; N/A                                     ; 133.40 MHz ( period = 7.496 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.270 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 133.46 MHz ( period = 7.493 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.254 ns                ;
; N/A                                     ; 134.32 MHz ( period = 7.445 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 134.39 MHz ( period = 7.441 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.220 ns                ;
; N/A                                     ; 134.39 MHz ( period = 7.441 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.220 ns                ;
; N/A                                     ; 134.52 MHz ( period = 7.434 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.208 ns                ;
; N/A                                     ; 134.84 MHz ( period = 7.416 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.190 ns                ;
; N/A                                     ; 135.32 MHz ( period = 7.390 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.32 MHz ( period = 7.390 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.39 MHz ( period = 7.386 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; WRITE_FX2FIFO                                                                                                                     ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.180 ns                ;
; N/A                                     ; 135.52 MHz ( period = 7.379 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.133 ns                ;
; N/A                                     ; 135.52 MHz ( period = 7.379 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.133 ns                ;
; N/A                                     ; 135.56 MHz ( period = 7.377 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 135.56 MHz ( period = 7.377 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 135.67 MHz ( period = 7.371 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 135.78 MHz ( period = 7.365 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[5] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.135 ns                ;
; N/A                                     ; 135.80 MHz ( period = 7.364 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 135.80 MHz ( period = 7.364 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 135.80 MHz ( period = 7.364 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 135.80 MHz ( period = 7.364 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 135.80 MHz ( period = 7.364 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 135.80 MHz ( period = 7.364 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 135.80 MHz ( period = 7.364 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 135.91 MHz ( period = 7.358 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; fx2st.0010                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 135.98 MHz ( period = 7.354 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.128 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 136.31 MHz ( period = 7.336 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.110 ns                ;
; N/A                                     ; 136.35 MHz ( period = 7.334 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.113 ns                ;
; N/A                                     ; 136.35 MHz ( period = 7.334 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.113 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.099 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.099 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 136.67 MHz ( period = 7.317 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.071 ns                ;
; N/A                                     ; 136.87 MHz ( period = 7.306 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 136.87 MHz ( period = 7.306 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 136.87 MHz ( period = 7.306 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 136.87 MHz ( period = 7.306 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 136.87 MHz ( period = 7.306 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 136.87 MHz ( period = 7.306 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 136.87 MHz ( period = 7.306 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.038 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.038 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.089 ns                ;
; N/A                                     ; 137.27 MHz ( period = 7.285 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[4] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.055 ns                ;
; N/A                                     ; 137.44 MHz ( period = 7.276 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.018 ns                ;
; N/A                                     ; 137.44 MHz ( period = 7.276 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.018 ns                ;
; N/A                                     ; 137.48 MHz ( period = 7.274 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.048 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.044 ns                ;
; N/A                                     ; 137.68 MHz ( period = 7.263 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.021 ns                ;
; N/A                                     ; 137.68 MHz ( period = 7.263 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.021 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 137.82 MHz ( period = 7.256 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.030 ns                ;
; N/A                                     ; 137.85 MHz ( period = 7.254 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.026 ns                ;
; N/A                                     ; 137.85 MHz ( period = 7.254 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.026 ns                ;
; N/A                                     ; 137.85 MHz ( period = 7.254 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.026 ns                ;
; N/A                                     ; 137.85 MHz ( period = 7.254 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.026 ns                ;
; N/A                                     ; 137.85 MHz ( period = 7.254 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.026 ns                ;
; N/A                                     ; 137.85 MHz ( period = 7.254 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.026 ns                ;
; N/A                                     ; 137.85 MHz ( period = 7.254 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.026 ns                ;
; N/A                                     ; 137.95 MHz ( period = 7.249 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.991 ns                ;
; N/A                                     ; 137.95 MHz ( period = 7.249 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.991 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 138.50 MHz ( period = 7.220 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.992 ns                ;
; N/A                                     ; 138.50 MHz ( period = 7.220 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.992 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.009 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.983 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.983 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.983 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 139.26 MHz ( period = 7.181 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.954 ns                ;
; N/A                                     ; 139.31 MHz ( period = 7.178 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.917 ns                ;
; N/A                                     ; 139.31 MHz ( period = 7.178 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.917 ns                ;
; N/A                                     ; 139.35 MHz ( period = 7.176 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[5] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.950 ns                ;
; N/A                                     ; 139.47 MHz ( period = 7.170 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.903 ns                ;
; N/A                                     ; 139.47 MHz ( period = 7.170 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.903 ns                ;
; N/A                                     ; 139.47 MHz ( period = 7.170 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.903 ns                ;
; N/A                                     ; 139.47 MHz ( period = 7.170 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.903 ns                ;
; N/A                                     ; 139.47 MHz ( period = 7.170 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.903 ns                ;
; N/A                                     ; 139.63 MHz ( period = 7.162 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.897 ns                ;
; N/A                                     ; 139.63 MHz ( period = 7.162 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.897 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ENC_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 72.86 MHz ( period = 13.725 ns )                    ; HB:I_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 13.236 ns               ;
; N/A                                     ; 73.29 MHz ( period = 13.645 ns )                    ; HB:I_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 13.156 ns               ;
; N/A                                     ; 75.95 MHz ( period = 13.167 ns )                    ; HB:I_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.678 ns               ;
; N/A                                     ; 77.04 MHz ( period = 12.980 ns )                    ; HB:I_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.491 ns               ;
; N/A                                     ; 77.80 MHz ( period = 12.854 ns )                    ; HB:I_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.365 ns               ;
; N/A                                     ; 80.19 MHz ( period = 12.470 ns )                    ; HB:I_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.224 ns               ;
; N/A                                     ; 80.42 MHz ( period = 12.434 ns )                    ; HB:I_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.188 ns               ;
; N/A                                     ; 80.49 MHz ( period = 12.424 ns )                    ; HB:I_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.935 ns               ;
; N/A                                     ; 80.66 MHz ( period = 12.397 ns )                    ; HB:I_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.151 ns               ;
; N/A                                     ; 80.71 MHz ( period = 12.390 ns )                    ; HB:I_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.144 ns               ;
; N/A                                     ; 80.95 MHz ( period = 12.354 ns )                    ; HB:I_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.108 ns               ;
; N/A                                     ; 80.99 MHz ( period = 12.347 ns )                    ; HB:I_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.858 ns               ;
; N/A                                     ; 81.19 MHz ( period = 12.317 ns )                    ; HB:I_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.071 ns               ;
; N/A                                     ; 81.52 MHz ( period = 12.267 ns )                    ; HB:I_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.778 ns               ;
; N/A                                     ; 81.71 MHz ( period = 12.239 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.995 ns               ;
; N/A                                     ; 81.85 MHz ( period = 12.218 ns )                    ; HB:I_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.729 ns               ;
; N/A                                     ; 82.10 MHz ( period = 12.180 ns )                    ; HB:I_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.934 ns               ;
; N/A                                     ; 82.24 MHz ( period = 12.159 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.915 ns               ;
; N/A                                     ; 82.39 MHz ( period = 12.138 ns )                    ; HB:I_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.649 ns               ;
; N/A                                     ; 82.53 MHz ( period = 12.117 ns )                    ; HB:I_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.628 ns               ;
; N/A                                     ; 82.63 MHz ( period = 12.102 ns )                    ; HB:I_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.613 ns               ;
; N/A                                     ; 82.64 MHz ( period = 12.100 ns )                    ; HB:I_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.854 ns               ;
; N/A                                     ; 83.08 MHz ( period = 12.037 ns )                    ; HB:I_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 83.13 MHz ( period = 12.030 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.689 ns               ;
; N/A                                     ; 83.18 MHz ( period = 12.022 ns )                    ; HB:I_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.533 ns               ;
; N/A                                     ; 83.40 MHz ( period = 11.990 ns )                    ; HB:I_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.501 ns               ;
; N/A                                     ; 83.44 MHz ( period = 11.985 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.741 ns               ;
; N/A                                     ; 83.46 MHz ( period = 11.982 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.641 ns               ;
; N/A                                     ; 83.68 MHz ( period = 11.950 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.609 ns               ;
; N/A                                     ; 83.95 MHz ( period = 11.912 ns )                    ; HB:I_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.666 ns               ;
; N/A                                     ; 84.01 MHz ( period = 11.903 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.562 ns               ;
; N/A                                     ; 84.02 MHz ( period = 11.902 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.561 ns               ;
; N/A                                     ; 84.20 MHz ( period = 11.876 ns )                    ; HB:I_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.630 ns               ;
; N/A                                     ; 84.47 MHz ( period = 11.839 ns )                    ; HB:I_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.593 ns               ;
; N/A                                     ; 84.58 MHz ( period = 11.823 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.482 ns               ;
; N/A                                     ; 84.79 MHz ( period = 11.794 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.453 ns               ;
; N/A                                     ; 84.82 MHz ( period = 11.789 ns )                    ; HB:I_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 84.92 MHz ( period = 11.776 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.435 ns               ;
; N/A                                     ; 85.05 MHz ( period = 11.758 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.514 ns               ;
; N/A                                     ; 85.27 MHz ( period = 11.728 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.387 ns               ;
; N/A                                     ; 85.29 MHz ( period = 11.725 ns )                    ; HB:I_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.479 ns               ;
; N/A                                     ; 85.39 MHz ( period = 11.711 ns )                    ; HB:I_HB|input_pipeline_phase0[2][8]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.222 ns               ;
; N/A                                     ; 85.63 MHz ( period = 11.678 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.434 ns               ;
; N/A                                     ; 85.76 MHz ( period = 11.660 ns )                    ; HB:I_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.171 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.650 ns )                    ; HB:I_HB|input_pipeline_phase0[2][10]                                                                                             ; HB:I_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.161 ns               ;
; N/A                                     ; 85.84 MHz ( period = 11.649 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.308 ns               ;
; N/A                                     ; 85.98 MHz ( period = 11.631 ns )                    ; HB:I_HB|input_pipeline_phase0[2][8]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 86.04 MHz ( period = 11.622 ns )                    ; HB:I_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.376 ns               ;
; N/A                                     ; 86.09 MHz ( period = 11.616 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.372 ns               ;
; N/A                                     ; 86.21 MHz ( period = 11.599 ns )                    ; HB:I_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.353 ns               ;
; N/A                                     ; 86.24 MHz ( period = 11.596 ns )                    ; HB:I_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.107 ns               ;
; N/A                                     ; 86.41 MHz ( period = 11.573 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.329 ns               ;
; N/A                                     ; 86.43 MHz ( period = 11.570 ns )                    ; HB:I_HB|input_pipeline_phase0[2][10]                                                                                             ; HB:I_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.081 ns               ;
; N/A                                     ; 86.52 MHz ( period = 11.558 ns )                    ; HB:I_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[12]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.069 ns               ;
; N/A                                     ; 86.63 MHz ( period = 11.544 ns )                    ; HB:I_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.055 ns               ;
; N/A                                     ; 86.69 MHz ( period = 11.536 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.292 ns               ;
; N/A                                     ; 86.93 MHz ( period = 11.504 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.260 ns               ;
; N/A                                     ; 87.08 MHz ( period = 11.484 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.240 ns               ;
; N/A                                     ; 87.37 MHz ( period = 11.446 ns )                    ; HB:I_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.200 ns               ;
; N/A                                     ; 87.52 MHz ( period = 11.426 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.182 ns               ;
; N/A                                     ; 87.65 MHz ( period = 11.409 ns )                    ; HB:I_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.050 ns               ;
; N/A                                     ; 87.83 MHz ( period = 11.386 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][8]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 88.00 MHz ( period = 11.363 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.022 ns               ;
; N/A                                     ; 88.01 MHz ( period = 11.362 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.118 ns               ;
; N/A                                     ; 88.04 MHz ( period = 11.359 ns )                    ; HB:I_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.870 ns               ;
; N/A                                     ; 88.21 MHz ( period = 11.336 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.092 ns               ;
; N/A                                     ; 88.43 MHz ( period = 11.308 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.967 ns               ;
; N/A                                     ; 88.45 MHz ( period = 11.306 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.062 ns               ;
; N/A                                     ; 88.70 MHz ( period = 11.274 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.933 ns               ;
; N/A                                     ; 88.84 MHz ( period = 11.256 ns )                    ; HB:I_HB|input_pipeline_phase0[2][11]                                                                                             ; HB:I_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.767 ns               ;
; N/A                                     ; 89.05 MHz ( period = 11.230 ns )                    ; HB:I_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.741 ns               ;
; N/A                                     ; 89.06 MHz ( period = 11.229 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.888 ns               ;
; N/A                                     ; 89.15 MHz ( period = 11.217 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.876 ns               ;
; N/A                                     ; 89.16 MHz ( period = 11.216 ns )                    ; HB:I_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 89.35 MHz ( period = 11.192 ns )                    ; HB:I_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.946 ns               ;
; N/A                                     ; 89.36 MHz ( period = 11.191 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][10]                                                                                             ; HB:Q_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.947 ns               ;
; N/A                                     ; 89.53 MHz ( period = 11.169 ns )                    ; HB:I_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.923 ns               ;
; N/A                                     ; 89.57 MHz ( period = 11.164 ns )                    ; HB:I_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.918 ns               ;
; N/A                                     ; 89.66 MHz ( period = 11.153 ns )                    ; HB:I_HB|input_pipeline_phase0[2][8]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.664 ns               ;
; N/A                                     ; 89.88 MHz ( period = 11.126 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.785 ns               ;
; N/A                                     ; 89.98 MHz ( period = 11.114 ns )                    ; HB:I_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.625 ns               ;
; N/A                                     ; 89.99 MHz ( period = 11.112 ns )                    ; HB:I_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.623 ns               ;
; N/A                                     ; 90.16 MHz ( period = 11.092 ns )                    ; HB:I_HB|input_pipeline_phase0[2][10]                                                                                             ; HB:I_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.603 ns               ;
; N/A                                     ; 90.22 MHz ( period = 11.084 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.840 ns               ;
; N/A                                     ; 90.75 MHz ( period = 11.019 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.775 ns               ;
; N/A                                     ; 91.29 MHz ( period = 10.954 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][8]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.710 ns               ;
; N/A                                     ; 91.38 MHz ( period = 10.943 ns )                    ; HB:I_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[11]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.454 ns               ;
; N/A                                     ; 91.39 MHz ( period = 10.942 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.698 ns               ;
; N/A                                     ; 91.43 MHz ( period = 10.937 ns )                    ; HB:I_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.691 ns               ;
; N/A                                     ; 91.65 MHz ( period = 10.911 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.667 ns               ;
; N/A                                     ; 91.96 MHz ( period = 10.874 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.533 ns               ;
; N/A                                     ; 91.96 MHz ( period = 10.874 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.630 ns               ;
; N/A                                     ; 92.21 MHz ( period = 10.845 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.601 ns               ;
; N/A                                     ; 92.38 MHz ( period = 10.825 ns )                    ; HB:I_HB|input_pipeline_phase0[2][11]                                                                                             ; HB:I_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.336 ns               ;
; N/A                                     ; 92.62 MHz ( period = 10.797 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.456 ns               ;
; N/A                                     ; 92.64 MHz ( period = 10.795 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.454 ns               ;
; N/A                                     ; 92.71 MHz ( period = 10.786 ns )                    ; HB:I_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.297 ns               ;
; N/A                                     ; 92.95 MHz ( period = 10.759 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][10]                                                                                             ; HB:Q_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.515 ns               ;
; N/A                                     ; 93.15 MHz ( period = 10.735 ns )                    ; HB:I_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.489 ns               ;
; N/A                                     ; 93.16 MHz ( period = 10.734 ns )                    ; HB:I_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.488 ns               ;
; N/A                                     ; 93.26 MHz ( period = 10.723 ns )                    ; HB:I_HB|input_pipeline_phase0[2][8]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.234 ns               ;
; N/A                                     ; 93.27 MHz ( period = 10.721 ns )                    ; HB:I_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.232 ns               ;
; N/A                                     ; 93.45 MHz ( period = 10.701 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.360 ns               ;
; N/A                                     ; 93.61 MHz ( period = 10.683 ns )                    ; HB:I_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.437 ns               ;
; N/A                                     ; 93.62 MHz ( period = 10.682 ns )                    ; HB:I_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.193 ns               ;
; N/A                                     ; 93.65 MHz ( period = 10.678 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][11]                                                                                             ; HB:Q_HB|product_pipeline_phase0_4[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.434 ns               ;
; N/A                                     ; 93.79 MHz ( period = 10.662 ns )                    ; HB:I_HB|input_pipeline_phase0[2][10]                                                                                             ; HB:I_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.173 ns               ;
; N/A                                     ; 93.90 MHz ( period = 10.650 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.406 ns               ;
; N/A                                     ; 94.30 MHz ( period = 10.605 ns )                    ; HB:I_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.116 ns               ;
; N/A                                     ; 95.17 MHz ( period = 10.508 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.264 ns               ;
; N/A                                     ; 95.43 MHz ( period = 10.479 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[12]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.235 ns               ;
; N/A                                     ; 95.75 MHz ( period = 10.444 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.103 ns               ;
; N/A                                     ; 95.92 MHz ( period = 10.425 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.181 ns               ;
; N/A                                     ; 96.48 MHz ( period = 10.365 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.024 ns               ;
; N/A                                     ; 96.50 MHz ( period = 10.363 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.022 ns               ;
; N/A                                     ; 96.56 MHz ( period = 10.356 ns )                    ; HB:I_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.867 ns                ;
; N/A                                     ; 96.90 MHz ( period = 10.320 ns )                    ; HB:I_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.074 ns               ;
; N/A                                     ; 97.06 MHz ( period = 10.303 ns )                    ; HB:I_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[12]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.057 ns               ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; HB:I_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.054 ns               ;
; N/A                                     ; 97.38 MHz ( period = 10.269 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[12]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.928 ns                ;
; N/A                                     ; 97.52 MHz ( period = 10.254 ns )                    ; HB:I_HB|input_pipeline_phase0[2][11]                                                                                             ; HB:I_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.765 ns                ;
; N/A                                     ; 97.58 MHz ( period = 10.248 ns )                    ; HB:I_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.759 ns                ;
; N/A                                     ; 97.60 MHz ( period = 10.246 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][11]                                                                                             ; HB:Q_HB|product_pipeline_phase0_4[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 10.002 ns               ;
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.976 ns                ;
; N/A                                     ; 97.90 MHz ( period = 10.214 ns )                    ; HB:I_HB|input_pipeline_phase0[2][8]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.725 ns                ;
; N/A                                     ; 98.38 MHz ( period = 10.165 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.921 ns                ;
; N/A                                     ; 98.48 MHz ( period = 10.154 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][8]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.910 ns                ;
; N/A                                     ; 98.49 MHz ( period = 10.153 ns )                    ; HB:I_HB|input_pipeline_phase0[2][10]                                                                                             ; HB:I_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.664 ns                ;
; N/A                                     ; 98.97 MHz ( period = 10.104 ns )                    ; HB:I_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.615 ns                ;
; N/A                                     ; 99.23 MHz ( period = 10.078 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.834 ns                ;
; N/A                                     ; 99.34 MHz ( period = 10.066 ns )                    ; HB:I_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.820 ns                ;
; N/A                                     ; 100.09 MHz ( period = 9.991 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.747 ns                ;
; N/A                                     ; 100.12 MHz ( period = 9.988 ns )                    ; HB:I_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.499 ns                ;
; N/A                                     ; 100.23 MHz ( period = 9.977 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[11]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.733 ns                ;
; N/A                                     ; 100.41 MHz ( period = 9.959 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][10]                                                                                             ; HB:Q_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.715 ns                ;
; N/A                                     ; 100.67 MHz ( period = 9.933 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.592 ns                ;
; N/A                                     ; 101.26 MHz ( period = 9.876 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.535 ns                ;
; N/A                                     ; 101.34 MHz ( period = 9.868 ns )                    ; HB:I_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[12]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.622 ns                ;
; N/A                                     ; 101.87 MHz ( period = 9.816 ns )                    ; HB:I_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[12]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.327 ns                ;
; N/A                                     ; 102.07 MHz ( period = 9.797 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 102.33 MHz ( period = 9.772 ns )                    ; HB:I_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.283 ns                ;
; N/A                                     ; 102.39 MHz ( period = 9.767 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[11]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.426 ns                ;
; N/A                                     ; 102.62 MHz ( period = 9.745 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.501 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; HB:I_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[11]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.442 ns                ;
; N/A                                     ; 103.61 MHz ( period = 9.652 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][6]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 104.20 MHz ( period = 9.597 ns )                    ; HB:I_HB|input_pipeline_phase0[2][8]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.108 ns                ;
; N/A                                     ; 104.59 MHz ( period = 9.561 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.317 ns                ;
; N/A                                     ; 104.89 MHz ( period = 9.534 ns )                    ; HB:I_HB|input_pipeline_phase0[2][10]                                                                                             ; HB:I_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.045 ns                ;
; N/A                                     ; 105.14 MHz ( period = 9.511 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[10]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.267 ns                ;
; N/A                                     ; 105.15 MHz ( period = 9.510 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 105.86 MHz ( period = 9.446 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][11]                                                                                             ; HB:Q_HB|product_pipeline_phase0_4[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.202 ns                ;
; N/A                                     ; 106.78 MHz ( period = 9.365 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][3]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.024 ns                ;
; N/A                                     ; 107.40 MHz ( period = 9.311 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[15]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.067 ns                ;
; N/A                                     ; 107.52 MHz ( period = 9.301 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][0]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[10]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 107.60 MHz ( period = 9.294 ns )                    ; HB:I_HB|input_register[0]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.183 ns                ;
; N/A                                     ; 107.82 MHz ( period = 9.275 ns )                    ; HB:I_HB|input_register[6]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 108.07 MHz ( period = 9.253 ns )                    ; HB:I_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[11]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 108.25 MHz ( period = 9.238 ns )                    ; HB:I_HB|input_register[4]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.142 ns                ;
; N/A                                     ; 108.67 MHz ( period = 9.202 ns )                    ; HB:I_HB|input_register[1]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.091 ns                ;
; N/A                                     ; 108.68 MHz ( period = 9.201 ns )                    ; HB:I_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[11]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.712 ns                ;
; N/A                                     ; 108.97 MHz ( period = 9.177 ns )                    ; HB:I_HB|input_register[0]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.066 ns                ;
; N/A                                     ; 109.19 MHz ( period = 9.158 ns )                    ; HB:I_HB|input_register[6]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.062 ns                ;
; N/A                                     ; 109.23 MHz ( period = 9.155 ns )                    ; HB:I_HB|input_register[5]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.059 ns                ;
; N/A                                     ; 109.64 MHz ( period = 9.121 ns )                    ; HB:I_HB|input_register[4]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 9.025 ns                ;
; N/A                                     ; 110.07 MHz ( period = 9.085 ns )                    ; HB:I_HB|input_register[1]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.974 ns                ;
; N/A                                     ; 110.64 MHz ( period = 9.038 ns )                    ; HB:I_HB|input_register[5]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.942 ns                ;
; N/A                                     ; 111.07 MHz ( period = 9.003 ns )                    ; HB:I_HB|input_register[0]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.892 ns                ;
; N/A                                     ; 111.20 MHz ( period = 8.993 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][7]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[13]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.749 ns                ;
; N/A                                     ; 111.28 MHz ( period = 8.986 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][1]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[12]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.645 ns                ;
; N/A                                     ; 111.31 MHz ( period = 8.984 ns )                    ; HB:I_HB|input_register[6]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 111.43 MHz ( period = 8.974 ns )                    ; HB:I_HB|input_register[2]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.863 ns                ;
; N/A                                     ; 111.77 MHz ( period = 8.947 ns )                    ; HB:I_HB|input_register[4]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.851 ns                ;
; N/A                                     ; 111.79 MHz ( period = 8.945 ns )                    ; HB:Q_HB|input_register[5]                                                                                                        ; HB:Q_HB|product_pipeline_phase0_1[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.734 ns                ;
; N/A                                     ; 112.22 MHz ( period = 8.911 ns )                    ; HB:I_HB|input_register[1]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.800 ns                ;
; N/A                                     ; 112.60 MHz ( period = 8.881 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][9]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[14]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.637 ns                ;
; N/A                                     ; 112.70 MHz ( period = 8.873 ns )                    ; HB:I_HB|input_pipeline_phase0[2][4]                                                                                              ; HB:I_HB|product_pipeline_phase0_4[10]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.384 ns                ;
; N/A                                     ; 112.82 MHz ( period = 8.864 ns )                    ; HB:I_HB|input_register[5]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.768 ns                ;
; N/A                                     ; 112.83 MHz ( period = 8.863 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.624 ns                ;
; N/A                                     ; 112.91 MHz ( period = 8.857 ns )                    ; HB:I_HB|input_register[2]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 113.15 MHz ( period = 8.838 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][5]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[12]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 113.22 MHz ( period = 8.832 ns )                    ; HB:I_HB|input_register[7]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.736 ns                ;
; N/A                                     ; 113.26 MHz ( period = 8.829 ns )                    ; HB:Q_HB|input_register[5]                                                                                                        ; HB:Q_HB|product_pipeline_phase0_1[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.618 ns                ;
; N/A                                     ; 113.43 MHz ( period = 8.816 ns )                    ; HB:I_HB|input_pipeline_phase0[1][12]                                                                                             ; HB:I_HB|product_pipeline_phase0_3[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.561 ns                ;
; N/A                                     ; 113.86 MHz ( period = 8.783 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.544 ns                ;
; N/A                                     ; 114.04 MHz ( period = 8.769 ns )                    ; HB:Q_HB|input_register[0]                                                                                                        ; HB:Q_HB|product_pipeline_phase0_1[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.606 ns                ;
; N/A                                     ; 114.47 MHz ( period = 8.736 ns )                    ; HB:I_HB|input_pipeline_phase0[1][12]                                                                                             ; HB:I_HB|product_pipeline_phase0_3[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.481 ns                ;
; N/A                                     ; 114.74 MHz ( period = 8.715 ns )                    ; HB:I_HB|input_register[7]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.619 ns                ;
; N/A                                     ; 114.90 MHz ( period = 8.703 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.464 ns                ;
; N/A                                     ; 115.17 MHz ( period = 8.683 ns )                    ; HB:I_HB|input_register[2]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.572 ns                ;
; N/A                                     ; 115.30 MHz ( period = 8.673 ns )                    ; HB:Q_HB|input_register[1]                                                                                                        ; HB:Q_HB|product_pipeline_phase0_1[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.510 ns                ;
; N/A                                     ; 115.46 MHz ( period = 8.661 ns )                    ; HB:Q_HB|input_register[0]                                                                                                        ; HB:Q_HB|product_pipeline_phase0_1[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.498 ns                ;
; N/A                                     ; 115.54 MHz ( period = 8.655 ns )                    ; HB:Q_HB|input_register[5]                                                                                                        ; HB:Q_HB|product_pipeline_phase0_1[17]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.444 ns                ;
; N/A                                     ; 115.97 MHz ( period = 8.623 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.384 ns                ;
; N/A                                     ; 116.18 MHz ( period = 8.607 ns )                    ; HB:Q_HB|input_register[4]                                                                                                        ; HB:Q_HB|product_pipeline_phase0_1[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.396 ns                ;
; N/A                                     ; 116.29 MHz ( period = 8.599 ns )                    ; HB:Q_HB|input_register[2]                                                                                                        ; HB:Q_HB|product_pipeline_phase0_1[19]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 116.55 MHz ( period = 8.580 ns )                    ; HB:I_HB|input_register[0]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.469 ns                ;
; N/A                                     ; 116.81 MHz ( period = 8.561 ns )                    ; HB:I_HB|input_register[6]                                                                                                        ; HB:I_HB|product_pipeline_phase0_1[16]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.465 ns                ;
; N/A                                     ; 116.86 MHz ( period = 8.557 ns )                    ; HB:Q_HB|input_register[1]                                                                                                        ; HB:Q_HB|product_pipeline_phase0_1[18]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.394 ns                ;
; N/A                                     ; 116.88 MHz ( period = 8.556 ns )                    ; HB:Q_HB|input_pipeline_phase0[2][2]                                                                                              ; HB:Q_HB|product_pipeline_phase0_4[12]                                                                                            ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 8.215 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                         ;
+-------+----------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                     ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 249.56 MHz ( period = 4.007 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[28]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.761 ns                ;
; N/A   ; 250.50 MHz ( period = 3.992 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[29]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.738 ns                ;
; N/A   ; 255.04 MHz ( period = 3.921 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[0]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.665 ns                ;
; N/A   ; 255.04 MHz ( period = 3.921 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[1]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.665 ns                ;
; N/A   ; 255.04 MHz ( period = 3.921 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[27]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.665 ns                ;
; N/A   ; 255.04 MHz ( period = 3.921 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[11]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.665 ns                ;
; N/A   ; 255.04 MHz ( period = 3.921 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[10]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.665 ns                ;
; N/A   ; 255.04 MHz ( period = 3.921 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[5]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.665 ns                ;
; N/A   ; 255.04 MHz ( period = 3.921 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[2]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.665 ns                ;
; N/A   ; 260.69 MHz ( period = 3.836 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.591 ns                ;
; N/A   ; 261.10 MHz ( period = 3.830 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[28]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.584 ns                ;
; N/A   ; 262.12 MHz ( period = 3.815 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[29]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.561 ns                ;
; N/A   ; 262.81 MHz ( period = 3.805 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.558 ns                ;
; N/A   ; 267.09 MHz ( period = 3.744 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[0]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.488 ns                ;
; N/A   ; 267.09 MHz ( period = 3.744 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[1]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.488 ns                ;
; N/A   ; 267.09 MHz ( period = 3.744 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[27]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.488 ns                ;
; N/A   ; 267.09 MHz ( period = 3.744 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[11]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.488 ns                ;
; N/A   ; 267.09 MHz ( period = 3.744 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[10]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.488 ns                ;
; N/A   ; 267.09 MHz ( period = 3.744 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[5]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.488 ns                ;
; N/A   ; 267.09 MHz ( period = 3.744 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[2]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.488 ns                ;
; N/A   ; 267.24 MHz ( period = 3.742 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.479 ns                ;
; N/A   ; 267.95 MHz ( period = 3.732 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.491 ns                ;
; N/A   ; 273.30 MHz ( period = 3.659 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.414 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; SPI_REGS:spi_regs|CS_ph2     ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.403 ns                ;
; N/A   ; 275.18 MHz ( period = 3.634 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[24]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.378 ns                ;
; N/A   ; 275.18 MHz ( period = 3.634 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[23]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.378 ns                ;
; N/A   ; 275.18 MHz ( period = 3.634 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[18]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.378 ns                ;
; N/A   ; 275.18 MHz ( period = 3.634 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[17]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.378 ns                ;
; N/A   ; 275.18 MHz ( period = 3.634 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[16]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.378 ns                ;
; N/A   ; 275.18 MHz ( period = 3.634 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[14]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.378 ns                ;
; N/A   ; 275.18 MHz ( period = 3.634 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[13]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.378 ns                ;
; N/A   ; 275.63 MHz ( period = 3.628 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.381 ns                ;
; N/A   ; 280.50 MHz ( period = 3.565 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.302 ns                ;
; N/A   ; 281.29 MHz ( period = 3.555 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.314 ns                ;
; N/A   ; 289.27 MHz ( period = 3.457 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[24]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; 289.27 MHz ( period = 3.457 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[23]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; 289.27 MHz ( period = 3.457 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[18]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; 289.27 MHz ( period = 3.457 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[17]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; 289.27 MHz ( period = 3.457 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[16]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; 289.27 MHz ( period = 3.457 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[14]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; 289.27 MHz ( period = 3.457 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[13]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.201 ns                ;
; N/A   ; 289.86 MHz ( period = 3.450 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; 289.86 MHz ( period = 3.450 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; 289.86 MHz ( period = 3.450 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; 289.86 MHz ( period = 3.450 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; 289.86 MHz ( period = 3.450 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; 289.86 MHz ( period = 3.450 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; 289.86 MHz ( period = 3.450 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; 289.86 MHz ( period = 3.450 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; 289.86 MHz ( period = 3.450 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.181 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[30]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[31]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[26]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[25]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[22]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[21]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[20]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[19]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[15]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[12]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[9]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[8]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[7]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[6]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[4]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 295.42 MHz ( period = 3.385 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[3]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.011 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.011 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.011 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.011 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.011 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.011 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.011 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.011 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.011 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[30]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[31]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[26]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[25]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[22]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[21]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[20]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[19]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[15]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[12]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[9]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[8]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[7]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[6]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[4]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 311.72 MHz ( period = 3.208 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[3]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.952 ns                ;
; N/A   ; 313.97 MHz ( period = 3.185 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 313.97 MHz ( period = 3.185 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 313.97 MHz ( period = 3.185 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 313.97 MHz ( period = 3.185 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 313.97 MHz ( period = 3.185 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 313.97 MHz ( period = 3.185 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 313.97 MHz ( period = 3.185 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 313.97 MHz ( period = 3.185 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 313.97 MHz ( period = 3.185 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 351.25 MHz ( period = 2.847 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.611 ns                ;
; N/A   ; 374.53 MHz ( period = 2.670 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.434 ns                ;
+-------+----------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SCK'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 154.51 MHz ( period = 6.472 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 6.203 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 155.74 MHz ( period = 6.421 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 155.74 MHz ( period = 6.421 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 155.74 MHz ( period = 6.421 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 155.74 MHz ( period = 6.421 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 155.74 MHz ( period = 6.421 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 155.74 MHz ( period = 6.421 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 155.74 MHz ( period = 6.421 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 157.78 MHz ( period = 6.338 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 157.78 MHz ( period = 6.338 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 157.78 MHz ( period = 6.338 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 157.78 MHz ( period = 6.338 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 157.78 MHz ( period = 6.338 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 157.78 MHz ( period = 6.338 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 157.78 MHz ( period = 6.338 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 157.78 MHz ( period = 6.338 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 157.78 MHz ( period = 6.338 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 157.78 MHz ( period = 6.338 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 157.78 MHz ( period = 6.338 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 6.069 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 158.23 MHz ( period = 6.320 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 159.06 MHz ( period = 6.287 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.744 ns                ;
; N/A                                     ; 159.06 MHz ( period = 6.287 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.744 ns                ;
; N/A                                     ; 159.06 MHz ( period = 6.287 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.744 ns                ;
; N/A                                     ; 159.06 MHz ( period = 6.287 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.744 ns                ;
; N/A                                     ; 159.06 MHz ( period = 6.287 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.744 ns                ;
; N/A                                     ; 159.06 MHz ( period = 6.287 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.744 ns                ;
; N/A                                     ; 159.06 MHz ( period = 6.287 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.744 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 161.26 MHz ( period = 6.201 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.930 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 161.71 MHz ( period = 6.184 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 164.37 MHz ( period = 6.084 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 164.37 MHz ( period = 6.084 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 164.37 MHz ( period = 6.084 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.541 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+--------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                         ; To Clock ;
+-------+--------------+------------+--------+----------------------------+----------+
; N/A   ; None         ; 7.324 ns   ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.324 ns   ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.298 ns   ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.298 ns   ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.298 ns   ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.298 ns   ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.298 ns   ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.298 ns   ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.298 ns   ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.899 ns   ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.899 ns   ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.899 ns   ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.899 ns   ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.899 ns   ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.899 ns   ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.899 ns   ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.671 ns   ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A   ; None         ; 5.285 ns   ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A   ; None         ; 5.193 ns   ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A   ; None         ; 4.520 ns   ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A   ; None         ; 4.474 ns   ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A   ; None         ; 4.167 ns   ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A   ; None         ; 4.122 ns   ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.942 ns   ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.900 ns   ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.893 ns   ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.852 ns   ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.826 ns   ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A   ; None         ; 3.803 ns   ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A   ; None         ; 3.796 ns   ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.753 ns   ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.579 ns   ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.566 ns   ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.547 ns   ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.536 ns   ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.516 ns   ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.254 ns   ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.124 ns   ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
+-------+--------------+------------+--------+----------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 13.680 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.679 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 12.613 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 12.353 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 12.297 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 12.293 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 12.093 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 12.039 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.994 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.944 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.919 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.907 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.857 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.801 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.777 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.732 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.721 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.697 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.669 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.605 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.604 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.570 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.565 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.563 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.562 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.520 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.516 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.505 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.504 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.477 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.460 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.414 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.370 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.366 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.348 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.342 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.323 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.244 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.218 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.216 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 11.180 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.174 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.162 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.093 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.080 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.079 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.016 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.995 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.991 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.989 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.986 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.858 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.850 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.798 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.778 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.716 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.626 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.571 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.561 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.555 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.529 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.476 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.452 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.366 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.363 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.356 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.338 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.327 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.259 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.143 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.129 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.085 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.081 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.043 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.882 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.870 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.832 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.805 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.673 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.665 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 8.975 ns   ; FD[0]~reg0                                                                                                                       ; FD[0]  ; IFCLK      ;
; N/A   ; None         ; 8.920 ns   ; FD[9]~reg0                                                                                                                       ; FD[9]  ; IFCLK      ;
; N/A   ; None         ; 8.697 ns   ; FD[8]~reg0                                                                                                                       ; FD[8]  ; IFCLK      ;
; N/A   ; None         ; 8.587 ns   ; FD[10]~reg0                                                                                                                      ; FD[10] ; IFCLK      ;
; N/A   ; None         ; 8.420 ns   ; FD[12]~reg0                                                                                                                      ; FD[12] ; IFCLK      ;
; N/A   ; None         ; 8.406 ns   ; FD[4]~reg0                                                                                                                       ; FD[4]  ; IFCLK      ;
; N/A   ; None         ; 8.257 ns   ; WRITE_FX2FIFO                                                                                                                    ; SLWR   ; IFCLK      ;
; N/A   ; None         ; 8.249 ns   ; FD[13]~reg0                                                                                                                      ; FD[13] ; IFCLK      ;
; N/A   ; None         ; 8.248 ns   ; FD[5]~reg0                                                                                                                       ; FD[5]  ; IFCLK      ;
; N/A   ; None         ; 8.218 ns   ; FD[7]~reg0                                                                                                                       ; FD[7]  ; IFCLK      ;
; N/A   ; None         ; 8.169 ns   ; FD[3]~reg0                                                                                                                       ; FD[3]  ; IFCLK      ;
; N/A   ; None         ; 8.141 ns   ; FD[11]~reg0                                                                                                                      ; FD[11] ; IFCLK      ;
; N/A   ; None         ; 8.114 ns   ; FD[1]~reg0                                                                                                                       ; FD[1]  ; IFCLK      ;
; N/A   ; None         ; 7.898 ns   ; FD[2]~reg0                                                                                                                       ; FD[2]  ; IFCLK      ;
; N/A   ; None         ; 7.891 ns   ; FD[15]~reg0                                                                                                                      ; FD[15] ; IFCLK      ;
; N/A   ; None         ; 7.886 ns   ; FD[6]~reg0                                                                                                                       ; FD[6]  ; IFCLK      ;
; N/A   ; None         ; 7.875 ns   ; FD[14]~reg0                                                                                                                      ; FD[14] ; IFCLK      ;
; N/A   ; None         ; 7.318 ns   ; SPI_REGS:spi_regs|sdata[31]                                                                                                      ; SO     ; SCK        ;
; N/A   ; None         ; 7.214 ns   ; SPI_REGS:spi_regs|sRd                                                                                                            ; SO     ; SCK        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 10.112 ns       ; FLAGB ; GPIO6 ;
; N/A   ; None              ; 9.947 ns        ; FLAGC ; GPIO7 ;
; N/A   ; None              ; 9.847 ns        ; FLAGA ; GPIO5 ;
+-------+-------------------+-----------------+-------+-------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                         ; To Clock ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; N/A           ; None        ; -2.876 ns ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.006 ns ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.268 ns ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.288 ns ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.299 ns ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.318 ns ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.331 ns ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.505 ns ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.548 ns ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.555 ns ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A           ; None        ; -3.578 ns ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A           ; None        ; -3.604 ns ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.645 ns ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.652 ns ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.694 ns ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.874 ns ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.919 ns ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A           ; None        ; -4.226 ns ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A           ; None        ; -4.272 ns ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A           ; None        ; -4.945 ns ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A           ; None        ; -5.037 ns ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A           ; None        ; -6.423 ns ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A           ; None        ; -6.651 ns ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.651 ns ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.651 ns ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.651 ns ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.651 ns ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.651 ns ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.651 ns ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.050 ns ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.050 ns ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.050 ns ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.050 ns ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.050 ns ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.050 ns ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.050 ns ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.076 ns ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.076 ns ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
+---------------+-------------+-----------+--------+----------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe13|dffe14a ; dcfifo_ncb1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_ncb1 ; Node named previous_wrfull removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Sep 20 11:18:05 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
    Info: Assuming node "ENC_CLK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
    Info: Assuming node "SCK" is an undefined clock
Info: Clock "IFCLK" has Internal fmax of 123.08 MHz between source register "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8]" and destination register "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]" (period= 8.125 ns)
    Info: + Longest register to register delay is 7.876 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N3; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8]'
        Info: 2: + IC(1.641 ns) + CELL(0.541 ns) = 2.182 ns; Loc. = LCCOMB_X9_Y10_N6; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73'
        Info: 3: + IC(0.312 ns) + CELL(0.544 ns) = 3.038 ns; Loc. = LCCOMB_X9_Y10_N4; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~74'
        Info: 4: + IC(0.293 ns) + CELL(0.322 ns) = 3.653 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 6; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0'
        Info: 5: + IC(1.543 ns) + CELL(0.177 ns) = 5.373 ns; Loc. = LCCOMB_X15_Y6_N30; Fanout = 26; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|valid_rdreq'
        Info: 6: + IC(1.745 ns) + CELL(0.758 ns) = 7.876 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]'
        Info: Total cell delay = 2.342 ns ( 29.74 % )
        Info: Total interconnect delay = 5.534 ns ( 70.26 % )
    Info: - Smallest clock skew is -0.010 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 2.547 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.759 ns) + CELL(0.602 ns) = 2.547 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]'
            Info: Total cell delay = 1.658 ns ( 65.10 % )
            Info: Total interconnect delay = 0.889 ns ( 34.90 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.557 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.769 ns) + CELL(0.602 ns) = 2.557 ns; Loc. = LCFF_X9_Y10_N3; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8]'
            Info: Total cell delay = 1.658 ns ( 64.84 % )
            Info: Total interconnect delay = 0.899 ns ( 35.16 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "ENC_CLK" has Internal fmax of 72.86 MHz between source register "HB:I_HB|input_pipeline_phase0[2][4]" and destination register "HB:I_HB|product_pipeline_phase0_4[19]" (period= 13.725 ns)
    Info: + Longest register to register delay is 13.236 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y3_N13; Fanout = 10; REG Node = 'HB:I_HB|input_pipeline_phase0[2][4]'
        Info: 2: + IC(1.665 ns) + CELL(0.495 ns) = 2.160 ns; Loc. = LCCOMB_X10_Y3_N12; Fanout = 2; COMB Node = 'HB:I_HB|Add13~161'
        Info: 3: + IC(0.000 ns) + CELL(0.174 ns) = 2.334 ns; Loc. = LCCOMB_X10_Y3_N14; Fanout = 2; COMB Node = 'HB:I_HB|Add13~163'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.414 ns; Loc. = LCCOMB_X10_Y3_N16; Fanout = 2; COMB Node = 'HB:I_HB|Add13~165'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.494 ns; Loc. = LCCOMB_X10_Y3_N18; Fanout = 2; COMB Node = 'HB:I_HB|Add13~167'
        Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 2.952 ns; Loc. = LCCOMB_X10_Y3_N20; Fanout = 2; COMB Node = 'HB:I_HB|Add13~168'
        Info: 7: + IC(3.950 ns) + CELL(0.517 ns) = 7.419 ns; Loc. = LCCOMB_X9_Y3_N20; Fanout = 2; COMB Node = 'HB:I_HB|Add14~310'
        Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 7.877 ns; Loc. = LCCOMB_X9_Y3_N22; Fanout = 2; COMB Node = 'HB:I_HB|Add14~311'
        Info: 9: + IC(0.813 ns) + CELL(0.495 ns) = 9.185 ns; Loc. = LCCOMB_X8_Y3_N22; Fanout = 2; COMB Node = 'HB:I_HB|Add15~268'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 9.643 ns; Loc. = LCCOMB_X8_Y3_N24; Fanout = 2; COMB Node = 'HB:I_HB|Add15~269'
        Info: 11: + IC(0.870 ns) + CELL(0.517 ns) = 11.030 ns; Loc. = LCCOMB_X8_Y1_N12; Fanout = 2; COMB Node = 'HB:I_HB|Add16~384'
        Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.488 ns; Loc. = LCCOMB_X8_Y1_N14; Fanout = 2; COMB Node = 'HB:I_HB|Add16~385'
        Info: 13: + IC(0.494 ns) + CELL(0.620 ns) = 12.602 ns; Loc. = LCCOMB_X9_Y1_N14; Fanout = 2; COMB Node = 'HB:I_HB|product_pipeline_phase0_4[17]~140'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 12.682 ns; Loc. = LCCOMB_X9_Y1_N16; Fanout = 1; COMB Node = 'HB:I_HB|product_pipeline_phase0_4[18]~141'
        Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 13.140 ns; Loc. = LCCOMB_X9_Y1_N18; Fanout = 1; COMB Node = 'HB:I_HB|product_pipeline_phase0_4[19]~121'
        Info: 16: + IC(0.000 ns) + CELL(0.096 ns) = 13.236 ns; Loc. = LCFF_X9_Y1_N19; Fanout = 1; REG Node = 'HB:I_HB|product_pipeline_phase0_4[19]'
        Info: Total cell delay = 5.444 ns ( 41.13 % )
        Info: Total interconnect delay = 7.792 ns ( 58.87 % )
    Info: - Smallest clock skew is -0.250 ns
        Info: + Shortest clock path from clock "ENC_CLK" to destination register is 4.097 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 4100; CLK Node = 'ENC_CLK'
            Info: 2: + IC(2.561 ns) + CELL(0.602 ns) = 4.097 ns; Loc. = LCFF_X9_Y1_N19; Fanout = 1; REG Node = 'HB:I_HB|product_pipeline_phase0_4[19]'
            Info: Total cell delay = 1.536 ns ( 37.49 % )
            Info: Total interconnect delay = 2.561 ns ( 62.51 % )
        Info: - Longest clock path from clock "ENC_CLK" to source register is 4.347 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 4100; CLK Node = 'ENC_CLK'
            Info: 2: + IC(2.811 ns) + CELL(0.602 ns) = 4.347 ns; Loc. = LCFF_X10_Y3_N13; Fanout = 10; REG Node = 'HB:I_HB|input_pipeline_phase0[2][4]'
            Info: Total cell delay = 1.536 ns ( 35.33 % )
            Info: Total interconnect delay = 2.811 ns ( 64.67 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "FX2_CLK" has Internal fmax of 249.56 MHz between source register "SPI_REGS:spi_regs|CS_ph1" and destination register "RegisterX:optionreg|OUT[28]" (period= 4.007 ns)
    Info: + Longest register to register delay is 3.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N23; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.358 ns) + CELL(0.177 ns) = 0.535 ns; Loc. = LCCOMB_X2_Y11_N0; Fanout = 2; COMB Node = 'RegisterX:optionreg|always0~57'
        Info: 3: + IC(1.390 ns) + CELL(0.178 ns) = 2.103 ns; Loc. = LCCOMB_X2_Y5_N8; Fanout = 32; COMB Node = 'RegisterX:optionreg|always0~58'
        Info: 4: + IC(0.900 ns) + CELL(0.758 ns) = 3.761 ns; Loc. = LCFF_X1_Y1_N31; Fanout = 1; REG Node = 'RegisterX:optionreg|OUT[28]'
        Info: Total cell delay = 1.113 ns ( 29.59 % )
        Info: Total interconnect delay = 2.648 ns ( 70.41 % )
    Info: - Smallest clock skew is -0.007 ns
        Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.567 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
            Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'
            Info: 3: + IC(0.767 ns) + CELL(0.602 ns) = 2.567 ns; Loc. = LCFF_X1_Y1_N31; Fanout = 1; REG Node = 'RegisterX:optionreg|OUT[28]'
            Info: Total cell delay = 1.668 ns ( 64.98 % )
            Info: Total interconnect delay = 0.899 ns ( 35.02 % )
        Info: - Longest clock path from clock "FX2_CLK" to source register is 2.574 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
            Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'
            Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.574 ns; Loc. = LCFF_X2_Y11_N23; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
            Info: Total cell delay = 1.668 ns ( 64.80 % )
            Info: Total interconnect delay = 0.906 ns ( 35.20 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "SCK" has Internal fmax of 154.11 MHz between source register "SPI_REGS:spi_regs|BitCounter[30]" and destination register "SPI_REGS:spi_regs|sdata[0]" (period= 6.489 ns)
    Info: + Longest register to register delay is 6.220 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N29; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[30]'
        Info: 2: + IC(0.885 ns) + CELL(0.322 ns) = 1.207 ns; Loc. = LCCOMB_X2_Y12_N6; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~318'
        Info: 3: + IC(0.869 ns) + CELL(0.512 ns) = 2.588 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 2; COMB Node = 'SPI_REGS:spi_regs|Equal0~322'
        Info: 4: + IC(0.304 ns) + CELL(0.178 ns) = 3.070 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 3; COMB Node = 'SPI_REGS:spi_regs|Equal0~326'
        Info: 5: + IC(0.302 ns) + CELL(0.178 ns) = 3.550 ns; Loc. = LCCOMB_X1_Y11_N18; Fanout = 34; COMB Node = 'SPI_REGS:spi_regs|always2~0'
        Info: 6: + IC(0.835 ns) + CELL(0.177 ns) = 4.562 ns; Loc. = LCCOMB_X2_Y11_N8; Fanout = 31; COMB Node = 'SPI_REGS:spi_regs|sdata[17]~9856'
        Info: 7: + IC(1.078 ns) + CELL(0.580 ns) = 6.220 ns; Loc. = LCFF_X3_Y11_N25; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 1.947 ns ( 31.30 % )
        Info: Total interconnect delay = 4.273 ns ( 68.70 % )
    Info: - Smallest clock skew is -0.030 ns
        Info: + Shortest clock path from clock "SCK" to destination register is 2.616 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.090 ns) + CELL(0.602 ns) = 2.616 ns; Loc. = LCFF_X3_Y11_N25; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|sdata[0]'
            Info: Total cell delay = 1.526 ns ( 58.33 % )
            Info: Total interconnect delay = 1.090 ns ( 41.67 % )
        Info: - Longest clock path from clock "SCK" to source register is 2.646 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.120 ns) + CELL(0.602 ns) = 2.646 ns; Loc. = LCFF_X1_Y12_N29; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[30]'
            Info: Total cell delay = 1.526 ns ( 57.67 % )
            Info: Total interconnect delay = 1.120 ns ( 42.33 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "FD[1]~reg0" (data pin = "FLAGB", clock pin = "IFCLK") is 7.324 ns
    Info: + Longest pin to register delay is 9.902 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
        Info: 2: + IC(6.380 ns) + CELL(0.512 ns) = 7.795 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 2; COMB Node = 'FD[13]~590'
        Info: 3: + IC(0.297 ns) + CELL(0.177 ns) = 8.269 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 16; COMB Node = 'FD[13]~591'
        Info: 4: + IC(0.875 ns) + CELL(0.758 ns) = 9.902 ns; Loc. = LCFF_X21_Y6_N11; Fanout = 1; REG Node = 'FD[1]~reg0'
        Info: Total cell delay = 2.350 ns ( 23.73 % )
        Info: Total interconnect delay = 7.552 ns ( 76.27 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.540 ns
        Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.752 ns) + CELL(0.602 ns) = 2.540 ns; Loc. = LCFF_X21_Y6_N11; Fanout = 1; REG Node = 'FD[1]~reg0'
        Info: Total cell delay = 1.658 ns ( 65.28 % )
        Info: Total interconnect delay = 0.882 ns ( 34.72 % )
Info: tco from clock "ENC_CLK" to destination pin "GPIO2" through register "tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]" is 13.680 ns
    Info: + Longest clock path from clock "ENC_CLK" to source register is 3.896 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 4100; CLK Node = 'ENC_CLK'
        Info: 2: + IC(2.360 ns) + CELL(0.602 ns) = 3.896 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]'
        Info: Total cell delay = 1.536 ns ( 39.43 % )
        Info: Total interconnect delay = 2.360 ns ( 60.57 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 9.507 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y1_N17; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]'
        Info: 2: + IC(4.080 ns) + CELL(0.178 ns) = 4.258 ns; Loc. = LCCOMB_X8_Y6_N18; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~64'
        Info: 3: + IC(0.295 ns) + CELL(0.491 ns) = 5.044 ns; Loc. = LCCOMB_X8_Y6_N30; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 4: + IC(1.397 ns) + CELL(3.066 ns) = 9.507 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'
        Info: Total cell delay = 3.735 ns ( 39.29 % )
        Info: Total interconnect delay = 5.772 ns ( 60.71 % )
Info: Longest tpd from source pin "FLAGB" to destination pin "GPIO6" is 10.112 ns
    Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
    Info: 2: + IC(6.173 ns) + CELL(3.036 ns) = 10.112 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'
    Info: Total cell delay = 3.939 ns ( 38.95 % )
    Info: Total interconnect delay = 6.173 ns ( 61.05 % )
Info: th for register "ADC[0]" (data pin = "DA[0]", clock pin = "ENC_CLK") is -2.876 ns
    Info: + Longest clock path from clock "ENC_CLK" to destination register is 3.628 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 4100; CLK Node = 'ENC_CLK'
        Info: 2: + IC(2.092 ns) + CELL(0.602 ns) = 3.628 ns; Loc. = LCFF_X13_Y11_N23; Fanout = 2; REG Node = 'ADC[0]'
        Info: Total cell delay = 1.536 ns ( 42.34 % )
        Info: Total interconnect delay = 2.092 ns ( 57.66 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_180; Fanout = 1; PIN Node = 'DA[0]'
        Info: 2: + IC(5.464 ns) + CELL(0.413 ns) = 6.790 ns; Loc. = LCFF_X13_Y11_N23; Fanout = 2; REG Node = 'ADC[0]'
        Info: Total cell delay = 1.326 ns ( 19.53 % )
        Info: Total interconnect delay = 5.464 ns ( 80.47 % )
Warning: No matching clocks have timing constraints
Warning: No matching clocks have timing constraints
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Processing ended: Wed Sep 20 11:18:10 2006
    Info: Elapsed time: 00:00:06


