{"Source Block": ["oh/elink/hdl/esaxi.v@428:454@HdlStmProcess", "\t       emwr_dstaddr_reg[1:0] <= 2'd3;\n\t    end\n       end // else: !if(~s_axi_aresetn)\n\n//Pipeline stage\n always @( posedge s_axi_aclk ) \n     if (~s_axi_aresetn)\n       begin\n\t  emwr_srcaddr[31:0]  <= 32'd0;\t \n          emwr_data[31:0]     <= 32'd0;\t  \n          emwr_dstaddr[31:0]  <= 32'd0;\t \n\t  emwr_ctrlmode[3:0]  <= 4'd0;\n          emwr_datamode[1:0]  <= 2'd0;\n       end\n     else\n       begin\n          emwr_srcaddr[31:0]  <= 32'b0;\t  \n          emwr_data[31:0]     <= emwr_data_reg[31:0];\t  \n          emwr_dstaddr[31:0]  <= emwr_dstaddr_reg[31:0];\t  \n\t  emwr_ctrlmode[3:0]  <= emwr_ctrlmode_reg[3:0];\t  \n          emwr_datamode[1:0]  <= emwr_datamode_reg[1:0];\t  \n       end // else: !if(~s_axi_aresetn)\n\n   assign emwr_access=emwr_access_all & ~(emwr_dstaddr[31:20]==elinkid[11:0]);\n   \n   \n   //###################################################\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[433, " always @( posedge s_axi_aclk ) \n"], [436, "\t  emwr_srcaddr[31:0]  <= 32'd0;\t \n"], [437, "          emwr_data[31:0]     <= 32'd0;\t  \n"], [438, "          emwr_dstaddr[31:0]  <= 32'd0;\t \n"], [439, "\t  emwr_ctrlmode[3:0]  <= 4'd0;\n"], [440, "          emwr_datamode[1:0]  <= 2'd0;\n"], [444, "          emwr_srcaddr[31:0]  <= 32'b0;\t  \n"], [445, "          emwr_data[31:0]     <= emwr_data_reg[31:0];\t  \n"], [446, "          emwr_dstaddr[31:0]  <= emwr_dstaddr_reg[31:0];\t  \n"], [447, "\t  emwr_ctrlmode[3:0]  <= emwr_ctrlmode_reg[3:0];\t  \n"], [448, "          emwr_datamode[1:0]  <= emwr_datamode_reg[1:0];\t  \n"]], "Add": [[433, "   always @( posedge s_axi_aclk ) \n"], [440, "          txwr_data[31:0]     <= 32'd0;\t  \n"], [440, "          txwr_dstaddr[31:0]  <= 32'd0;\t \n"], [440, "          txwr_datamode[1:0]  <= 2'd0;\n"], [448, "          txwr_data[31:0]     <= txwr_data_reg[31:0];\t  \n"], [448, "          txwr_dstaddr[31:0]  <= txwr_dstaddr_reg[31:0];\t  \n"], [448, "          txwr_datamode[1:0]  <= txwr_datamode_reg[1:0];\t  \n"]]}}