$date
	Fri Aug 07 16:04:48 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! led2_4 $end
$var wire 1 " led2_3 $end
$var wire 1 # led2_2 $end
$var wire 1 $ led2_1 $end
$var wire 1 % led1_4 $end
$var wire 1 & led1_3 $end
$var wire 1 ' led1_2 $end
$var wire 1 ( led1_1 $end
$var reg 1 ) p1_1 $end
$var reg 1 * p1_2 $end
$var reg 1 + p1_3 $end
$var reg 1 , p1_4 $end
$var reg 1 - p2_1 $end
$var reg 1 . p2_2 $end
$var reg 1 / p2_3 $end
$var reg 1 0 p2_4 $end
$var reg 1 1 p3_1 $end
$var reg 1 2 p3_2 $end
$var reg 1 3 p3_3 $end
$var reg 1 4 p3_4 $end
$var reg 1 5 p4_1 $end
$var reg 1 6 p4_2 $end
$var reg 1 7 p4_3 $end
$var reg 1 8 p4_4 $end
$var reg 1 9 p5_1 $end
$var reg 1 : p5_2 $end
$var reg 1 ; p5_3 $end
$var reg 1 < p5_4 $end
$var reg 1 = p6_1 $end
$var reg 1 > p6_2 $end
$var reg 1 ? p6_3 $end
$var reg 1 @ p6_4 $end
$var reg 1 A p7_1 $end
$var reg 1 B p7_2 $end
$var reg 1 C p7_3 $end
$var reg 1 D p7_4 $end
$scope module G1 $end
$var wire 1 ) A_1 $end
$var wire 1 - B_1 $end
$var wire 1 1 C_1 $end
$var wire 1 E NA_1 $end
$var wire 1 F NB_1 $end
$var wire 1 G NC_1 $end
$var wire 1 H P1_1 $end
$var wire 1 I P2_1 $end
$var wire 1 J P3_1 $end
$var wire 1 ( S1_1 $end
$upscope $end
$scope module G2 $end
$var wire 1 * A_2 $end
$var wire 1 . B_2 $end
$var wire 1 2 C_2 $end
$var wire 1 ' NB_2 $end
$upscope $end
$scope module G3 $end
$var wire 1 + A_3 $end
$var wire 1 / B_3 $end
$var wire 1 3 C_3 $end
$var wire 1 K NB_3 $end
$var wire 1 & S1_3 $end
$upscope $end
$scope module G4 $end
$var wire 1 , A_4 $end
$var wire 1 0 B_4 $end
$var wire 1 4 C_4 $end
$var wire 1 L NA_4 $end
$var wire 1 M NC_4 $end
$var wire 1 N P1_4 $end
$var wire 1 % S1_4 $end
$upscope $end
$scope module OP1 $end
$var wire 1 5 A_1 $end
$var wire 1 9 B_1 $end
$var wire 1 = C_1 $end
$var wire 1 A D_1 $end
$var wire 1 $ Y_1 $end
$upscope $end
$scope module OP2 $end
$var wire 1 6 A_2 $end
$var wire 1 : B_2 $end
$var wire 1 > C_2 $end
$var wire 1 B D_2 $end
$var wire 1 # Y_2 $end
$upscope $end
$scope module OP3 $end
$var wire 1 7 A_3 $end
$var wire 1 ; B_3 $end
$var wire 1 ? C_3 $end
$var wire 1 C D_3 $end
$var wire 1 " Y_3 $end
$upscope $end
$scope module OP4 $end
$var wire 1 8 A_4 $end
$var wire 1 < B_4 $end
$var wire 1 @ C_4 $end
$var wire 1 D D_4 $end
$var wire 1 ! Y_4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xN
xM
xL
xK
0J
0I
1H
1G
1F
1E
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
01
x0
x/
x.
0-
x,
x+
x*
0)
1(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0(
0H
0G
11
#2
1(
1H
1G
0F
01
1-
#3
0(
0H
0G
11
#4
1(
1J
1G
1F
0E
01
0-
1)
#5
0G
1I
11
#6
0(
0J
1G
0I
0F
01
1-
#7
1(
0G
1I
11
#10
1'
02
0.
0*
#11
12
#12
0'
02
1.
#13
12
#14
1'
02
0.
1*
#15
12
#16
0'
02
1.
#17
12
#20
1&
1K
03
0/
0+
#21
13
#22
0&
0K
03
1/
#23
1&
13
#24
1K
03
0/
1+
#25
13
#26
0&
0K
03
1/
#27
1&
13
#30
1%
1N
1M
1L
04
00
0,
#31
0%
0N
0M
14
#32
1N
1M
1%
04
10
#33
0N
0M
14
#34
1M
0%
0L
04
00
1,
#35
0M
14
#36
1M
1%
04
10
#37
0M
14
#40
1$
0A
0=
09
05
#41
0$
1A
#42
0A
1=
#43
1$
1A
#44
0$
0A
0=
19
#45
1$
1A
#46
0A
1=
#47
0$
1A
#48
0A
0=
09
15
#49
1$
1A
#50
0A
1=
#51
0$
1A
#52
1$
0A
0=
19
#53
0$
1A
#54
0A
1=
#55
1$
1A
#60
0#
0B
0>
0:
06
#61
1B
#62
0B
1>
#63
1B
#64
0B
0>
1:
#65
1#
1B
#66
0#
0B
1>
#67
1#
1B
#68
1#
0B
0>
0:
16
#69
0#
1B
#70
1#
0B
1>
#71
1B
#72
1#
0B
0>
1:
#73
1B
#74
0B
1>
#75
1B
#80
1"
0C
0?
0;
07
#81
0"
1C
#82
0C
1?
#83
1C
#84
0C
0?
1;
#85
1C
#86
0C
1?
#87
1C
#88
1"
0C
0?
0;
17
#89
1C
#90
0C
1?
#91
1C
#92
1"
0C
0?
1;
#93
1C
#94
0C
1?
#95
0"
1C
#100
0!
0D
0@
0<
08
#101
1!
1D
#102
0!
0D
1@
#103
1D
#104
1!
0D
0@
1<
#105
1D
#106
0D
1@
#107
1D
#108
0!
0D
0@
0<
18
#109
1!
1D
#110
0!
0D
1@
#111
1!
1D
#112
0D
0@
1<
#113
1D
#114
0D
1@
#115
1D
#120
