

================================================================
== Vitis HLS Report for 'WrDist'
================================================================
* Date:           Wed Dec 20 22:12:21 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_scatter_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5      |       64|       64|        17|         16|         16|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 16, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_31, i64 666, i64 207, i64 1"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_30, i64 666, i64 207, i64 1"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_29, i64 666, i64 207, i64 1"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_28, i64 666, i64 207, i64 1"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_27, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_26, i64 666, i64 207, i64 1"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_25, i64 666, i64 207, i64 1"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_24, i64 666, i64 207, i64 1"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_23, i64 666, i64 207, i64 1"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_22, i64 666, i64 207, i64 1"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_21, i64 666, i64 207, i64 1"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_20, i64 666, i64 207, i64 1"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_19, i64 666, i64 207, i64 1"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_18, i64 666, i64 207, i64 1"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_17, i64 666, i64 207, i64 1"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_16, i64 666, i64 207, i64 1"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_15, i64 666, i64 207, i64 1"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_14, i64 666, i64 207, i64 1"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_13, i64 666, i64 207, i64 1"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_12, i64 666, i64 207, i64 1"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_11, i64 666, i64 207, i64 1"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_10, i64 666, i64 207, i64 1"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_9, i64 666, i64 207, i64 1"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_8, i64 666, i64 207, i64 1"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_7, i64 666, i64 207, i64 1"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_6, i64 666, i64 207, i64 1"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_5, i64 666, i64 207, i64 1"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_4, i64 666, i64 207, i64 1"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_3, i64 666, i64 207, i64 1"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_2, i64 666, i64 207, i64 1"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_1, i64 666, i64 207, i64 1"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_0, i64 666, i64 207, i64 1"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_31, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_30, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_29, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_28, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_27, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_26, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_25, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_24, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_23, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_22, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_21, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_20, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_19, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_18, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_17, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_16, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_15, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_14, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_13, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_12, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_11, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_10, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_9, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_8, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_7, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_6, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_5, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_4, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_3, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_2, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_1, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_0, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wr_port_V_last_V, i16 %wr_port_V_strb_V, i16 %wr_port_V_keep_V, i128 %wr_port_V_data_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx"   --->   Operation 85 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln15 = br void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 86 'br' 'br_ln15' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln15, void %.split43, i3 0, void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 87 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.57ns)   --->   "%add_ln15 = add i3 %i, i3 1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 88 'add' 'add_ln15' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.49ns)   --->   "%icmp_ln15 = icmp_eq  i3 %i, i3 4" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 89 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split43, void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 91 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%empty_156 = trunc i3 %i" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 92 'trunc' 'empty_156' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i1.i2, i8 %idx_read, i1 0, i2 %empty_156" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 93 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i11 %tmp"   --->   Operation 94 'zext' 'zext_ln308' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_dist_0_addr = getelementptr i64 %tmp_dist_0, i64 0, i64 %zext_ln308"   --->   Operation 95 'getelementptr' 'tmp_dist_0_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (1.64ns)   --->   "%tmp_dist_0_load = load i12 %tmp_dist_0_addr"   --->   Operation 96 'load' 'tmp_dist_0_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_dist_1_addr = getelementptr i64 %tmp_dist_1, i64 0, i64 %zext_ln308"   --->   Operation 97 'getelementptr' 'tmp_dist_1_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (1.64ns)   --->   "%tmp_dist_1_load = load i12 %tmp_dist_1_addr"   --->   Operation 98 'load' 'tmp_dist_1_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_dist_24_addr = getelementptr i64 %tmp_dist_24, i64 0, i64 %zext_ln308"   --->   Operation 99 'getelementptr' 'tmp_dist_24_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (1.64ns)   --->   "%tmp_dist_24_load = load i12 %tmp_dist_24_addr"   --->   Operation 100 'load' 'tmp_dist_24_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_dist_25_addr = getelementptr i64 %tmp_dist_25, i64 0, i64 %zext_ln308"   --->   Operation 101 'getelementptr' 'tmp_dist_25_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (1.64ns)   --->   "%tmp_dist_25_load = load i12 %tmp_dist_25_addr"   --->   Operation 102 'load' 'tmp_dist_25_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_dist_16_addr = getelementptr i64 %tmp_dist_16, i64 0, i64 %zext_ln308"   --->   Operation 103 'getelementptr' 'tmp_dist_16_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (1.64ns)   --->   "%tmp_dist_16_load = load i12 %tmp_dist_16_addr"   --->   Operation 104 'load' 'tmp_dist_16_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_dist_17_addr = getelementptr i64 %tmp_dist_17, i64 0, i64 %zext_ln308"   --->   Operation 105 'getelementptr' 'tmp_dist_17_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (1.64ns)   --->   "%tmp_dist_17_load = load i12 %tmp_dist_17_addr"   --->   Operation 106 'load' 'tmp_dist_17_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_dist_2_addr = getelementptr i64 %tmp_dist_2, i64 0, i64 %zext_ln308"   --->   Operation 107 'getelementptr' 'tmp_dist_2_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (1.64ns)   --->   "%tmp_dist_2_load = load i12 %tmp_dist_2_addr"   --->   Operation 108 'load' 'tmp_dist_2_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_dist_3_addr = getelementptr i64 %tmp_dist_3, i64 0, i64 %zext_ln308"   --->   Operation 109 'getelementptr' 'tmp_dist_3_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (1.64ns)   --->   "%tmp_dist_3_load = load i12 %tmp_dist_3_addr"   --->   Operation 110 'load' 'tmp_dist_3_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_dist_30_addr = getelementptr i64 %tmp_dist_30, i64 0, i64 %zext_ln308"   --->   Operation 111 'getelementptr' 'tmp_dist_30_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (1.64ns)   --->   "%tmp_dist_30_load = load i12 %tmp_dist_30_addr"   --->   Operation 112 'load' 'tmp_dist_30_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_dist_31_addr = getelementptr i64 %tmp_dist_31, i64 0, i64 %zext_ln308"   --->   Operation 113 'getelementptr' 'tmp_dist_31_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (1.64ns)   --->   "%tmp_dist_31_load = load i12 %tmp_dist_31_addr"   --->   Operation 114 'load' 'tmp_dist_31_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_dist_4_addr = getelementptr i64 %tmp_dist_4, i64 0, i64 %zext_ln308"   --->   Operation 115 'getelementptr' 'tmp_dist_4_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (1.64ns)   --->   "%tmp_dist_4_load = load i12 %tmp_dist_4_addr"   --->   Operation 116 'load' 'tmp_dist_4_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_dist_5_addr = getelementptr i64 %tmp_dist_5, i64 0, i64 %zext_ln308"   --->   Operation 117 'getelementptr' 'tmp_dist_5_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (1.64ns)   --->   "%tmp_dist_5_load = load i12 %tmp_dist_5_addr"   --->   Operation 118 'load' 'tmp_dist_5_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_dist_20_addr = getelementptr i64 %tmp_dist_20, i64 0, i64 %zext_ln308"   --->   Operation 119 'getelementptr' 'tmp_dist_20_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (1.64ns)   --->   "%tmp_dist_20_load = load i12 %tmp_dist_20_addr"   --->   Operation 120 'load' 'tmp_dist_20_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_dist_21_addr = getelementptr i64 %tmp_dist_21, i64 0, i64 %zext_ln308"   --->   Operation 121 'getelementptr' 'tmp_dist_21_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (1.64ns)   --->   "%tmp_dist_21_load = load i12 %tmp_dist_21_addr"   --->   Operation 122 'load' 'tmp_dist_21_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_dist_6_addr = getelementptr i64 %tmp_dist_6, i64 0, i64 %zext_ln308"   --->   Operation 123 'getelementptr' 'tmp_dist_6_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (1.64ns)   --->   "%tmp_dist_6_load = load i12 %tmp_dist_6_addr"   --->   Operation 124 'load' 'tmp_dist_6_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_dist_7_addr = getelementptr i64 %tmp_dist_7, i64 0, i64 %zext_ln308"   --->   Operation 125 'getelementptr' 'tmp_dist_7_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (1.64ns)   --->   "%tmp_dist_7_load = load i12 %tmp_dist_7_addr"   --->   Operation 126 'load' 'tmp_dist_7_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_dist_28_addr = getelementptr i64 %tmp_dist_28, i64 0, i64 %zext_ln308"   --->   Operation 127 'getelementptr' 'tmp_dist_28_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (1.64ns)   --->   "%tmp_dist_28_load = load i12 %tmp_dist_28_addr"   --->   Operation 128 'load' 'tmp_dist_28_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_dist_29_addr = getelementptr i64 %tmp_dist_29, i64 0, i64 %zext_ln308"   --->   Operation 129 'getelementptr' 'tmp_dist_29_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (1.64ns)   --->   "%tmp_dist_29_load = load i12 %tmp_dist_29_addr"   --->   Operation 130 'load' 'tmp_dist_29_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_dist_8_addr = getelementptr i64 %tmp_dist_8, i64 0, i64 %zext_ln308"   --->   Operation 131 'getelementptr' 'tmp_dist_8_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (1.64ns)   --->   "%tmp_dist_8_load = load i12 %tmp_dist_8_addr"   --->   Operation 132 'load' 'tmp_dist_8_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_dist_9_addr = getelementptr i64 %tmp_dist_9, i64 0, i64 %zext_ln308"   --->   Operation 133 'getelementptr' 'tmp_dist_9_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (1.64ns)   --->   "%tmp_dist_9_load = load i12 %tmp_dist_9_addr"   --->   Operation 134 'load' 'tmp_dist_9_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_dist_18_addr = getelementptr i64 %tmp_dist_18, i64 0, i64 %zext_ln308"   --->   Operation 135 'getelementptr' 'tmp_dist_18_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (1.64ns)   --->   "%tmp_dist_18_load = load i12 %tmp_dist_18_addr"   --->   Operation 136 'load' 'tmp_dist_18_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_dist_19_addr = getelementptr i64 %tmp_dist_19, i64 0, i64 %zext_ln308"   --->   Operation 137 'getelementptr' 'tmp_dist_19_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (1.64ns)   --->   "%tmp_dist_19_load = load i12 %tmp_dist_19_addr"   --->   Operation 138 'load' 'tmp_dist_19_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_dist_10_addr = getelementptr i64 %tmp_dist_10, i64 0, i64 %zext_ln308"   --->   Operation 139 'getelementptr' 'tmp_dist_10_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (1.64ns)   --->   "%tmp_dist_10_load = load i12 %tmp_dist_10_addr"   --->   Operation 140 'load' 'tmp_dist_10_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_dist_11_addr = getelementptr i64 %tmp_dist_11, i64 0, i64 %zext_ln308"   --->   Operation 141 'getelementptr' 'tmp_dist_11_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 142 [2/2] (1.64ns)   --->   "%tmp_dist_11_load = load i12 %tmp_dist_11_addr"   --->   Operation 142 'load' 'tmp_dist_11_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_dist_26_addr = getelementptr i64 %tmp_dist_26, i64 0, i64 %zext_ln308"   --->   Operation 143 'getelementptr' 'tmp_dist_26_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (1.64ns)   --->   "%tmp_dist_26_load = load i12 %tmp_dist_26_addr"   --->   Operation 144 'load' 'tmp_dist_26_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_dist_27_addr = getelementptr i64 %tmp_dist_27, i64 0, i64 %zext_ln308"   --->   Operation 145 'getelementptr' 'tmp_dist_27_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (1.64ns)   --->   "%tmp_dist_27_load = load i12 %tmp_dist_27_addr"   --->   Operation 146 'load' 'tmp_dist_27_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_dist_12_addr = getelementptr i64 %tmp_dist_12, i64 0, i64 %zext_ln308"   --->   Operation 147 'getelementptr' 'tmp_dist_12_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (1.64ns)   --->   "%tmp_dist_12_load = load i12 %tmp_dist_12_addr"   --->   Operation 148 'load' 'tmp_dist_12_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_dist_13_addr = getelementptr i64 %tmp_dist_13, i64 0, i64 %zext_ln308"   --->   Operation 149 'getelementptr' 'tmp_dist_13_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 150 [2/2] (1.64ns)   --->   "%tmp_dist_13_load = load i12 %tmp_dist_13_addr"   --->   Operation 150 'load' 'tmp_dist_13_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_dist_22_addr = getelementptr i64 %tmp_dist_22, i64 0, i64 %zext_ln308"   --->   Operation 151 'getelementptr' 'tmp_dist_22_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (1.64ns)   --->   "%tmp_dist_22_load = load i12 %tmp_dist_22_addr"   --->   Operation 152 'load' 'tmp_dist_22_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_dist_23_addr = getelementptr i64 %tmp_dist_23, i64 0, i64 %zext_ln308"   --->   Operation 153 'getelementptr' 'tmp_dist_23_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 154 [2/2] (1.64ns)   --->   "%tmp_dist_23_load = load i12 %tmp_dist_23_addr"   --->   Operation 154 'load' 'tmp_dist_23_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_dist_14_addr = getelementptr i64 %tmp_dist_14, i64 0, i64 %zext_ln308"   --->   Operation 155 'getelementptr' 'tmp_dist_14_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (1.64ns)   --->   "%v2_V = load i12 %tmp_dist_14_addr"   --->   Operation 156 'load' 'v2_V' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_dist_15_addr = getelementptr i64 %tmp_dist_15, i64 0, i64 %zext_ln308"   --->   Operation 157 'getelementptr' 'tmp_dist_15_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 158 [2/2] (1.64ns)   --->   "%tmp_dist_15_load = load i12 %tmp_dist_15_addr"   --->   Operation 158 'load' 'tmp_dist_15_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 159 [1/2] (1.64ns)   --->   "%tmp_dist_0_load = load i12 %tmp_dist_0_addr"   --->   Operation 159 'load' 'tmp_dist_0_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 160 [1/2] (1.64ns)   --->   "%tmp_dist_1_load = load i12 %tmp_dist_1_addr"   --->   Operation 160 'load' 'tmp_dist_1_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 161 [1/2] (1.64ns)   --->   "%tmp_dist_24_load = load i12 %tmp_dist_24_addr"   --->   Operation 161 'load' 'tmp_dist_24_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 162 [1/2] (1.64ns)   --->   "%tmp_dist_25_load = load i12 %tmp_dist_25_addr"   --->   Operation 162 'load' 'tmp_dist_25_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 163 [1/2] (1.64ns)   --->   "%tmp_dist_16_load = load i12 %tmp_dist_16_addr"   --->   Operation 163 'load' 'tmp_dist_16_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 164 [1/2] (1.64ns)   --->   "%tmp_dist_17_load = load i12 %tmp_dist_17_addr"   --->   Operation 164 'load' 'tmp_dist_17_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 165 [1/2] (1.64ns)   --->   "%tmp_dist_2_load = load i12 %tmp_dist_2_addr"   --->   Operation 165 'load' 'tmp_dist_2_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 166 [1/2] (1.64ns)   --->   "%tmp_dist_3_load = load i12 %tmp_dist_3_addr"   --->   Operation 166 'load' 'tmp_dist_3_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 167 [1/2] (1.64ns)   --->   "%tmp_dist_30_load = load i12 %tmp_dist_30_addr"   --->   Operation 167 'load' 'tmp_dist_30_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 168 [1/2] (1.64ns)   --->   "%tmp_dist_31_load = load i12 %tmp_dist_31_addr"   --->   Operation 168 'load' 'tmp_dist_31_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 169 [1/2] (1.64ns)   --->   "%tmp_dist_4_load = load i12 %tmp_dist_4_addr"   --->   Operation 169 'load' 'tmp_dist_4_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 170 [1/2] (1.64ns)   --->   "%tmp_dist_5_load = load i12 %tmp_dist_5_addr"   --->   Operation 170 'load' 'tmp_dist_5_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 171 [1/2] (1.64ns)   --->   "%tmp_dist_20_load = load i12 %tmp_dist_20_addr"   --->   Operation 171 'load' 'tmp_dist_20_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 172 [1/2] (1.64ns)   --->   "%tmp_dist_21_load = load i12 %tmp_dist_21_addr"   --->   Operation 172 'load' 'tmp_dist_21_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 173 [1/2] (1.64ns)   --->   "%tmp_dist_6_load = load i12 %tmp_dist_6_addr"   --->   Operation 173 'load' 'tmp_dist_6_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 174 [1/2] (1.64ns)   --->   "%tmp_dist_7_load = load i12 %tmp_dist_7_addr"   --->   Operation 174 'load' 'tmp_dist_7_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 175 [1/2] (1.64ns)   --->   "%tmp_dist_28_load = load i12 %tmp_dist_28_addr"   --->   Operation 175 'load' 'tmp_dist_28_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 176 [1/2] (1.64ns)   --->   "%tmp_dist_29_load = load i12 %tmp_dist_29_addr"   --->   Operation 176 'load' 'tmp_dist_29_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 177 [1/2] (1.64ns)   --->   "%tmp_dist_8_load = load i12 %tmp_dist_8_addr"   --->   Operation 177 'load' 'tmp_dist_8_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 178 [1/2] (1.64ns)   --->   "%tmp_dist_9_load = load i12 %tmp_dist_9_addr"   --->   Operation 178 'load' 'tmp_dist_9_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 179 [1/2] (1.64ns)   --->   "%tmp_dist_18_load = load i12 %tmp_dist_18_addr"   --->   Operation 179 'load' 'tmp_dist_18_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 180 [1/2] (1.64ns)   --->   "%tmp_dist_19_load = load i12 %tmp_dist_19_addr"   --->   Operation 180 'load' 'tmp_dist_19_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 181 [1/2] (1.64ns)   --->   "%tmp_dist_10_load = load i12 %tmp_dist_10_addr"   --->   Operation 181 'load' 'tmp_dist_10_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 182 [1/2] (1.64ns)   --->   "%tmp_dist_11_load = load i12 %tmp_dist_11_addr"   --->   Operation 182 'load' 'tmp_dist_11_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 183 [1/2] (1.64ns)   --->   "%tmp_dist_26_load = load i12 %tmp_dist_26_addr"   --->   Operation 183 'load' 'tmp_dist_26_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 184 [1/2] (1.64ns)   --->   "%tmp_dist_27_load = load i12 %tmp_dist_27_addr"   --->   Operation 184 'load' 'tmp_dist_27_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 185 [1/2] (1.64ns)   --->   "%tmp_dist_12_load = load i12 %tmp_dist_12_addr"   --->   Operation 185 'load' 'tmp_dist_12_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 186 [1/2] (1.64ns)   --->   "%tmp_dist_13_load = load i12 %tmp_dist_13_addr"   --->   Operation 186 'load' 'tmp_dist_13_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 187 [1/2] (1.64ns)   --->   "%tmp_dist_22_load = load i12 %tmp_dist_22_addr"   --->   Operation 187 'load' 'tmp_dist_22_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 188 [1/2] (1.64ns)   --->   "%tmp_dist_23_load = load i12 %tmp_dist_23_addr"   --->   Operation 188 'load' 'tmp_dist_23_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 189 [1/2] (1.64ns)   --->   "%v2_V = load i12 %tmp_dist_14_addr"   --->   Operation 189 'load' 'v2_V' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 190 [1/2] (1.64ns)   --->   "%tmp_dist_15_load = load i12 %tmp_dist_15_addr"   --->   Operation 190 'load' 'tmp_dist_15_load' <Predicate = (!icmp_ln15)> <Delay = 1.64> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_1_load, i64 %tmp_dist_0_load"   --->   Operation 191 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_s, i16 0, i16 0, i1 0"   --->   Operation 192 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%p_Result_41_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_3_load, i64 %tmp_dist_2_load"   --->   Operation 193 'bitconcatenate' 'p_Result_41_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_41_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_5_load, i64 %tmp_dist_4_load"   --->   Operation 194 'bitconcatenate' 'p_Result_41_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_41_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_7_load, i64 %tmp_dist_6_load"   --->   Operation 195 'bitconcatenate' 'p_Result_41_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%p_Result_41_4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_9_load, i64 %tmp_dist_8_load"   --->   Operation 196 'bitconcatenate' 'p_Result_41_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_41_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_11_load, i64 %tmp_dist_10_load"   --->   Operation 197 'bitconcatenate' 'p_Result_41_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_41_6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_13_load, i64 %tmp_dist_12_load"   --->   Operation 198 'bitconcatenate' 'p_Result_41_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%p_Result_41_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_17_load, i64 %tmp_dist_16_load"   --->   Operation 199 'bitconcatenate' 'p_Result_41_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_41_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_19_load, i64 %tmp_dist_18_load"   --->   Operation 200 'bitconcatenate' 'p_Result_41_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_41_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_21_load, i64 %tmp_dist_20_load"   --->   Operation 201 'bitconcatenate' 'p_Result_41_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_41_10 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_23_load, i64 %tmp_dist_22_load"   --->   Operation 202 'bitconcatenate' 'p_Result_41_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%p_Result_41_11 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_25_load, i64 %tmp_dist_24_load"   --->   Operation 203 'bitconcatenate' 'p_Result_41_11' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_41_12 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_27_load, i64 %tmp_dist_26_load"   --->   Operation 204 'bitconcatenate' 'p_Result_41_12' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%p_Result_41_13 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_29_load, i64 %tmp_dist_28_load"   --->   Operation 205 'bitconcatenate' 'p_Result_41_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%p_Result_41_14 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_31_load, i64 %tmp_dist_30_load"   --->   Operation 206 'bitconcatenate' 'p_Result_41_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_1, i16 0, i16 0, i1 0"   --->   Operation 207 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_2, i16 0, i16 0, i1 0"   --->   Operation 208 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_3, i16 0, i16 0, i1 0"   --->   Operation 209 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_4, i16 0, i16 0, i1 0"   --->   Operation 210 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_5, i16 0, i16 0, i1 0"   --->   Operation 211 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_6, i16 0, i16 0, i1 0"   --->   Operation 212 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_41_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp_dist_15_load, i64 %v2_V"   --->   Operation 213 'bitconcatenate' 'p_Result_41_7' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_7, i16 0, i16 0, i1 0"   --->   Operation 214 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_8, i16 0, i16 0, i1 0"   --->   Operation 215 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_9, i16 0, i16 0, i1 0"   --->   Operation 216 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_s, i16 0, i16 0, i1 0"   --->   Operation 217 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_10, i16 0, i16 0, i1 0"   --->   Operation 218 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_11, i16 0, i16 0, i1 0"   --->   Operation 219 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_12, i16 0, i16 0, i1 0"   --->   Operation 220 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_13, i16 0, i16 0, i1 0"   --->   Operation 221 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 16, i32 0, i32 0, i32 0, void @empty_9" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 222 'specpipeline' 'specpipeline_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15]   --->   Operation 223 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %wr_port_V_data_V, i16 %wr_port_V_keep_V, i16 %wr_port_V_strb_V, i1 %wr_port_V_last_V, i128 %p_Result_41_14, i16 0, i16 0, i1 0"   --->   Operation 224 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 225 'br' 'br_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:25]   --->   Operation 226 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', /Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15) with incoming values : ('add_ln15', /Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15) [106]  (0.387 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'phi' operation ('i', /Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15) with incoming values : ('add_ln15', /Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:15) [106]  (0 ns)
	'getelementptr' operation ('tmp_dist_0_addr') [117]  (0 ns)
	'load' operation ('tmp_dist_0_load') on array 'tmp_dist_0' [118]  (1.65 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'load' operation ('tmp_dist_0_load') on array 'tmp_dist_0' [118]  (1.65 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
