#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Sep 11 15:33:46 2019
# Process ID: 26802
# Current directory: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2
# Command line: vivado project_2.xpr
# Log file: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/vivado.log
# Journal file: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_2.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/zach/git/Documents/vivado-boards-master/new/board_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 6377.859 ; gain = 181.059 ; free physical = 17581 ; free virtual = 52146
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'proc_system_microblaze_0_axi_periph_0' found in library 'xil_defaultlib'
[Wed Sep 11 15:35:44 2019] Launched synth_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Wed Sep 11 15:36:51 2019] Launched impl_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Sep 11 15:38:37 2019] Launched impl_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Sep 11 15:51:20 2019] Launched synth_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/runme.log
[Wed Sep 11 15:51:20 2019] Launched impl_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 11 15:57:26 2019] Launched synth_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/runme.log
[Wed Sep 11 15:57:26 2019] Launched impl_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 11 16:29:11 2019] Launched synth_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/runme.log
[Wed Sep 11 16:29:11 2019] Launched impl_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 11 16:36:37 2019] Launched synth_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/runme.log
[Wed Sep 11 16:36:38 2019] Launched impl_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/runme.log
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk -hwspec /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk -hwspec /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248A4981E
set_property PROGRAM.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list CONFIG.C_NUM_OF_PROBES {32}] [get_ips ila_0]
generate_target {instantiation_template} [get_files /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 12 ila_0_synth_1
[Wed Sep 11 16:44:56 2019] Launched ila_0_synth_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/ip/ila_0/ila_0.xci] -directory /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.ip_user_files -ipstatic_source_dir /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.cache/compile_simlib/questa} {ies=/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.cache/compile_simlib/ies} {vcs=/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/proc_system.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_Clk_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <proc_system> from BD file </home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/proc_system.bd>
open_example_project -force -dir /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/ila_ex [get_ips  ila_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'ila_0'...
open_example_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7231.848 ; gain = 0.000 ; free physical = 18331 ; free virtual = 50484
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs proc_system]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 11 17:23:33 2019] Launched synth_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/runme.log
[Wed Sep 11 17:23:33 2019] Launched impl_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 7733.219 ; gain = 0.406 ; free physical = 18786 ; free virtual = 50978
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 11 17:31:19 2019] Launched synth_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/runme.log
[Wed Sep 11 17:31:19 2019] Launched impl_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 7799.289 ; gain = 0.418 ; free physical = 18721 ; free virtual = 50967
open_bd_design {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/proc_system.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_Clk_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <proc_system> from BD file </home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.srcs/sources_1/bd/proc_system/proc_system.bd>
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 11 17:41:31 2019] Launched synth_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/runme.log
[Wed Sep 11 17:41:31 2019] Launched impl_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7815.297 ; gain = 0.406 ; free physical = 18698 ; free virtual = 50951
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248A4981E
set_property PROGRAM.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'ila_inst' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 17:47:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 17:47:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 17:47:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 17:47:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 17:48:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 17:48:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 17:48:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 17:48:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
write_hwdef -force  -file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
launch_sdk -workspace /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk -hwspec /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk -hwspec /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 17:59:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 17:59:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
add_files -norecurse /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2/Debug/project2.elf
set_property used_in_simulation 0 [get_files /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2/Debug/project2.elf]
set_property SCOPED_TO_REF proc_system [get_files -all -of_objects [get_fileset sources_1] {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2/Debug/project2.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sources_1] {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2/Debug/project2.elf}]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 11 18:01:30 2019] Launched impl_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 7994.617 ; gain = 0.000 ; free physical = 18086 ; free virtual = 50811
launch_sdk -workspace /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk -hwspec /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk -hwspec /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk -hwspec /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk -hwspec /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248A4981E
set_property PROGRAM.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
launch_sdk -workspace /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk -hwspec /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk -hwspec /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk
write_hwdef -force  -file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
launch_sdk -workspace /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk -hwspec /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk -hwspec /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.sdk/project2_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
save_wave_config {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 12
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'proc_system_microblaze_0_axi_periph_0' found in library 'xil_defaultlib'
[Wed Sep 11 18:36:57 2019] Launched synth_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 8185.137 ; gain = 0.406 ; free physical = 17051 ; free virtual = 49994
launch_runs impl_1 -jobs 12
[Wed Sep 11 18:37:57 2019] Launched impl_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Sep 11 18:41:32 2019] Launched impl_1...
Run output will be captured here: /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248A4981E
set_property PROGRAM.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
WARNING: Simulation object AC_SCK_OBUF was not found in the design.
WARNING: Simulation object AC_ADR1_OBUF was not found in the design.
WARNING: Simulation object AC_SDA_IBUF was not found in the design.
WARNING: Simulation object spi_rtl_io0_t was not found in the design.
WARNING: Simulation object spi_rtl_io1_t was not found in the design.
WARNING: Simulation object spi_rtl_sck_t was not found in the design.
WARNING: Simulation object AC_ADR0_OBUF was not found in the design.
WARNING: Simulation object spi_rtl_ss_t was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.runs/impl_1/project2_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:45:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:45:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:55:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:55:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:55:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:55:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:55:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:55:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:55:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:55:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:55:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:55:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:55:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:55:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:55:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:55:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:55:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:55:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:55:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:55:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:55:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:55:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:55:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:55:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Sep-11 18:55:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"ila_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Sep-11 18:55:53
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {/home/zach/git/grad_school/EN525.742_SOC_Design_Lab/EN525.742_Project_2/project_2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 11 18:59:26 2019...
