
---------- Begin Simulation Statistics ----------
final_tick                               921524893000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47358                       # Simulator instruction rate (inst/s)
host_mem_usage                               10776288                       # Number of bytes of host memory used
host_op_rate                                    89316                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10557.88                       # Real time elapsed on the host
host_tick_rate                               87283101                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     942985765                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.921525                       # Number of seconds simulated
sim_ticks                                921524893000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 161818401                       # number of cc regfile reads
system.cpu.cc_regfile_writes                162435386                       # number of cc regfile writes
system.cpu.committedInsts                   500000000                       # Number of Instructions Simulated
system.cpu.committedOps                     942985765                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.686100                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.686100                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses              7                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                          102988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1011152                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 88455587                       # Number of branches executed
system.cpu.iew.exec_nop                         52838                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.567848                       # Inst execution rate
system.cpu.iew.exec_refs                    635804864                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  520781292                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               148177786                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              76910671                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1675                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            925363                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            528113052                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1029561528                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             115023572                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1526599                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1046572626                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                3206420                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             211639839                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1830691                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             214995403                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3021                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       508753                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         502399                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 697152191                       # num instructions consuming a value
system.cpu.iew.wb_count                     982242460                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.412572                       # average fanout of values written-back
system.cpu.iew.wb_producers                 287625278                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.532944                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1002193990                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1162851243                       # number of integer regfile reads
system.cpu.int_regfile_writes               436850898                       # number of integer regfile writes
system.cpu.ipc                               0.271289                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.271289                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                56      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             411965952     39.31%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   75      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    12      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   2      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 47      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    2      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   39      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  129      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  26      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 24      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     39.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            115277001     11.00%     50.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           520855862     49.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1048099227                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    23631816                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022547                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1173      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      8      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    3      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5065680     21.44%     21.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              18564952     78.56%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              626088040                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         3090284347                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    573902621                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         662943473                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1029507014                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1048099227                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1676                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        86522908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            333907                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            331                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    125154892                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1842946799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.568708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.338098                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1471784066     79.86%     79.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           100074416      5.43%     85.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            70791666      3.84%     89.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            81205794      4.41%     93.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            68020337      3.69%     97.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            27730049      1.50%     98.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            12940268      0.70%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             8750728      0.47%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1649475      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1842946799                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.568677                       # Inst issue rate
system.cpu.iq.vec_alu_accesses              445642947                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads          872826627                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses    408339839                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes         453091142                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          16750319                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         23784771                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             76910671                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           528113052                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              4689118244                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     52                       # number of misc regfile writes
system.cpu.numCycles                       1843049787                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                     141                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                     50                       # number of predicate regfile writes
system.cpu.timesIdled                             891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                427183495                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     314                       # number of vector regfile writes
system.cpu.workload.numSyscalls                  1304                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     61708911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     121923828                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63669819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9070                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    121994124                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9070                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                99774433                       # Number of BP lookups
system.cpu.branchPred.condPredicted          74683146                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1003215                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             68100862                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                68099636                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.998200                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                12136692                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            4699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               4482                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              217                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           80                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        78490021                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1345                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1002843                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   1832211645                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.514699                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.454270                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0      1534452894     83.75%     83.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        83380446      4.55%     88.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        63494392      3.47%     91.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        44081644      2.41%     94.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        28190503      1.54%     95.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        43379774      2.37%     98.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1116987      0.06%     98.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         8858722      0.48%     98.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        25256283      1.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   1832211645                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            500052519                       # Number of instructions committed
system.cpu.commit.opsCommitted              943038284                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   559018495                       # Number of memory references committed
system.cpu.commit.loads                      68314858                       # Number of loads committed
system.cpu.commit.amos                             14                       # Number of atomic instructions committed
system.cpu.commit.membars                          25                       # Number of memory barriers committed
system.cpu.commit.branches                   84047100                       # Number of branches committed
system.cpu.commit.vector                    401280546                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   890426263                       # Number of committed integer instructions.
system.cpu.commit.functionCalls              10489957                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    384019467     40.72%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           59      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           10      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            2      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc           36      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            1      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           32      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          103      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc           24      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           20      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     40.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     68314858      7.24%     47.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    490703637     52.03%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    943038284                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      25256283                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    131794703                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        131794703                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    131794703                       # number of overall hits
system.cpu.dcache.overall_hits::total       131794703                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data    418313555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      418313555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data    418313555                       # number of overall misses
system.cpu.dcache.overall_misses::total     418313555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 12453427610166                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 12453427610166                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 12453427610166                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 12453427610166                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    550108258                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    550108258                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    550108258                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    550108258                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.760420                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.760420                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.760420                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.760420                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29770.557184                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29770.557184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29770.557184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29770.557184                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    535449715                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          26828846                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.957985                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits               4541840                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    1                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     62846843                       # number of writebacks
system.cpu.dcache.writebacks::total          62846843                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data    354644022                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    354644022                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data    354644022                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    354644022                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     63669533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     63669533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     63669533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     63669533                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 2051227800993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2051227800993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 2051227800993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2051227800993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.115740                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.115740                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.115740                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.115740                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32216.787282                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32216.787282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32216.787282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32216.787282                       # average overall mshr miss latency
system.cpu.dcache.replacements               58305002                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     53802214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        53802214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5602438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5602438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 162569938500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 162569938500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     59404652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     59404652                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094310                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094310                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29017.713092                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29017.713092                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        81942                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        81942                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      5520496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5520496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 156293959500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 156293959500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.092930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.092930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28311.579159                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28311.579159                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     77992489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       77992489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data    412711108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total    412711108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 12290857384667                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 12290857384667                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    490703597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    490703597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.841060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.841060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29780.776787                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29780.776787                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data    354562080                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total    354562080                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     58149028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     58149028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1894933563494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1894933563494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.118501                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.118501                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32587.536347                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32587.536347                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            9                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            9                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       286999                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       286999                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            9                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            9                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31888.777778                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31888.777778                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            9                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            9                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       277999                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       277999                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30888.777778                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30888.777778                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        54750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        54750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        98500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        98500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        98500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        98500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_misses::.cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_miss_latency::.cpu.data        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_miss_rate::.cpu.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_miss_latency::.cpu.data        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_mshr_misses::.cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_miss_latency::.cpu.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu.data        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data           11                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              11                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            3                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             3                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        76500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        76500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           14                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           14                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.214286                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.214286                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        25500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        25500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            3                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            3                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        73500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        73500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.214286                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        24500                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        24500                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -33681314.030923                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle       180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.cpu.data 579642.478853                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.cpu.data 18113.827464                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 18113.827464                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses    830496814                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses    830496814                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -579130.105424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           200008022                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          62864862                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.181555                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data -579130.105424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data -1131.113487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -1131.113487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4459171786                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4459171786                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 68809461                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles            1609286557                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  96176933                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              66843157                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1830691                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             65326104                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   390                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             1049961407                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1472                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          126420043                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      592112796                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    99774433                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           80240810                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1714695478                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3662160                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   68                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           107                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 125450894                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                256692                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         1842946799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.598881                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.872241                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0               1619982560     87.90%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 41365782      2.24%     90.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 21301784      1.16%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  8682483      0.47%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 31308544      1.70%     93.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 18457916      1.00%     94.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  7474731      0.41%     94.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 23667691      1.28%     96.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 70705308      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           1842946799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.054136                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.321268                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    125449398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        125449398                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    125449398                       # number of overall hits
system.cpu.icache.overall_hits::total       125449398                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1495                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1495                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1495                       # number of overall misses
system.cpu.icache.overall_misses::total          1495                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    112697999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112697999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    112697999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112697999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    125450893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    125450893                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    125450893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    125450893                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75383.276923                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75383.276923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75383.276923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75383.276923                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          822                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                   631                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks          776                       # number of writebacks
system.cpu.icache.writebacks::total               776                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          213                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          213                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          213                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          213                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1282                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1282                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1282                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1282                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97816499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97816499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97816499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97816499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76299.921217                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76299.921217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76299.921217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76299.921217                       # average overall mshr miss latency
system.cpu.icache.replacements                    144                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    125449398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       125449398                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1495                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1495                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    112697999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112697999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    125450893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    125450893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75383.276923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75383.276923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          213                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          213                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1282                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1282                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97816499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97816499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76299.921217                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76299.921217                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse      -80.715613                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle       175500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.cpu.inst  1064.927954                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.cpu.inst    33.278999                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total    33.278999                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses         4679                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses         4679                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          -618.977822                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           125451310                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1912                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          65612.609833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  -618.977822                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst    -1.208941                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total    -1.208941                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1003607777                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1003607777                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    11577312                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 8595812                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 9828                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3021                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               37409412                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads             44040109                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache               17269576                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 921524893000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1830691                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 96262063                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               396652482                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         127696                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 131504979                       # Number of cycles rename is running
system.cpu.rename.unblockCycles            1216568888                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             1035759174                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                393638                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               94876186                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    231                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents             1174174974                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           633176238                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  2622437048                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               1164177152                       # Number of integer rename lookups
system.cpu.rename.vecLookups                427892851                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                  114                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             567853619                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 65322598                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    1722                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1613                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 427419811                       # count of insts added to the skid buffer
system.cpu.rob.reads                       2817741624                       # The number of ROB reads
system.cpu.rob.writes                      2053791931                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   942985765                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   55                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             46662947                       # number of demand (read+write) hits
system.l2.demand_hits::total                 46663002                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  55                       # number of overall hits
system.l2.overall_hits::.cpu.data            46662947                       # number of overall hits
system.l2.overall_hits::total                46663002                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1227                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10099655                       # number of demand (read+write) misses
system.l2.demand_misses::total               10100882                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1227                       # number of overall misses
system.l2.overall_misses::.cpu.data          10099655                       # number of overall misses
system.l2.overall_misses::total              10100882                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95289500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1329881378000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1329976667500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95289500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1329881378000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1329976667500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1282                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         56762602                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             56763884                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1282                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        56762602                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            56763884                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.957098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.177928                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177946                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.957098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.177928                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177946                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77660.554197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 131675.921405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 131669.359913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77660.554197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 131675.921405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 131669.359913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  47306122                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                           20                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks            58058786                       # number of writebacks
system.l2.writebacks::total                  58058786                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data         4329104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             4329104                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data        4329104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            4329104                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5770551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5771778                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5770551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     54443210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         60214988                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     83019500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1002506513001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1002589532501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83019500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1002506513001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 7722722482757                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8725312015258                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.101661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.101680                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.101661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.060798                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67660.554197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 173728.039662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 173705.491185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67660.554197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 173728.039662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 141849.139365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144902.661365                       # average overall mshr miss latency
system.l2.replacements                       60076967                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     58148675                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         58148675                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     58148675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     58148675                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       156472                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           156472                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       156472                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       156472                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6243                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6243                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     54443210                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       54443210                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 7722722482757                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 7722722482757                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 141849.139365                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 141849.139365                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data          3720813                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              3720813                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data        1625701                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            1625701                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data      5346514                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5346514                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.304067                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.304067                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data      1625701                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       1625701                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data  31218896000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  31218896000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.304067                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.304067                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 19203.344280                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19203.344280                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data          42776574                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              42776574                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         8465531                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8465531                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1222862012000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1222862012000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      51242105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          51242105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.165207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.165207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 144451.896993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 144451.896993                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data      3367956                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total          3367956                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data      5097575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5097575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 952060867500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 952060867500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.099480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.099480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 186767.407542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 186767.407542                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.data        3886373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3886428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.data      1634124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1635351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95289500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.data 107019366000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 107114655500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.data      5520497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5521779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.957098                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.data     0.296010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.296164                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77660.554197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.data 65490.358137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 65499.489406                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.data       961148                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total        961148                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.data       672976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       674203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83019500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.data  50445645501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  50528665001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957098                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.data     0.121905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.122099                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67660.554197                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.data 74959.055748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74945.773011                       # average ReadCleanReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data       1435370                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total           1435370                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data       125051                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total          125051                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data   9149100000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total   9149100000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data      1560421                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       1560421                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.080139                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.080139                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data 73162.949517                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 73162.949517                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data       124758                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total       124758                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data          293                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          293                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5793500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5793500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.000188                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19773.037543                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19773.037543                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued               270381285                       # number of hwpf issued
system.l2.prefetcher.pfIdentified           291253660                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               239567                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           18913573                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             154721988                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 130530.842823                       # Cycle average of tags in use
system.l2.tags.total_refs                   164579092                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 109235154                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.506650                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   1416000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   115554.840035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 14976.002782                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.881613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.114258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995871                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         44365                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         86474                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        37240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         7125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        65760                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20648                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.338478                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.659744                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2061141122                       # Number of tag accesses
system.l2.tags.data_accesses               2061141122                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples  58058786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5779256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  54434142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006631916124                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      2774820                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      2774820                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            71267830                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           55964111                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    60214625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   58058786                       # Number of write requests accepted
system.mem_ctrls.readBursts                  60214625                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 58058786                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      10.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      76.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              60214625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             58058786                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3726613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3157752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3058912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2951082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2784128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2770744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3154478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2891214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2758281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3730146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               10389513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6832599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2890502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2554795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2280757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1653168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1645872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 983811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  74432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  94480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 153212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 220434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 275586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 320980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 360923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 404425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 446083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 500139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 570729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 637907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 642608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 626773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 674328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 726445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 802488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 892582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 721994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 747525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                 857317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                 987034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                1105077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                1254529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                1340776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                1473965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                1494450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                1539139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                1583860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                1696430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                1801758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                1843185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                1845917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                1880859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                1829473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                1808866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                1792887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                1750226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                1686799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                1615319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                1534464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                1487296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                1362749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                1287051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                1163953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                1078728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                1008028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                 940549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                 860282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                 786971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                 708535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                 644821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                 591232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                532385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                484610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                427696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                359889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                299404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                246240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                218370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                224742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                229625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                249971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 70254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 69973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                 57951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                 28372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                 14681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  2963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                  1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples      2774820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.700339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.890669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.607191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095      2774819    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       2774820                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      2774820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.923421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.046725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.643589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1319035     47.54%     47.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17           136864      4.93%     52.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           105065      3.79%     56.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            80761      2.91%     59.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           129063      4.65%     63.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21           100671      3.63%     67.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22            72377      2.61%     70.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23            55352      1.99%     72.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            54101      1.95%     74.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25            74633      2.69%     76.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26            47338      1.71%     78.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27            38053      1.37%     79.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28            56378      2.03%     81.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29            56147      2.02%     83.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30           114243      4.12%     87.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31            40745      1.47%     89.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            40754      1.47%     90.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33            24409      0.88%     91.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34            46721      1.68%     93.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35           122746      4.42%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36            24869      0.90%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37             8210      0.30%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38             7961      0.29%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39             5876      0.21%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40             1516      0.05%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41             1078      0.04%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42              706      0.03%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43              514      0.02%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44              565      0.02%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45              566      0.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46              426      0.02%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47              303      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48              364      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49              570      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50              778      0.03%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51              942      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52              719      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53             1373      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54              587      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55              679      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56              318      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57              109      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58              102      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59               61      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60               49      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61               40      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62               40      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63               35      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::65                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       2774820                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              3853736000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           3715762304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4181.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   4032.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  921348882500                       # Total gap between requests
system.mem_ctrls.avgGap                       7789.99                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        78528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    369872384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher   3483785088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks   3715758528                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 85215.278064116283                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 401369932.390963673592                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 3780456843.285729885101                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 4032184649.839947700500                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1227                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5779256                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher     54434142                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     58058786                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     32075842                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 755120691727                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher 5927489721599                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 71035817586107                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26141.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data    130660.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher    108892.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1223515.38                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        78528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    369872384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher   3483785088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    3853736000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        78528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        78528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks   3715762304                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total   3715762304                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1227                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5779256                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher     54434142                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       60214625                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     58058786                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      58058786                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        85215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    401369932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   3780456843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4181911991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        85215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        85215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   4032188747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      4032188747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   4032188747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        85215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    401369932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   3780456843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      8214100738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             60214625                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts            58058727                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1882536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1881066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1882228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1881584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1881966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1882045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1882385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1881825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1881420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1881938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1881320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1881688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1881172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1882494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1880727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1881452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1881778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1881701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1880901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1881939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1882008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1882097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1881501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1881739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1882179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1881545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1881364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1881402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1882812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1880863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1881910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1881040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0      1815435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1      1813492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2      1814716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3      1814154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4      1814600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5      1814571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6      1814071                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7      1814324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8      1814014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9      1814867                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10      1813325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11      1814638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12      1813913                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13      1815097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14      1813363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15      1814402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16      1814413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17      1814394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18      1814043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19      1814415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20      1814674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21      1814429                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22      1814154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23      1814562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24      1814759                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25      1814220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26      1814290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27      1813961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28      1815333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29      1813807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30      1814920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31      1813371                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            5629368268668                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          200635130500                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       6682642489168                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                93488.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          110980.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            55322233                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits           51025727                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     11925392                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   634.737586                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   465.802125                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   361.699125                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1484676     12.45%     12.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      1178419      9.88%     22.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       649022      5.44%     27.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       698546      5.86%     33.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639      1537685     12.89%     46.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767       936429      7.85%     54.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895       783313      6.57%     60.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023       598115      5.02%     65.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151      4059187     34.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     11925392                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            3853736000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten         3715758528                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4181.911991                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             4032.184650                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   42.77                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               21.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              20.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    9298964525.759861                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    16416248912.783546                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   82582883052.229965                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  68480994160.996376                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 79993586995.117905                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 331161770796.467407                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 72166431652.072083                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  660100880095.607788                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   716.313672                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 214270933348                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  41425650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 665828309652                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    9297205549.631729                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    16413143643.388224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   82579956375.369110                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  68482794120.723198                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 79993586995.117905                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 331143410257.622009                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 72179106947.925934                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  660089203889.944458                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   716.301002                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 214307653131                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  41425650000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 665791589869                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           55108365                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     58058786                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2024422                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          1625701                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5106260                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5106260                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       55108365                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           293                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port    182138453                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              182138453                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port   7569498304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              7569498304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          61840620                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                61840620    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            61840620                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy        360381501425                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              39.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy       305732738326                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             33.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           5521779                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    116207461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       156473                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2036337                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        101671321                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5346514                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5346515                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         51242105                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        51242105                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5521779                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      1560421                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      1560421                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3357                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    185661587                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             185664944                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        91328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   7364326720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             7364418048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                       161748288                       # Total snoops (count)
system.tol2bus.snoopTraffic                3715762304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        225419108                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006343                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              225410037    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9071      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          225419108                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 921524893000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy       121575920965                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1923000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       88597371998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
