Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 22 20:17:25 2020
| Host         : DESKTOP-DQL28P8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              65 |           21 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |             203 |           50 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------+--------------------------------------------+------------------+----------------+
|                 Clock Signal                |        Enable Signal       |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+---------------------------------------------+----------------------------+--------------------------------------------+------------------+----------------+
|  sdp_impl/current_bus_level_reg_LDC_i_1_n_0 |                            | sdp_impl/current_bus_level_reg_LDC_i_2_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                            |                            |                                            |                1 |              1 |
|  clock_IBUF_BUFG                            | sdp_impl/frame_in_progress | sdp_impl/current_bus_level_reg_LDC_i_1_n_0 |                1 |              1 |
|  clock_IBUF_BUFG                            | sdp_impl/frame_in_progress | sdp_impl/current_bus_level_reg_LDC_i_2_n_0 |                1 |              1 |
|  bit_clock_BUFG                             |                            | ds_impl/shiftreg/AR[0]                     |                2 |              7 |
|  clock_IBUF_BUFG                            | crc_impl/fs/i0             |                                            |                3 |              7 |
|  clock_IBUF_BUFG                            |                            | sdp_impl/bsc/counter[7]_i_2_n_0            |                3 |              9 |
|  bit_clock_BUFG                             |                            | crc_impl/preg/resetn                       |                2 |             10 |
|  clock_IBUF_BUFG                            | crc_impl/fs/eq             | crc_impl/preg/resetn                       |                3 |             15 |
|  clock_IBUF_BUFG                            | crc_impl/fs/D[0]           | crc_impl/preg/resetn                       |                4 |             15 |
|  ds_impl/FSM_C/con/debug_out_OBUF[4]        |                            | crc_impl/preg/resetn                       |                5 |             16 |
|  clock_IBUF_BUFG                            |                            | crc_impl/preg/resetn                       |                9 |             23 |
|  clock_IBUF_BUFG                            | ds_impl/FSM_C/con/E[0]     | crc_impl/preg/resetn                       |               19 |             81 |
|  bit_clock_BUFG                             | ds_impl/FSM_C/E_ShiftR     | ds_impl/shiftreg/AR[0]                     |               22 |             90 |
+---------------------------------------------+----------------------------+--------------------------------------------+------------------+----------------+


