$date
	Tue Nov 25 20:47:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regfile_tb $end
$var wire 32 ! RURs2 [31:0] $end
$var wire 32 " RURs1 [31:0] $end
$var reg 32 # DataWr [31:0] $end
$var reg 1 $ RUWr $end
$var reg 5 % Rd [4:0] $end
$var reg 5 & Rs1 [4:0] $end
$var reg 5 ' Rs2 [4:0] $end
$var reg 1 ( clk $end
$scope module dut $end
$var wire 32 ) DataWr [31:0] $end
$var wire 1 $ RUWr $end
$var wire 5 * Rd [4:0] $end
$var wire 5 + Rs1 [4:0] $end
$var wire 5 , Rs2 [4:0] $end
$var wire 1 ( clk $end
$var wire 32 - RURs2 [31:0] $end
$var wire 32 . RURs1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#5
1(
#10
0(
b11011110101011011011111011101111 #
b11011110101011011011111011101111 )
b1 %
b1 *
1$
#15
1(
#20
b11011110101011011011111011101111 "
b11011110101011011011111011101111 .
0(
b1 &
b1 +
0$
#25
1(
#30
0(
b11111111111111111111111111111111 #
b11111111111111111111111111111111 )
b0 %
b0 *
1$
#35
1(
#40
b0 "
b0 .
0(
b0 &
b0 +
0$
#45
1(
#50
0(
