<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class ScheduleDAGMI: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page22E8932FFD82C1CD"><span>class ScheduleDAGMI</span></a></li></ul></nav><main class="content"><h1>class ScheduleDAGMI</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class ScheduleDAGMI : public ScheduleDAGInstrs { /* full declaration omitted */ };</code></pre><h2>Description</h2><p>ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions according to the given MachineSchedStrategy without much extra book-keeping. This is the common functionality between PreRA and PostRA MachineScheduler.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L262">llvm/include/llvm/CodeGen/MachineScheduler.h:262</a></p><p>Inherits from: <a href="rF24CC7F36059FD9F.html">ScheduleDAGInstrs</a></p><h2>Member Variables</h2><dl><dt class="is-family-code" id="var_AA">protected  <a href="rCA1ED98E6FDF5F7E.html">llvm::AliasAnalysis</a>* <b>AA</b></dt><dt class="is-family-code" id="var_LIS">protected  <a href="r43A712DB60885334.html">llvm::LiveIntervals</a>* <b>LIS</b></dt><dt class="is-family-code" id="var_SchedImpl">protected  <a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;MachineSchedStrategy&gt; <b>SchedImpl</b></dt><dt class="is-family-code" id="var_Mutations">protected  <a href="https://en.cppreference.com/w/cpp/container/vector">std::vector</a>&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt;&gt; <b>Mutations</b></dt><dd>Ordered list of DAG postprocessing steps.</dd><dt class="is-family-code" id="var_CurrentTop">protected  <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> <b>CurrentTop</b></dt><dd>The top of the unscheduled zone.</dd><dt class="is-family-code" id="var_CurrentBottom">protected  <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> <b>CurrentBottom</b></dt><dd>The bottom of the unscheduled zone.</dd><dt class="is-family-code" id="var_NextClusterPred">protected  const <a href="r797825A51C914642.html">llvm::SUnit</a>* <b>NextClusterPred</b> = nullptr</dt><dd>Record the next node in a scheduled cluster.</dd><dt class="is-family-code" id="var_NextClusterSucc">protected  const <a href="r797825A51C914642.html">llvm::SUnit</a>* <b>NextClusterSucc</b> = nullptr</dt><dt class="is-family-code" id="var_NumInstrsScheduled">protected  unsigned int <b>NumInstrsScheduled</b> = 0</dt><dd>The number of instructions scheduled so far. Used to cut off the scheduler at the point determined by misched-cutoff.</dd></dl><p>Inherited from <a href="rF24CC7F36059FD9F.html">ScheduleDAGInstrs</a>:</p><dl><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_MLI">protected <b>MLI</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_MFI">protected <b>MFI</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_SchedModel">protected <b>SchedModel</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_RemoveKillFlags">protected <b>RemoveKillFlags</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_CanHandleTerminators">protected <b>CanHandleTerminators</b></a> = false</dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_TrackLaneMasks">protected <b>TrackLaneMasks</b></a> = false</dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_BB">protected <b>BB</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_RegionBegin">protected <b>RegionBegin</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_RegionEnd">protected <b>RegionEnd</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_NumRegionInstrs">protected <b>NumRegionInstrs</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_MISUnitMap">protected <b>MISUnitMap</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_Defs">protected <b>Defs</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_Uses">protected <b>Uses</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_CurrentVRegDefs">protected <b>CurrentVRegDefs</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_CurrentVRegUses">protected <b>CurrentVRegUses</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_AAForDep">protected <b>AAForDep</b></a> = nullptr</dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_BarrierChain">protected <b>BarrierChain</b></a> = nullptr</dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_UnknownValue">protected <b>UnknownValue</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_Topo">protected <b>Topo</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_DbgValues">protected <b>DbgValues</b></a></dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_FirstDbgValue">protected <b>FirstDbgValue</b></a> = nullptr</dt><dt class="is-family-code"><a href="rF24CC7F36059FD9F.html#var_LiveRegs">protected <b>LiveRegs</b></a></dt></dl><p>Inherited from <a href="r16AE015C49DE23F4.html">ScheduleDAG</a>:</p><dl><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_TM">public <b>TM</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_TII">public <b>TII</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_TRI">public <b>TRI</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_MF">public <b>MF</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_MRI">public <b>MRI</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_SUnits">public <b>SUnits</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_EntrySU">public <b>EntrySU</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_ExitSU">public <b>ExitSU</b></a></dt><dt class="is-family-code"><a href="r16AE015C49DE23F4.html#var_StressSched">public <b>StressSched</b></a></dt></dl><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#1FA2076DFD0C82C6"><b>ScheduleDAGMI</b></a>(llvm::MachineSchedContext * C, std::unique_ptr&lt;MachineSchedStrategy&gt; S, bool RemoveKillFlags)</li><li class="is-family-code">public void  <a href="#06AB2A0DD7975AA6"><b>addMutation</b></a>(std::unique_ptr&lt;ScheduleDAGMutation&gt; Mutation)</li><li class="is-family-code">public MachineBasicBlock::iterator  <a href="#89E415D96911DB20"><b>bottom</b></a>() const</li><li class="is-family-code">protected bool  <a href="#EFDCCD769F274986"><b>checkSchedLimit</b></a>()</li><li class="is-family-code">public bool  <a href="#CDAC5255871FA0D9"><b>doMBBSchedRegionsTopDown</b></a>() const</li><li class="is-family-code">protected void  <a href="#2808EA6ED064201E"><b>dumpSchedule</b></a>() const</li><li class="is-family-code">public void  <a href="#0C8B17F7D866B861"><b>enterRegion</b></a>(llvm::MachineBasicBlock * bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned int regioninstrs)</li><li class="is-family-code">protected void  <a href="#18183C07EC45696D"><b>findRootsAndBiasEdges</b></a>(SmallVectorImpl&lt;llvm::SUnit *&gt; &amp; TopRoots, SmallVectorImpl&lt;llvm::SUnit *&gt; &amp; BotRoots)</li><li class="is-family-code">public void  <a href="#66455D78EFC87728"><b>finishBlock</b></a>()</li><li class="is-family-code">public llvm::LiveIntervals *  <a href="#E2963A4BC7157B72"><b>getLIS</b></a>() const</li><li class="is-family-code">public const llvm::SUnit *  <a href="#6057D941AFE6D711"><b>getNextClusterPred</b></a>() const</li><li class="is-family-code">public const llvm::SUnit *  <a href="#9056DD749E90A213"><b>getNextClusterSucc</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#D53A652BB599DA94"><b>hasVRegLiveness</b></a>() const</li><li class="is-family-code">protected void  <a href="#9315510CF270CF5D"><b>initQueues</b></a>(ArrayRef&lt;llvm::SUnit *&gt; TopRoots, ArrayRef&lt;llvm::SUnit *&gt; BotRoots)</li><li class="is-family-code">public void  <a href="#F83401CF082639DD"><b>moveInstruction</b></a>(llvm::MachineInstr * MI, MachineBasicBlock::iterator InsertPos)</li><li class="is-family-code">protected void  <a href="#5B39824497B30BE2"><b>placeDebugValues</b></a>()</li><li class="is-family-code">protected void  <a href="#DA51A06E3BCBC01E"><b>postprocessDAG</b></a>()</li><li class="is-family-code">protected void  <a href="#C73238F34278A5B0"><b>releasePred</b></a>(llvm::SUnit * SU, llvm::SDep * PredEdge)</li><li class="is-family-code">protected void  <a href="#40CBCF25E1703160"><b>releasePredecessors</b></a>(llvm::SUnit * SU)</li><li class="is-family-code">protected void  <a href="#D1B5DF9F825BE096"><b>releaseSucc</b></a>(llvm::SUnit * SU, llvm::SDep * SuccEdge)</li><li class="is-family-code">protected void  <a href="#EC0EBE1ED7047CB2"><b>releaseSuccessors</b></a>(llvm::SUnit * SU)</li><li class="is-family-code">public void  <a href="#BAB2489F468718A8"><b>schedule</b></a>()</li><li class="is-family-code">public void  <a href="#1C2AF8EB4CD313E2"><b>startBlock</b></a>(llvm::MachineBasicBlock * bb)</li><li class="is-family-code">public MachineBasicBlock::iterator  <a href="#8E422B3924D70259"><b>top</b></a>() const</li><li class="is-family-code">protected void  <a href="#15B79175EC86A90C"><b>updateQueues</b></a>(llvm::SUnit * SU, bool IsTopNode)</li><li class="is-family-code">public void  <a href="#F47852DCABDAC1F0"><b>viewGraph</b></a>()</li><li class="is-family-code">public void  <a href="#EC37E12511CC8E27"><b>viewGraph</b></a>(const llvm::Twine &amp; Name, const llvm::Twine &amp; Title)</li><li class="is-family-code">public  <a href="#24E5CD86D632F439"><b>~ScheduleDAGMI</b></a>()</li></ul><p>Inherited from <a href="rF24CC7F36059FD9F.html">ScheduleDAGInstrs</a>:</p><ul><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#00C852789D1824A1">protected <b>addBarrierChain</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#056E83BC9AF4ECE0">protected <b>addChainDependencies</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#473A1789B516CF24">protected <b>addChainDependencies</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#799D5BEE9E23EA08">protected <b>addChainDependencies</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#0EE3DFBFB5A92F3B">protected <b>addChainDependency</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#EFEE78312FD69AFC">public <b>addEdge</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#76867054B15274CD">protected <b>addPhysRegDataDeps</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#8443C894B5EB177E">protected <b>addPhysRegDeps</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#9FA80FA9A5011204">public <b>addSchedBarrierDeps</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#D1D12DF01AAB3D3B">protected <b>addVRegDefDeps</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#BC261BC7E3C1487B">protected <b>addVRegUseDeps</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#154C70CFBD015EDD">public <b>begin</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#7BD3F5528A6F8804">public <b>buildSchedGraph</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#3D6D609AB9207BE5">public <b>canAddEdge</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#5B028AE8972D6AF3">protected <b>deadDefHasNoUse</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#D0EE9BEC96F58217">public <b>doMBBSchedRegionsTopDown</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#C830E38C00ACE9D5">public <b>dump</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#13B866477B7F9A7B">public <b>dumpNode</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#6A6F2BC83B107758">public <b>end</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#568F383146A7ADB3">public <b>enterRegion</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#4D9764FD30F50B94">public <b>exitRegion</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#043AA07DA741DA76">public <b>finalizeSchedule</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#1997CDE261BF37BF">public <b>finishBlock</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#D7F0D542B856E30E">public <b>fixupKills</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#99F2E929AC831EF2">public <b>getDAGName</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#DF8EEEEB7B2E7D0C">public <b>getGraphNodeLabel</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#D6DF364BA2F23EEB">protected <b>getLaneMaskForMO</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#15DA037612247472">public <b>getSUnit</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#4E62DFE94FC81FF6">public <b>getSchedClass</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#C9725CF1C3096BDD">public <b>getSchedModel</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#9F5820D8958FFE71">protected <b>initSUnits</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#3A5395CD5822E9A9">protected <b>insertBarrierChain</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#73D3AE26C336A13C">public <b>newSUnit</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#3141A970A8E856FF">protected <b>reduceHugeMemNodeMaps</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#1657E44D043E80D1">public <b>schedule</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#94A36E8EB900AD74">public <b>startBlock</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#66F21190883C681C">protected <b>startBlockForKills</b></a></li><li class="is-family-code"><a href="rF24CC7F36059FD9F.html#5601BEC09B62CAD2">protected <b>toggleKillFlag</b></a></li></ul><p>Inherited from <a href="r16AE015C49DE23F4.html">ScheduleDAG</a>:</p><ul><li class="is-family-code"><a href="r16AE015C49DE23F4.html#E2689C703AC86BDF">public <b>VerifyScheduledDAG</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#1EA151D70FDDD1BA">public <b>addCustomGraphFeatures</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#075C63D98D6F9EFE">public <b>clearDAG</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#55DB913F4735424F">public <b>dump</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#760FBD9912BB26D0">public <b>dumpNode</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#9A540F2448584C46">protected <b>dumpNodeAll</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#8155C160BCFCF4D6">public <b>dumpNodeName</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#F51185BF78D2B59A">public <b>getDAGName</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#1C4F82F03802B925">public <b>getGraphNodeLabel</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#E2ED2B12059B399A">public <b>getInstrDesc</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#78B8406FA7D3C1B3">public <b>viewGraph</b></a></li><li class="is-family-code"><a href="r16AE015C49DE23F4.html#2872BA9EBAABFB69">public <b>viewGraph</b></a></li></ul><h2>Methods</h2><h3 id="1FA2076DFD0C82C6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1FA2076DFD0C82C6">¶</a><code class="hdoc-function-code language-cpp">ScheduleDAGMI(
    <a href="r00141E6B07BED993.html">llvm::MachineSchedContext</a>* C,
    <a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;MachineSchedStrategy&gt; S,
    bool RemoveKillFlags)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L288">llvm/include/llvm/CodeGen/MachineScheduler.h:288</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r00141E6B07BED993.html">llvm::MachineSchedContext</a>*<b> C</b></dt><dt class="is-family-code"><a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;MachineSchedStrategy&gt;<b> S</b></dt><dt class="is-family-code">bool<b> RemoveKillFlags</b></dt></dl><h3 id="06AB2A0DD7975AA6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#06AB2A0DD7975AA6">¶</a><code class="hdoc-function-code language-cpp">void addMutation(
    <a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;ScheduleDAGMutation&gt; Mutation)</code></pre></h3><h4>Description</h4><p>Add a postprocessing step to the DAG builder. Mutations are applied in the order that they are added after normal DAG building and before MachineSchedStrategy initialization. ScheduleDAGMI takes ownership of the Mutation object.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L314">llvm/include/llvm/CodeGen/MachineScheduler.h:314</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="https://en.cppreference.com/w/cpp/memory/unique_ptr">std::unique_ptr</a>&lt;ScheduleDAGMutation&gt;<b> Mutation</b></dt></dl><h3 id="89E415D96911DB20"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#89E415D96911DB20">¶</a><code class="hdoc-function-code language-cpp"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> bottom() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L320">llvm/include/llvm/CodeGen/MachineScheduler.h:320</a></p><h3 id="EFDCCD769F274986"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EFDCCD769F274986">¶</a><code class="hdoc-function-code language-cpp">bool checkSchedLimit()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L368">llvm/include/llvm/CodeGen/MachineScheduler.h:368</a></p><h3 id="CDAC5255871FA0D9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CDAC5255871FA0D9">¶</a><code class="hdoc-function-code language-cpp">bool doMBBSchedRegionsTopDown() const</code></pre></h3><h4>Description</h4><p>If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L299">llvm/include/llvm/CodeGen/MachineScheduler.h:299</a></p><h3 id="2808EA6ED064201E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2808EA6ED064201E">¶</a><code class="hdoc-function-code language-cpp">void dumpSchedule() const</code></pre></h3><h4>Description</h4><p>dump the scheduled Sequence.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L365">llvm/include/llvm/CodeGen/MachineScheduler.h:365</a></p><h3 id="0C8B17F7D866B861"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0C8B17F7D866B861">¶</a><code class="hdoc-function-code language-cpp">void enterRegion(
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* bb,
    <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> begin,
    <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> end,
    unsigned int regioninstrs)</code></pre></h3><h4>Description</h4><p>Implement the ScheduleDAGInstrs interface for handling the next scheduling region. This covers all instructions in a block, while schedule() may only cover a subset.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L325">llvm/include/llvm/CodeGen/MachineScheduler.h:325</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> bb</b></dt><dt class="is-family-code"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a><b> begin</b></dt><dt class="is-family-code"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a><b> end</b></dt><dt class="is-family-code">unsigned int<b> regioninstrs</b></dt></dl><h3 id="18183C07EC45696D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#18183C07EC45696D">¶</a><code class="hdoc-function-code language-cpp">void findRootsAndBiasEdges(
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SUnit*&gt;&amp; TopRoots,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SUnit*&gt;&amp; BotRoots)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L370">llvm/include/llvm/CodeGen/MachineScheduler.h:370</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SUnit*&gt;&amp;<b> TopRoots</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::SUnit*&gt;&amp;<b> BotRoots</b></dt></dl><h3 id="66455D78EFC87728"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#66455D78EFC87728">¶</a><code class="hdoc-function-code language-cpp">void finishBlock()</code></pre></h3><h4>Description</h4><p>Cleans up after scheduling in the given block.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L335">llvm/include/llvm/CodeGen/MachineScheduler.h:335</a></p><h3 id="E2963A4BC7157B72"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E2963A4BC7157B72">¶</a><code class="hdoc-function-code language-cpp"><a href="r43A712DB60885334.html">llvm::LiveIntervals</a>* getLIS() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L304">llvm/include/llvm/CodeGen/MachineScheduler.h:304</a></p><h3 id="6057D941AFE6D711"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6057D941AFE6D711">¶</a><code class="hdoc-function-code language-cpp">const <a href="r797825A51C914642.html">llvm::SUnit</a>* getNextClusterPred() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L341">llvm/include/llvm/CodeGen/MachineScheduler.h:341</a></p><h3 id="9056DD749E90A213"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9056DD749E90A213">¶</a><code class="hdoc-function-code language-cpp">const <a href="r797825A51C914642.html">llvm::SUnit</a>* getNextClusterSucc() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L343">llvm/include/llvm/CodeGen/MachineScheduler.h:343</a></p><h3 id="D53A652BB599DA94"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D53A652BB599DA94">¶</a><code class="hdoc-function-code language-cpp">virtual bool hasVRegLiveness() const</code></pre></h3><h4>Description</h4><p>Return true if this DAG supports VReg liveness and RegPressure.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L307">llvm/include/llvm/CodeGen/MachineScheduler.h:307</a></p><h3 id="9315510CF270CF5D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9315510CF270CF5D">¶</a><code class="hdoc-function-code language-cpp">void initQueues(<a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SUnit*&gt; TopRoots,
                <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SUnit*&gt; BotRoots)</code></pre></h3><h4>Description</h4><p>Release ExitSU predecessors and setup scheduler queues.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L356">llvm/include/llvm/CodeGen/MachineScheduler.h:356</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SUnit*&gt;<b> TopRoots</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::SUnit*&gt;<b> BotRoots</b></dt></dl><h3 id="F83401CF082639DD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F83401CF082639DD">¶</a><code class="hdoc-function-code language-cpp">void moveInstruction(
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* MI,
    <a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> InsertPos)</code></pre></h3><h4>Description</h4><p>Change the position of an instruction within the basic block and update live ranges and region boundary iterators.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L339">llvm/include/llvm/CodeGen/MachineScheduler.h:339</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>*<b> MI</b></dt><dt class="is-family-code"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a><b> InsertPos</b></dt></dl><h3 id="5B39824497B30BE2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5B39824497B30BE2">¶</a><code class="hdoc-function-code language-cpp">void placeDebugValues()</code></pre></h3><h4>Description</h4><p>Reinsert debug_values recorded in ScheduleDAGInstrs::DbgValues.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L362">llvm/include/llvm/CodeGen/MachineScheduler.h:362</a></p><h3 id="DA51A06E3BCBC01E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DA51A06E3BCBC01E">¶</a><code class="hdoc-function-code language-cpp">void postprocessDAG()</code></pre></h3><h4>Description</h4><p>Apply each ScheduleDAGMutation step in order. This allows different instances of ScheduleDAGMI to perform custom DAG postprocessing.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L353">llvm/include/llvm/CodeGen/MachineScheduler.h:353</a></p><h3 id="C73238F34278A5B0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C73238F34278A5B0">¶</a><code class="hdoc-function-code language-cpp">void releasePred(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
                 <a href="rFD7C33E930FF5E13.html">llvm::SDep</a>* PredEdge)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L375">llvm/include/llvm/CodeGen/MachineScheduler.h:375</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code"><a href="rFD7C33E930FF5E13.html">llvm::SDep</a>*<b> PredEdge</b></dt></dl><h3 id="40CBCF25E1703160"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#40CBCF25E1703160">¶</a><code class="hdoc-function-code language-cpp">void releasePredecessors(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L376">llvm/include/llvm/CodeGen/MachineScheduler.h:376</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt></dl><h3 id="D1B5DF9F825BE096"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D1B5DF9F825BE096">¶</a><code class="hdoc-function-code language-cpp">void releaseSucc(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU,
                 <a href="rFD7C33E930FF5E13.html">llvm::SDep</a>* SuccEdge)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L373">llvm/include/llvm/CodeGen/MachineScheduler.h:373</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code"><a href="rFD7C33E930FF5E13.html">llvm::SDep</a>*<b> SuccEdge</b></dt></dl><h3 id="EC0EBE1ED7047CB2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EC0EBE1ED7047CB2">¶</a><code class="hdoc-function-code language-cpp">void releaseSuccessors(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L374">llvm/include/llvm/CodeGen/MachineScheduler.h:374</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt></dl><h3 id="BAB2489F468718A8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BAB2489F468718A8">¶</a><code class="hdoc-function-code language-cpp">void schedule()</code></pre></h3><h4>Description</h4><p>Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L332">llvm/include/llvm/CodeGen/MachineScheduler.h:332</a></p><h3 id="1C2AF8EB4CD313E2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1C2AF8EB4CD313E2">¶</a><code class="hdoc-function-code language-cpp">void startBlock(<a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* bb)</code></pre></h3><h4>Description</h4><p>Prepares to perform scheduling in the given block.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L334">llvm/include/llvm/CodeGen/MachineScheduler.h:334</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> bb</b></dt></dl><h3 id="8E422B3924D70259"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8E422B3924D70259">¶</a><code class="hdoc-function-code language-cpp"><a href="r5F7F212A407CEA06.html">MachineBasicBlock::iterator</a> top() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L319">llvm/include/llvm/CodeGen/MachineScheduler.h:319</a></p><h3 id="15B79175EC86A90C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#15B79175EC86A90C">¶</a><code class="hdoc-function-code language-cpp">void updateQueues(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU, bool IsTopNode)</code></pre></h3><h4>Description</h4><p>Update scheduler DAG and queues after scheduling an instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L359">llvm/include/llvm/CodeGen/MachineScheduler.h:359</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt><dt class="is-family-code">bool<b> IsTopNode</b></dt></dl><h3 id="F47852DCABDAC1F0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F47852DCABDAC1F0">¶</a><code class="hdoc-function-code language-cpp">void viewGraph()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L346">llvm/include/llvm/CodeGen/MachineScheduler.h:346</a></p><h3 id="EC37E12511CC8E27"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EC37E12511CC8E27">¶</a><code class="hdoc-function-code language-cpp">void viewGraph(const <a href="rA5E25CD0DF0DA048.html">llvm::Twine</a>&amp; Name,
               const <a href="rA5E25CD0DF0DA048.html">llvm::Twine</a>&amp; Title)</code></pre></h3><h4>Description</h4><p>Pops up a GraphViz/gv window with the ScheduleDAG rendered using &apos;dot&apos;.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L345">llvm/include/llvm/CodeGen/MachineScheduler.h:345</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rA5E25CD0DF0DA048.html">llvm::Twine</a>&amp;<b> Name</b></dt><dt class="is-family-code">const <a href="rA5E25CD0DF0DA048.html">llvm::Twine</a>&amp;<b> Title</b></dt></dl><h3 id="24E5CD86D632F439"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#24E5CD86D632F439">¶</a><code class="hdoc-function-code language-cpp">~ScheduleDAGMI()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineScheduler.h#L294">llvm/include/llvm/CodeGen/MachineScheduler.h:294</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>