// Seed: 2225522041
module module_0 (
    output tri0  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output tri0  id_4,
    input  wor   id_5
);
  wand id_7;
  tri0 id_8 = id_2 == 1;
  assign id_7 = id_8;
  wire id_9, id_10, id_11;
  wire id_12, id_13;
  wire id_14;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wand id_2
    , id_11,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    output wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    output tri id_9
);
  tri0 id_12;
  wire id_13, id_14, id_15;
  assign id_4 = id_0;
  assign id_4 = id_12;
  assign id_9 = id_11;
  assign id_8 = 1;
  wire id_16;
  assign id_1 = 1;
  module_0(
      id_6, id_11, id_2, id_5, id_1, id_3
  );
  assign id_8 = 1;
  wire id_17;
  supply0 id_18 = 1'b0;
  wire id_19;
  wire id_20, id_21, id_22;
endmodule
