
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003538                       # Number of seconds simulated
sim_ticks                                  3538284000                       # Number of ticks simulated
final_tick                                 3538284000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 159755                       # Simulator instruction rate (inst/s)
host_op_rate                                   320933                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45999054                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449568                       # Number of bytes of host memory used
host_seconds                                    76.92                       # Real time elapsed on the host
sim_insts                                    12288481                       # Number of instructions simulated
sim_ops                                      24686447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3538284000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1701440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1805568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       376832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          376832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5888                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5888                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          29428955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         480865866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             510294821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     29428955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29428955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106501344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106501344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106501344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         29428955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        480865866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            616796164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     24718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000336601750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          363                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          363                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               59332                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5684                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28213                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7003                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7003                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1681664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  123968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  385344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1805632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               448192                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1937                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   950                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              171                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3538282000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28213                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7003                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    500.214199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   335.327069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.597483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          706     17.11%     17.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          703     17.03%     34.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          476     11.53%     45.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          348      8.43%     54.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          271      6.57%     60.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          250      6.06%     66.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          301      7.29%     74.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          206      4.99%     79.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          866     20.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4127                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.336088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.427954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.165894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            136     37.47%     37.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           136     37.47%     74.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            15      4.13%     79.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           31      8.54%     87.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      2.20%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      1.93%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      1.38%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      1.10%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.55%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.83%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            8      2.20%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.83%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.28%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.83%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           363                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.586777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.561810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.928399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              256     70.52%     70.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.65%     72.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               97     26.72%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.83%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           363                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        99712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1581952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       385344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 28180892.206504620612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 447095823.851335823536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108907029.509219720960                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        26585                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         7003                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60208000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    822125500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  84801096000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36982.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30924.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12109252.61                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    389658500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               882333500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  131380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14829.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33579.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       475.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    510.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    126.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    22975                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5183                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     100473.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 17542980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9301545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                94262280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               24022440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         271670880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            290859600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              7025760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1211704290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        51208800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         26386620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2004016125                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            566.380801                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2881875750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5405750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     114920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     91463750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    133350000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     535927250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2657217250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12009480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6360420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                93341220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7407180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         271670880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            251079870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7137600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1170339960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       120703200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         25037880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1965150540                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            555.396497                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2969050500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5644000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     114920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     88076250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    314370750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     448669500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2566603500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3538284000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  584542                       # Number of BP lookups
system.cpu.branchPred.condPredicted            584542                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11418                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               280610                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   90563                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                341                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          280610                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             277131                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3479                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1530                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3538284000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5165986                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      502077                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1885                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3538284000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3538284000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1102360                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           434                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3538284000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7076569                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1148191                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12636232                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      584542                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             367694                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5832519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23456                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  248                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2478                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          215                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          297                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1102035                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3508                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6995676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.620642                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.743662                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3280524     46.89%     46.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    44139      0.63%     47.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   342227      4.89%     52.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    87967      1.26%     53.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   276798      3.96%     57.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    90822      1.30%     58.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    60274      0.86%     59.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    90003      1.29%     61.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2722922     38.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6995676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.082602                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.785644                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1185519                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2162557                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3536246                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 99626                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11728                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25218500                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11728                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1236927                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  737246                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5303                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3577897                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1426575                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25162670                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3464                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 109559                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1118741                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 191310                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27823691                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52865151                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19046619                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24741566                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263973                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   559718                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                185                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            142                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    576917                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5048996                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              510681                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            167249                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            63853                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25072149                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 339                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24962162                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4310                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          386040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       567360                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            275                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6995676                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.568227                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.948678                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2002834     28.63%     28.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              306811      4.39%     33.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              620642      8.87%     41.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              505110      7.22%     49.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              737603     10.54%     59.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              544737      7.79%     67.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              667768      9.55%     76.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              663336      9.48%     86.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              946835     13.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6995676                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29011      2.22%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 64366      4.92%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1057      0.08%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     24      0.00%      7.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 35431      2.71%      9.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%      9.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            581078     44.41%     54.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           336728     25.73%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4340      0.33%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1023      0.08%     80.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            255333     19.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               60      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             18302      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7596054     30.43%     30.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40088      0.16%     30.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1591      0.01%     30.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282896     17.16%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  739      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81992      0.33%     48.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2009      0.01%     48.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2961350     11.86%     60.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                960      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310016      9.25%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30075      0.12%     69.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080004      8.33%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               862042      3.45%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              353055      1.41%     82.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4190154     16.79%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150771      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24962162                       # Type of FU issued
system.cpu.iq.rate                           3.527439                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1308453                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.052417                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           19527062                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6736542                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6210212                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            38705701                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18722102                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18692912                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6258472                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                19993841                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           429601                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        55877                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        16107                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10012                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          6520                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11728                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  524875                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                116587                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25072488                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               570                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5048996                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               510681                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                200                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  12473                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                100724                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            122                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2157                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13062                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15219                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24936859                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5045691                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25303                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5547757                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   527169                       # Number of branches executed
system.cpu.iew.exec_stores                     502066                       # Number of stores executed
system.cpu.iew.exec_rate                     3.523863                       # Inst execution rate
system.cpu.iew.wb_sent                       24910275                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24903124                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14742353                       # num instructions producing a value
system.cpu.iew.wb_consumers                  23035450                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.519096                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.639985                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          386098                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11639                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6934901                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.559740                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.307069                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2407341     34.71%     34.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       529837      7.64%     42.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       291242      4.20%     46.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       303241      4.37%     50.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       561442      8.10%     59.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       398583      5.75%     64.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       392450      5.66%     70.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       335100      4.83%     75.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1715665     24.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6934901                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288481                       # Number of instructions committed
system.cpu.commit.committedOps               24686447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487693                       # Number of memory references committed
system.cpu.commit.loads                       4993119                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510551                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311137                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401573     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821881      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686447                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1715665                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30291781                       # The number of ROB reads
system.cpu.rob.rob_writes                    50206937                       # The number of ROB writes
system.cpu.timesIdled                             829                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288481                       # Number of Instructions Simulated
system.cpu.committedOps                      24686447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.575870                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.575870                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.736503                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.736503                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18666566                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5363790                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24717417                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18541858                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2182887                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3603552                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6595244                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3538284000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.489452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3910231                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25561                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            152.976448                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.489452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10452235                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10452235                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3538284000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4648573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4648573                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492089                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5140662                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5140662                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5140662                       # number of overall hits
system.cpu.dcache.overall_hits::total         5140662                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        69674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         69674                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2489                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        72163                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          72163                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        72163                       # number of overall misses
system.cpu.dcache.overall_misses::total         72163                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4239341000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4239341000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    158855996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    158855996                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4398196996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4398196996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4398196996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4398196996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4718247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4718247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5212825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5212825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5212825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5212825                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014767                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005033                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013843                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013843                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013843                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013843                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60845.379912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60845.379912                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63823.220571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63823.220571                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60948.089686                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60948.089686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60948.089686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60948.089686                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        64920                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          445                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               846                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.737589                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.166667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5888                       # number of writebacks
system.cpu.dcache.writebacks::total              5888                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        45549                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        45549                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        45578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        45578                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45578                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24125                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2460                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2460                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        26585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26585                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26585                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1488736500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1488736500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    155287997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    155287997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1644024497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1644024497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1644024497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1644024497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004974                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004974                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005100                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005100                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005100                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005100                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61709.284974                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61709.284974                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63125.202033                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63125.202033                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61840.304570                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61840.304570                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61840.304570                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61840.304570                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25561                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3538284000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.987964                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              181186                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            162.353047                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.987964                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992164                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992164                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          383                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2205696                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2205696                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3538284000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1099686                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1099686                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1099686                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1099686                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1099686                       # number of overall hits
system.cpu.icache.overall_hits::total         1099686                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2348                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2348                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2348                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2348                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2348                       # number of overall misses
system.cpu.icache.overall_misses::total          2348                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    146887499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    146887499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    146887499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    146887499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    146887499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    146887499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1102034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1102034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1102034                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1102034                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1102034                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1102034                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002131                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002131                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002131                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002131                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002131                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62558.560051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62558.560051                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62558.560051                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62558.560051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62558.560051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62558.560051                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1941                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.656250                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1116                       # number of writebacks
system.cpu.icache.writebacks::total              1116                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          719                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          719                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          719                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          719                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          719                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          719                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1629                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1629                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1629                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1629                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    112267499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112267499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    112267499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112267499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    112267499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112267499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001478                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001478                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001478                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001478                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001478                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001478                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68918.047268                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68918.047268                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68918.047268                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68918.047268                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68918.047268                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68918.047268                       # average overall mshr miss latency
system.cpu.icache.replacements                   1116                       # number of replacements
system.membus.snoop_filter.tot_requests         54891                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        26678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3538284000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25753                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5888                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1116                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19673                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2460                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2460                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1629                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24125                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        78731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        78731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       175552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       175552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2078272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2078272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2253824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28214                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000319                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017858                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28205     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               28214                       # Request fanout histogram
system.membus.reqLayer2.occupancy            87227500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8631747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          139091250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
