// Seed: 979713431
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output supply0 id_3;
  output wire id_2;
  assign module_1.id_8 = 0;
  output wire id_1;
  assign id_3 = 1;
  parameter id_5 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd41,
    parameter id_3 = 32'd48
) (
    output tri1 id_0,
    input  tri1 _id_1,
    output tri0 id_2,
    input  tri1 _id_3,
    input  tri  id_4,
    output wire id_5
);
  logic id_7 = id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  supply0 id_8 = -1;
  assign id_2 = -1;
  assign id_5 = id_1;
  generate
    wire [id_1 : id_3] id_9;
  endgenerate
endmodule
