0.6
2017.1
Apr 14 2017
18:58:24
/home/carljohnsen/vivado/PipelinedMIPS-BRAM/PipelinedMIPS-BRAM.sim/sim_1/impl/timing/design_1_wrapper_time_impl.v,1502026795,verilog,,,,design_1;design_1_PipelinedMIPS_export_0_0;design_1_PipelinedMIPS_export_0_0_EX_BranchAdder;design_1_PipelinedMIPS_export_0_0_EX_ForwardAMux;design_1_PipelinedMIPS_export_0_0_EX_ForwardBMux;design_1_PipelinedMIPS_export_0_0_EX_Pipe;design_1_PipelinedMIPS_export_0_0_ID_Instruction_Mux;design_1_PipelinedMIPS_export_0_0_ID_Pipe;design_1_PipelinedMIPS_export_0_0_ID_Register;design_1_PipelinedMIPS_export_0_0_IF_PC;design_1_PipelinedMIPS_export_0_0_IF_Pipe;design_1_PipelinedMIPS_export_0_0_MEM_Memory;design_1_PipelinedMIPS_export_0_0_MEM_Pipe;design_1_PipelinedMIPS_export_0_0_PipelinedMIPS;design_1_PipelinedMIPS_export_0_0_PipelinedMIPS_export;design_1_blk_mem_gen_0_2;design_1_blk_mem_gen_0_2_blk_mem_gen_generic_cstr;design_1_blk_mem_gen_0_2_blk_mem_gen_prim_width;design_1_blk_mem_gen_0_2_blk_mem_gen_prim_width__parameterized0;design_1_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper;design_1_blk_mem_gen_0_2_blk_mem_gen_prim_wrapper__parameterized0;design_1_blk_mem_gen_0_2_blk_mem_gen_top;design_1_blk_mem_gen_0_2_blk_mem_gen_v8_3_6;design_1_blk_mem_gen_0_2_blk_mem_gen_v8_3_6_synth;design_1_blk_mem_gen_1_0;design_1_blk_mem_gen_1_0_blk_mem_gen_generic_cstr;design_1_blk_mem_gen_1_0_blk_mem_gen_mux__parameterized0;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_width;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_width__parameterized0;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_width__parameterized1;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_width__parameterized2;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_width__parameterized3;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_width__parameterized4;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_width__parameterized5;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_width__parameterized6;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_wrapper_init;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_wrapper_init__parameterized0;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_wrapper_init__parameterized1;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_wrapper_init__parameterized2;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_wrapper_init__parameterized3;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_wrapper_init__parameterized4;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_wrapper_init__parameterized5;design_1_blk_mem_gen_1_0_blk_mem_gen_prim_wrapper_init__parameterized6;design_1_blk_mem_gen_1_0_blk_mem_gen_top;design_1_blk_mem_gen_1_0_blk_mem_gen_v8_3_6;design_1_blk_mem_gen_1_0_blk_mem_gen_v8_3_6_synth;design_1_util_vector_logic_0_0;design_1_wrapper;design_1_xlconstant_0_0;glbl,,,,,,,,
