#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2658ae0 .scope module, "tb_full" "tb_full" 2 1;
 .timescale 0 0;
v0x2772120_0 .net "ALU_to_A", 3 0, L_0x2774aa0; 1 drivers
v0x2772400_0 .net "ALU_to_B", 3 0, L_0x2774b00; 1 drivers
v0x2772480_0 .net "A_to_ALU", 3 0, v0x276ec40_0; 1 drivers
v0x2772500_0 .net "A_to_RAM", 3 0, v0x276ece0_0; 1 drivers
v0x27725d0_0 .net "A_to_TMP", 3 0, v0x276ee00_0; 1 drivers
v0x27726a0_0 .net "B_to_A", 3 0, v0x276d910_0; 1 drivers
v0x2772770_0 .net "B_to_ALU", 3 0, v0x276d890_0; 1 drivers
v0x2772840_0 .net "Cea", 0 0, v0x2770ed0_0; 1 drivers
v0x2772960_0 .net "Cei", 0 0, v0x2770fa0_0; 1 drivers
v0x2772a30_0 .net "Cetmp", 0 0, v0x2771050_0; 1 drivers
v0x2772ab0_0 .net "Cp", 0 0, v0x2771100_0; 1 drivers
v0x2772b80_0 .net "EaRAM", 0 0, v0x27711e0_0; 1 drivers
v0x2772c50_0 .net "Eatmp", 0 0, v0x2771290_0; 1 drivers
v0x2772d20_0 .net "Eba", 0 0, v0x2771350_0; 1 drivers
v0x2772e70_0 .net "Ei", 0 0, v0x2771400_0; 1 drivers
v0x2772f40_0 .net "Ep", 0 0, v0x27714b0_0; 1 drivers
v0x2772da0_0 .net "Etmpb", 0 0, v0x2771560_0; 1 drivers
v0x27730f0_0 .net "Eu", 0 0, v0x2771610_0; 1 drivers
v0x2773210_0 .net "IR_to_Control", 3 0, v0x276f550_0; 1 drivers
v0x2773290_0 .net "IR_to_MAR", 3 0, v0x276f3a0_0; 1 drivers
v0x27733c0_0 .net "LA", 0 0, v0x2771740_0; 1 drivers
v0x2773440_0 .net "LaALU", 0 0, v0x27717c0_0; 1 drivers
v0x2773580_0 .net "LaRam", 0 0, v0x27718f0_0; 1 drivers
v0x2773600_0 .net "Lab", 0 0, v0x27719a0_0; 1 drivers
v0x2773750_0 .net "LbALU", 0 0, v0x2771840_0; 1 drivers
v0x27737d0_0 .net "Lbtmp", 0 0, v0x2771b10_0; 1 drivers
v0x27736d0_0 .net "Li", 0 0, v0x2771c30_0; 1 drivers
v0x2773980_0 .net "Lmi", 0 0, v0x2771cb0_0; 1 drivers
v0x27738a0_0 .net "Lmp", 0 0, v0x2771b90_0; 1 drivers
v0x2773b40_0 .net "Lo", 0 0, v0x2771e10_0; 1 drivers
v0x2773a00_0 .net "LtmpRAM", 0 0, v0x2771d30_0; 1 drivers
v0x2773cc0_0 .net "Ltmpa", 0 0, v0x2771f50_0; 1 drivers
v0x2773c10_0 .net "MAR_to_RAM", 3 0, v0x2770710_0; 1 drivers
v0x2773ea0_0 .net "PC_to_MAR", 3 0, v0x2770c10_0; 1 drivers
RS_0x7f0d3f1e95e8 .resolv tri, v0x276ffc0_0, v0x27700e0_0, C4<zzzz>, C4<zzzz>;
v0x2773d90_0 .net8 "RAM_to_A", 3 0, RS_0x7f0d3f1e95e8; 2 drivers
v0x2774040_0 .net "RAM_to_IR", 7 0, v0x2770040_0; 1 drivers
v0x2773f70_0 .net "RAM_to_TMP", 3 0, C4<zzzz>; 0 drivers
v0x27741f0_0 .net "Su", 0 0, v0x2771ec0_0; 1 drivers
v0x27740c0_0 .net "TMP_to_ALU", 3 0, C4<zzzz>; 0 drivers
v0x2774140_0 .net "TMP_to_B", 3 0, v0x276e060_0; 1 drivers
v0x27743c0_0 .var "clk", 0 0;
v0x2774440_0 .var "reset", 0 0;
S_0x2770d50 .scope module, "example_tbCS" "ControlSequencer" 2 22, 3 2, S_0x2658ae0;
 .timescale 0 0;
v0x2770ed0_0 .var "Cea", 0 0;
v0x2770fa0_0 .var "Cei", 0 0;
v0x2771050_0 .var "Cetmp", 0 0;
v0x2771100_0 .var "Cp", 0 0;
v0x27711e0_0 .var "EaRAM", 0 0;
v0x2771290_0 .var "Eatmp", 0 0;
v0x2771350_0 .var "Eba", 0 0;
v0x2771400_0 .var "Ei", 0 0;
v0x27714b0_0 .var "Ep", 0 0;
v0x2771560_0 .var "Etmpb", 0 0;
v0x2771610_0 .var "Eu", 0 0;
v0x27716c0_0 .alias "IR_to_Control", 3 0, v0x2773210_0;
v0x2771740_0 .var "LA", 0 0;
v0x27717c0_0 .var "LaALU", 0 0;
v0x27718f0_0 .var "LaRam", 0 0;
v0x27719a0_0 .var "Lab", 0 0;
v0x2771840_0 .var "LbALU", 0 0;
v0x2771b10_0 .var "Lbtmp", 0 0;
v0x2771c30_0 .var "Li", 0 0;
v0x2771cb0_0 .var "Lmi", 0 0;
v0x2771b90_0 .var "Lmp", 0 0;
v0x2771e10_0 .var "Lo", 0 0;
v0x2771d30_0 .var "LtmpRAM", 0 0;
v0x2771f50_0 .var "Ltmpa", 0 0;
v0x2771ec0_0 .var "Su", 0 0;
v0x27720a0_0 .net "clk", 0 0, v0x27743c0_0; 1 drivers
v0x276f4c0_0 .var "counter_state", 5 0;
v0x2771fd0_0 .net "reset", 0 0, v0x2774440_0; 1 drivers
E_0x2770b60 .event negedge, v0x276cf30_0;
E_0x2770e80 .event negedge, v0x276d020_0, v0x276cf30_0;
S_0x2770810 .scope module, "example_tbPC" "ProgramCounter" 2 23, 3 309, S_0x2658ae0;
 .timescale 0 0;
v0x2770900_0 .alias "Cp", 0 0, v0x2772ab0_0;
v0x27709c0_0 .alias "Ep", 0 0, v0x2772f40_0;
v0x2770a60_0 .alias "PC_to_MAR", 3 0, v0x2773ea0_0;
v0x2770ae0_0 .alias "clk", 0 0, v0x27720a0_0;
v0x2770b90_0 .var "count", 3 0;
v0x2770c10_0 .var "count_buffer", 3 0;
v0x2770cd0_0 .alias "reset", 0 0, v0x2771fd0_0;
S_0x2770280 .scope module, "example_tbMAR" "MAR" 2 24, 3 351, S_0x2658ae0;
 .timescale 0 0;
v0x27703c0_0 .alias "IR_to_MAR", 3 0, v0x2773290_0;
v0x2770490_0 .alias "Lmi", 0 0, v0x2773980_0;
v0x2770510_0 .alias "Lmp", 0 0, v0x27738a0_0;
v0x27705b0_0 .alias "MAR_to_RAM", 3 0, v0x2773c10_0;
v0x2770690_0 .alias "PC_to_MAR", 3 0, v0x2773ea0_0;
v0x2770710_0 .var "address", 3 0;
v0x2770790_0 .alias "clk", 0 0, v0x27720a0_0;
E_0x276fb40 .event edge, v0x2770510_0, v0x2770690_0, v0x2770490_0, v0x276f1d0_0;
S_0x276f7a0 .scope module, "example_tbRAMRAM" "RAM" 2 25, 3 379, S_0x2658ae0;
 .timescale 0 0;
v0x276f8d0_0 .alias "A_to_RAM", 3 0, v0x2772500_0;
v0x276f9a0_0 .alias "Cea", 0 0, v0x2772840_0;
v0x276fa20_0 .alias "Cei", 0 0, v0x2772960_0;
v0x276fac0_0 .alias "Cetmp", 0 0, v0x2772a30_0;
v0x276fb70_0 .alias "LA", 0 0, v0x27733c0_0;
v0x276fc10_0 .alias "MAR_to_RAM", 3 0, v0x2773c10_0;
v0x276fcb0_0 .alias "RAM_to_A", 3 0, v0x2773d90_0;
v0x276fd30_0 .alias "RAM_to_IR", 7 0, v0x2774040_0;
v0x276fde0_0 .alias "RAM_to_TMP", 3 0, v0x2773d90_0;
v0x276fe60_0 .var/i "address", 31 0;
v0x276ff40_0 .alias "clk", 0 0, v0x27720a0_0;
v0x276ffc0_0 .var "dataA", 3 0;
v0x2770040_0 .var "dataIR", 7 0;
v0x27700e0_0 .var "dataTMP", 3 0;
v0x2770200 .array "ram", 15 0, 7 0;
E_0x276f2d0 .event edge, v0x276fb70_0, v0x276e510_0, v0x276fc10_0;
S_0x276efb0 .scope module, "example_tbIR" "InstructionRegister" 2 26, 3 448, S_0x2658ae0;
 .timescale 0 0;
v0x276ed60_0 .alias "Ei", 0 0, v0x2772e70_0;
v0x276f120_0 .alias "IR_to_Control", 3 0, v0x2773210_0;
v0x276f1d0_0 .alias "IR_to_MAR", 3 0, v0x2773290_0;
v0x276f250_0 .alias "Li", 0 0, v0x27736d0_0;
v0x276f300_0 .alias "RAM_to_IR", 7 0, v0x2774040_0;
v0x276f3a0_0 .var "address_field", 3 0;
v0x276f440_0 .alias "clk", 0 0, v0x27720a0_0;
v0x276f550_0 .var "opcode", 3 0;
v0x276f5f0_0 .var "operand", 3 0;
v0x276f690_0 .alias "reset", 0 0, v0x2771fd0_0;
E_0x276e610 .event edge, v0x276f250_0, v0x276f300_0;
S_0x276e2b0 .scope module, "example_tbAR" "ARegister" 2 27, 3 494, S_0x2658ae0;
 .timescale 0 0;
v0x276e3c0_0 .alias "ALU_to_A", 3 0, v0x2772120_0;
v0x276e460_0 .alias "A_to_ALU", 3 0, v0x2772480_0;
v0x276e510_0 .alias "A_to_RAM", 3 0, v0x2772500_0;
v0x276e590_0 .alias "A_to_TMP", 3 0, v0x27725d0_0;
v0x276e670_0 .alias "B_to_A", 3 0, v0x27726a0_0;
v0x276e720_0 .alias "EaRAM", 0 0, v0x2772b80_0;
v0x276e7e0_0 .alias "Eatmp", 0 0, v0x2772c50_0;
v0x276e860_0 .alias "LaALU", 0 0, v0x2773440_0;
v0x276e930_0 .alias "LaRam", 0 0, v0x2773580_0;
v0x276e9b0_0 .alias "Lab", 0 0, v0x2773600_0;
v0x276eab0_0 .alias "RAM_to_A", 3 0, v0x2773d90_0;
v0x276eb50_0 .alias "clk", 0 0, v0x27720a0_0;
v0x276ec40_0 .var "dataA", 3 0;
v0x276ece0_0 .var "dataRAM", 3 0;
v0x276ee00_0 .var "dataTMP", 3 0;
v0x276eea0_0 .alias "reset", 0 0, v0x2771fd0_0;
E_0x276da90/0 .event edge, v0x276e930_0, v0x276eab0_0, v0x276e9b0_0, v0x276d470_0;
E_0x276da90/1 .event edge, v0x276e860_0, v0x265d620_0;
E_0x276da90 .event/or E_0x276da90/0, E_0x276da90/1;
S_0x276dac0 .scope module, "example_tbTMPR" "TMPRegister" 2 28, 3 561, S_0x2658ae0;
 .timescale 0 0;
v0x276dc10_0 .alias "A_to_TMP", 3 0, v0x27725d0_0;
v0x276dcd0_0 .alias "Etmpb", 0 0, v0x2772da0_0;
v0x276dd70_0 .alias "LtmpRAM", 0 0, v0x2773a00_0;
v0x276de10_0 .alias "Ltmpa", 0 0, v0x2773cc0_0;
v0x276dec0_0 .alias "RAM_to_TMP", 3 0, v0x2773f70_0;
v0x276df60_0 .alias "TMP_to_B", 3 0, v0x2774140_0;
v0x276dfe0_0 .alias "clk", 0 0, v0x27720a0_0;
v0x276e060_0 .var "dataOut", 3 0;
v0x276e130_0 .var "dataTMP", 3 0;
v0x276e1d0_0 .alias "reset", 0 0, v0x2771fd0_0;
E_0x276dbb0 .event edge, v0x276de10_0, v0x276dc10_0, v0x276dd70_0, v0x276dec0_0;
S_0x276d260 .scope module, "example_tbBR" "BRegister" 2 29, 3 605, S_0x2658ae0;
 .timescale 0 0;
v0x276d3a0_0 .alias "ALU_to_B", 3 0, v0x2772400_0;
v0x276d470_0 .alias "B_to_A", 3 0, v0x27726a0_0;
v0x276d4f0_0 .alias "B_to_ALU", 3 0, v0x2772770_0;
v0x276d5a0_0 .alias "Eba", 0 0, v0x2772d20_0;
v0x276d650_0 .alias "LbALU", 0 0, v0x2773750_0;
v0x276d6d0_0 .alias "Lbtmp", 0 0, v0x27737d0_0;
v0x276d770_0 .alias "TMP_to_B", 3 0, v0x2774140_0;
v0x276d810_0 .alias "clk", 0 0, v0x27720a0_0;
v0x276d890_0 .var "dataB", 3 0;
v0x276d910_0 .var "dataOut", 3 0;
v0x276da10_0 .alias "reset", 0 0, v0x2771fd0_0;
E_0x276cce0 .event edge, v0x276d6d0_0, v0x276d770_0, v0x276d650_0, v0x276cb20_0;
S_0x2656130 .scope module, "example_tbALU" "ALU" 2 30, 3 651, S_0x2658ae0;
 .timescale 0 0;
L_0x2774aa0 .functor BUFZ 4, v0x276d1c0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x2774b00 .functor BUFZ 4, v0x276d1c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x265d620_0 .alias "ALU_to_A", 3 0, v0x2772120_0;
v0x276cb20_0 .alias "ALU_to_B", 3 0, v0x2772400_0;
v0x276cbc0_0 .alias "A_to_ALU", 3 0, v0x2772480_0;
v0x276cc60_0 .alias "B_to_ALU", 3 0, v0x2772770_0;
v0x276cd10_0 .alias "Eu", 0 0, v0x27730f0_0;
v0x276cdb0_0 .alias "IR_to_Control", 3 0, v0x2773210_0;
v0x276ce90_0 .alias "TMP_to_ALU", 3 0, v0x27740c0_0;
v0x276cf30_0 .alias "clk", 0 0, v0x27720a0_0;
v0x276d020_0 .alias "reset", 0 0, v0x2771fd0_0;
v0x276d0c0_0 .var "result", 3 0;
v0x276d1c0_0 .var "resultOut", 3 0;
E_0x2653390 .event negedge, v0x276d020_0;
E_0x26537b0 .event posedge, v0x276cf30_0;
E_0x2660a50 .event edge, v0x276cdb0_0, v0x276cbc0_0, v0x276cc60_0, v0x276ce90_0;
    .scope S_0x2770d50;
T_0 ;
    %wait E_0x2770e80;
    %load/v 8, v0x2771fd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x276f4c0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x276f4c0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/0xz  T_0.2, 4;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x276f4c0_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x276f4c0_0, 6;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x276f4c0_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2770d50;
T_1 ;
    %wait E_0x2770b60;
    %load/v 8, v0x276f4c0_0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_1.5, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.7;
T_1.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.7;
T_1.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.7;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/v 8, v0x27716c0_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.9, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.10, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.11, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_1.12, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_1.13, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_1.14, 6;
    %jmp T_1.15;
T_1.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.15;
T_1.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.15;
T_1.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.15;
T_1.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.15;
T_1.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.15;
T_1.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.15;
T_1.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.15;
T_1.15 ;
    %jmp T_1.7;
T_1.4 ;
    %load/v 8, v0x27716c0_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.16, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.17, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.18, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.19, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_1.20, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_1.21, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_1.22, 6;
    %jmp T_1.23;
T_1.16 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.23;
T_1.17 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.23;
T_1.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.23;
T_1.19 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.23;
T_1.20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.23;
T_1.21 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.23;
T_1.22 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.23;
T_1.23 ;
    %jmp T_1.7;
T_1.5 ;
    %load/v 8, v0x27716c0_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.24, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.25, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.26, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.27, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_1.28, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_1.29, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_1.30, 6;
    %jmp T_1.31;
T_1.24 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.31;
T_1.25 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.31;
T_1.26 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.31;
T_1.27 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.31;
T_1.28 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.31;
T_1.29 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 0;
    %jmp T_1.31;
T_1.30 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27714b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771cb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770fa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2770ed0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771c30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771400_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27718f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27719a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771ec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771b10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771350_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771f50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27717c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27711e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771d30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2771840_0, 0, 1;
    %jmp T_1.31;
T_1.31 ;
    %jmp T_1.7;
T_1.7 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2770810;
T_2 ;
    %set/v v0x2770c10_0, 3, 4;
    %set/v v0x2770b90_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x2770810;
T_3 ;
    %wait E_0x26537b0;
    %load/v 8, v0x27709c0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x2770b90_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2770c10_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2770c10_0, 0, 3;
T_3.1 ;
    %load/v 8, v0x2770900_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x2770b90_0, 4;
    %cmpi/u 8, 15, 4;
    %mov 8, 4, 1;
    %jmp/0  T_3.4, 8;
    %mov 9, 0, 4;
    %jmp/1  T_3.6, 8;
T_3.4 ; End of true expr.
    %ix/load 0, 1, 0;
    %load/vp0 13, v0x2770b90_0, 4;
    %jmp/0  T_3.5, 8;
 ; End of false expr.
    %blend  9, 13, 4; Condition unknown.
    %jmp  T_3.6;
T_3.5 ;
    %mov 9, 13, 4; Return false value
T_3.6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2770b90_0, 0, 9;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2770810;
T_4 ;
    %wait E_0x2653390;
    %load/v 8, v0x2770cd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2770b90_0, 0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2770280;
T_5 ;
    %set/v v0x2770710_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x2770280;
T_6 ;
    %wait E_0x276fb40;
    %load/v 8, v0x2770510_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x2770690_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2770710_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x2770490_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x27703c0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2770710_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x276f7a0;
T_7 ;
    %set/v v0x2770040_0, 3, 8;
    %end;
    .thread T_7;
    .scope S_0x276f7a0;
T_8 ;
    %set/v v0x276ffc0_0, 3, 4;
    %end;
    .thread T_8;
    .scope S_0x276f7a0;
T_9 ;
    %set/v v0x27700e0_0, 3, 4;
    %end;
    .thread T_9;
    .scope S_0x276f7a0;
T_10 ;
    %set/v v0x276fe60_0, 0, 32;
T_10.0 ;
    %load/v 8, v0x276fe60_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_10.1, 5;
    %ix/getv/s 3, v0x276fe60_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2770200, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x276fe60_0, 32;
    %set/v v0x276fe60_0, 8, 32;
    %jmp T_10.0;
T_10.1 ;
    %movi 8, 121, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2770200, 0, 8;
t_1 ;
    %movi 8, 48, 8;
    %ix/load 3, 1, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2770200, 0, 8;
t_2 ;
    %movi 8, 122, 8;
    %ix/load 3, 2, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2770200, 0, 8;
t_3 ;
    %movi 8, 128, 8;
    %ix/load 3, 3, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2770200, 0, 8;
t_4 ;
    %movi 8, 107, 8;
    %ix/load 3, 4, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2770200, 0, 8;
t_5 ;
    %movi 8, 155, 8;
    %ix/load 3, 5, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2770200, 0, 8;
t_6 ;
    %movi 8, 3, 8;
    %ix/load 3, 9, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2770200, 0, 8;
t_7 ;
    %movi 8, 11, 8;
    %ix/load 3, 10, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2770200, 0, 8;
t_8 ;
    %end;
    .thread T_10;
    .scope S_0x276f7a0;
T_11 ;
    %wait E_0x276f2d0;
    %load/v 8, v0x276fb70_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x276f8d0_0, 4;
    %mov 12, 0, 4;
    %ix/getv 3, v0x276fc10_0;
    %jmp/1 t_9, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2770200, 0, 8;
t_9 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x276f7a0;
T_12 ;
    %wait E_0x26537b0;
    %load/v 8, v0x276fa20_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/getv 3, v0x276fc10_0;
    %load/av 8, v0x2770200, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2770040_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x276f9a0_0, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/getv 3, v0x276fc10_0;
    %jmp/1 T_12.4, 4;
    %ix/get/s 0, 0, 2;
T_12.4 ;
    %load/avx.p 8, v0x2770200, 0;
    %load/avx.p 9, v0x2770200, 0;
    %load/avx.p 10, v0x2770200, 0;
    %load/avx.p 11, v0x2770200, 0;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x276ffc0_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0x276fac0_0, 1;
    %jmp/0xz  T_12.5, 8;
    %ix/getv 3, v0x276fc10_0;
    %jmp/1 T_12.7, 4;
    %ix/get/s 0, 0, 2;
T_12.7 ;
    %load/avx.p 8, v0x2770200, 0;
    %load/avx.p 9, v0x2770200, 0;
    %load/avx.p 10, v0x2770200, 0;
    %load/avx.p 11, v0x2770200, 0;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x27700e0_0, 0, 8;
    %jmp T_12.6;
T_12.5 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x2770040_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276ffc0_0, 0, 3;
T_12.6 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x276efb0;
T_13 ;
    %wait E_0x276e610;
    %load/v 8, v0x276f250_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.2, 4;
    %load/x1p 8, v0x276f300_0, 4;
    %jmp T_13.3;
T_13.2 ;
    %mov 8, 2, 4;
T_13.3 ;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x276f550_0, 0, 8;
    %load/v 8, v0x276f300_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x276f5f0_0, 0, 8;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x276efb0;
T_14 ;
    %wait E_0x26537b0;
    %load/v 8, v0x276ed60_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x276f5f0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276f3a0_0, 0, 8;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x276efb0;
T_15 ;
    %wait E_0x2653390;
    %load/v 8, v0x276f690_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276f550_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276f5f0_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276f3a0_0, 0, 3;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x276e2b0;
T_16 ;
    %wait E_0x276da90;
    %load/v 8, v0x276e930_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x276eab0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276ec40_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x276e9b0_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x276e670_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276ec40_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v0x276e860_0, 1;
    %jmp/0xz  T_16.4, 8;
    %load/v 8, v0x276e3c0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276ec40_0, 0, 8;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x276e2b0;
T_17 ;
    %wait E_0x26537b0;
    %load/v 8, v0x276e7e0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x276ec40_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276ee00_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x276e720_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0x276ec40_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276ece0_0, 0, 8;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x276e2b0;
T_18 ;
    %wait E_0x2653390;
    %load/v 8, v0x276eea0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276ec40_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276ee00_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276ece0_0, 0, 3;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x276dac0;
T_19 ;
    %wait E_0x276dbb0;
    %load/v 8, v0x276de10_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x276dc10_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276e130_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x276dd70_0, 1;
    %jmp/0xz  T_19.2, 8;
    %load/v 8, v0x276dec0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276e130_0, 0, 8;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x276dac0;
T_20 ;
    %wait E_0x26537b0;
    %load/v 8, v0x276dcd0_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x276e130_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276e060_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x276dac0;
T_21 ;
    %wait E_0x2653390;
    %load/v 8, v0x276e1d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276e130_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276e060_0, 0, 3;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x276d260;
T_22 ;
    %wait E_0x276cce0;
    %load/v 8, v0x276d6d0_0, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x276d770_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276d890_0, 0, 8;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0x276d650_0, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v0x276d3a0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276d890_0, 0, 8;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x276d260;
T_23 ;
    %wait E_0x26537b0;
    %load/v 8, v0x276d5a0_0, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x276d890_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276d910_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x276d260;
T_24 ;
    %wait E_0x2653390;
    %load/v 8, v0x276da10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276d890_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276d910_0, 0, 3;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x2656130;
T_25 ;
    %wait E_0x2660a50;
    %load/v 8, v0x276cdb0_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/0xz  T_25.0, 4;
    %load/v 8, v0x276cbc0_0, 4;
    %load/v 12, v0x276cc60_0, 4;
    %add 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276d0c0_0, 0, 8;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x276cdb0_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_25.2, 4;
    %load/v 8, v0x276cbc0_0, 4;
    %load/v 12, v0x276cc60_0, 4;
    %sub 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276d0c0_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/v 8, v0x276cdb0_0, 4;
    %cmpi/u 8, 8, 4;
    %jmp/0xz  T_25.4, 4;
    %load/v 8, v0x276cbc0_0, 4;
    %load/v 12, v0x276cc60_0, 4;
    %and 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276d0c0_0, 0, 8;
    %jmp T_25.5;
T_25.4 ;
    %load/v 8, v0x276cdb0_0, 4;
    %cmpi/u 8, 9, 4;
    %jmp/0xz  T_25.6, 4;
    %load/v 8, v0x276ce90_0, 4;
    %load/v 12, v0x276cc60_0, 4;
    %or 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276d0c0_0, 0, 8;
T_25.6 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x2656130;
T_26 ;
    %wait E_0x26537b0;
    %load/v 8, v0x276cd10_0, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v0x276d0c0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276d1c0_0, 0, 8;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x2656130;
T_27 ;
    %wait E_0x2653390;
    %ix/load 0, 4, 0;
    %assign/v0 v0x276d1c0_0, 0, 3;
    %jmp T_27;
    .thread T_27;
    .scope S_0x2658ae0;
T_28 ;
    %set/v v0x27743c0_0, 1, 1;
    %set/v v0x2774440_0, 1, 1;
    %delay 1, 0;
    %set/v v0x2774440_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 37 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 1, 0;
    %set/v v0x2774440_0, 1, 1;
    %delay 3, 0;
    %vpi_call 2 40 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 42 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 44 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 46 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 48 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 50 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 52 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 54 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 56 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 58 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 60 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 62 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 64 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 66 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 68 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 70 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 72 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 74 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 76 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 78 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 80 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 82 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 84 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 86 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 88 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 90 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 92 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 94 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 96 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 98 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 100 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 102 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 104 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 106 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 108 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 110 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 112 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 114 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 116 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 118 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 120 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 122 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 124 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 126 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 128 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 130 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 132 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 134 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 137 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 139 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 142 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 6, 0;
    %vpi_call 2 144 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0;
    %delay 4, 0;
    %vpi_call 2 147 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 6, 0;
    %vpi_call 2 149 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 4, 0;
    %vpi_call 2 152 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 6, 0;
    %vpi_call 2 154 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 4, 0;
    %vpi_call 2 157 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 6, 0;
    %vpi_call 2 159 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 4, 0;
    %vpi_call 2 162 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 6, 0;
    %vpi_call 2 164 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 4, 0;
    %vpi_call 2 167 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 6, 0;
    %vpi_call 2 169 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 4, 0;
    %vpi_call 2 172 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 6, 0;
    %vpi_call 2 174 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 4, 0;
    %vpi_call 2 177 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 6, 0;
    %vpi_call 2 179 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 4, 0;
    %vpi_call 2 182 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 6, 0;
    %vpi_call 2 184 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0;
    %delay 4, 0;
    %vpi_call 2 187 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773a00_0, v0x2772a30_0, v0x2773750_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0, v0x2773f70_0, v0x27740c0_0, v0x2772400_0;
    %delay 6, 0;
    %vpi_call 2 189 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773a00_0, v0x2772a30_0, v0x2773750_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0, v0x2773f70_0, v0x27740c0_0, v0x2772400_0;
    %delay 4, 0;
    %vpi_call 2 192 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773a00_0, v0x2772a30_0, v0x2773750_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0, v0x2773f70_0, v0x27740c0_0, v0x2772400_0;
    %delay 6, 0;
    %vpi_call 2 194 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, LA=%b, EaRAM=%b, LtmpRAM=%b, Cetmp=%b, LbALU=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b, A_to_RAM=%4b, RAM_to_TMP=%4b, TMP_to_ALU=%4b, ALU_to_B=%b", $time, v0x2772ab0_0, v0x2772f40_0, v0x2772960_0, v0x2772840_0, v0x2773580_0, v0x2773600_0, v0x2772d20_0, v0x2772c50_0, v0x27737d0_0, v0x2773cc0_0, v0x2772da0_0, v0x2772e70_0, v0x27736d0_0, v0x27738a0_0, v0x2773980_0, v0x27741f0_0, v0x2773440_0, v0x27730f0_0, v0x2773b40_0, v0x27733c0_0, v0x2772b80_0, v0x2773a00_0, v0x2772a30_0, v0x2773750_0, v0x2773ea0_0, v0x2773c10_0, v0x2774040_0, v0x2773210_0, v0x2773290_0, v0x2773d90_0, v0x2772480_0, v0x27725d0_0, v0x2774140_0, v0x27726a0_0, v0x2772120_0, v0x2772500_0, v0x2773f70_0, v0x27740c0_0, v0x2772400_0;
    %delay 5, 0;
    %vpi_call 2 199 "$finish";
    %end;
    .thread T_28;
    .scope S_0x2658ae0;
T_29 ;
    %delay 5, 0;
    %load/v 8, v0x27743c0_0, 1;
    %inv 8, 1;
    %set/v v0x27743c0_0, 8, 1;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
