<stg><name>interleave_manual_rnd_Pipeline_WRITE</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="504" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln21"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:3 %sext_ln19_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln19

]]></Node>
<StgValue><ssdm name="sext_ln19_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:4 %sext_ln19_cast = sext i58 %sext_ln19_read

]]></Node>
<StgValue><ssdm name="sext_ln19_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i19 0, i19 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i19 0, i19 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="504" op_1_bw="504">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i504 0, i504 %phi_ln21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:0 %idx_1 = load i19 %idx

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:1 %indvars_iv_load = load i19 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4 %icmp_ln19 = icmp_eq  i19 %idx_1, i19 409600

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6 %indvars_iv_next = add i19 %indvars_iv_load, i19 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln19 = br i1 %icmp_ln19, void %.split4, void %.loopexit.loopexit2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="19">
<![CDATA[
.split4:1 %trunc_ln19 = trunc i19 %idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="19">
<![CDATA[
.split4:4 %zext_ln587 = zext i19 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="19" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:5 %x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="x_x0_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="19">
<![CDATA[
.split4:6 %tmp_V = load i19 %x_x0_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="19" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:7 %x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="x_x1_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="19">
<![CDATA[
.split4:8 %tmp_V_1 = load i19 %x_x1_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:9 %x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="x_x2_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="19">
<![CDATA[
.split4:10 %tmp_V_2 = load i19 %x_x2_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split4:13 %add_ln21 = add i19 %idx_1, i19 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:14 %icmp_ln21 = icmp_eq  i6 %trunc_ln19, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4:16 %br_ln21 = br i1 %icmp_ln21, void %.split4._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4._crit_edge:4 %store_ln0 = store i19 %indvars_iv_next, i19 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4._crit_edge:5 %store_ln21 = store i19 %add_ln21, i19 %idx

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln19_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409600, i64 409600, i64 409600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="19">
<![CDATA[
.split4:6 %tmp_V = load i19 %x_x0_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="19">
<![CDATA[
.split4:8 %tmp_V_1 = load i19 %x_x1_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="19">
<![CDATA[
.split4:10 %tmp_V_2 = load i19 %x_x2_V_addr

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:11 %add_ln70 = add i8 %tmp_V_1, i8 %tmp_V

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:12 %add_ln70_1 = add i8 %add_ln70, i8 %tmp_V_2

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
.loopexit.loopexit2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="504" op_0_bw="504" op_1_bw="0">
<![CDATA[
.split4:0 %phi_ln21_load_1 = load i504 %phi_ln21

]]></Node>
<StgValue><ssdm name="phi_ln21_load_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:2 %specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln321"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:3 %specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln321"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="512" op_0_bw="512" op_1_bw="8" op_2_bw="504">
<![CDATA[
.split4:15 %or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i504, i8 %add_ln70_1, i504 %phi_ln21_load_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
:0 %write_ln21 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem_addr, i512 %or_ln, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln21 = br void %.split4._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="504" op_0_bw="504" op_1_bw="0">
<![CDATA[
.split4._crit_edge:0 %phi_ln21_load = load i504 %phi_ln21

]]></Node>
<StgValue><ssdm name="phi_ln21_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="496" op_0_bw="496" op_1_bw="504" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split4._crit_edge:1 %tmp = partselect i496 @_ssdm_op_PartSelect.i496.i504.i32.i32, i504 %phi_ln21_load, i32 8, i32 503

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="504" op_0_bw="504" op_1_bw="8" op_2_bw="496">
<![CDATA[
.split4._crit_edge:2 %tmp_1 = bitconcatenate i504 @_ssdm_op_BitConcatenate.i504.i8.i496, i8 %add_ln70_1, i496 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="504" op_0_bw="1" op_1_bw="504" op_2_bw="504">
<![CDATA[
.split4._crit_edge:3 %select_ln21 = select i1 %icmp_ln21, i504 0, i504 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="504" op_1_bw="504" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split4._crit_edge:6 %store_ln21 = store i504 %select_ln21, i504 %phi_ln21

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.split4._crit_edge:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="74" name="sext_ln19" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln19"/></StgValue>
</port>
<port id="75" name="x_x0_V" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="x_x0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="x_x1_V" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="x_x1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="x_x2_V" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="x_x2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="StgValue_78" to="phi_ln21" fromId="78" toId="6">
</dataflow>
<dataflow id="80" from="StgValue_78" to="idx" fromId="78" toId="7">
</dataflow>
<dataflow id="81" from="StgValue_78" to="indvars_iv" fromId="78" toId="8">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln19_read" fromId="82" toId="9">
</dataflow>
<dataflow id="84" from="sext_ln19" to="sext_ln19_read" fromId="74" toId="9">
</dataflow>
<dataflow id="85" from="sext_ln19_read" to="sext_ln19_cast" fromId="9" toId="10">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="88" from="x_x2_V" to="specmemcore_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="96" from="x_x1_V" to="specmemcore_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="101" from="x_x0_V" to="specmemcore_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="107" from="gmem" to="specinterface_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="109" from="empty" to="specinterface_ln0" fromId="108" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="14">
</dataflow>
<dataflow id="112" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="14">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="113" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="117" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="14">
</dataflow>
<dataflow id="119" from="empty_1" to="specinterface_ln0" fromId="118" toId="14">
</dataflow>
<dataflow id="121" from="empty_2" to="specinterface_ln0" fromId="120" toId="14">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="113" toId="14">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="14">
</dataflow>
<dataflow id="125" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="14">
</dataflow>
<dataflow id="126" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="14">
</dataflow>
<dataflow id="127" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="14">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="113" toId="14">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="113" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_130" to="store_ln0" fromId="130" toId="15">
</dataflow>
<dataflow id="132" from="indvars_iv" to="store_ln0" fromId="8" toId="15">
</dataflow>
<dataflow id="133" from="StgValue_130" to="store_ln0" fromId="130" toId="16">
</dataflow>
<dataflow id="134" from="idx" to="store_ln0" fromId="7" toId="16">
</dataflow>
<dataflow id="136" from="StgValue_135" to="store_ln0" fromId="135" toId="17">
</dataflow>
<dataflow id="137" from="phi_ln21" to="store_ln0" fromId="6" toId="17">
</dataflow>
<dataflow id="138" from="idx" to="idx_1" fromId="7" toId="19">
</dataflow>
<dataflow id="139" from="indvars_iv" to="indvars_iv_load" fromId="8" toId="20">
</dataflow>
<dataflow id="140" from="idx_1" to="icmp_ln19" fromId="19" toId="21">
</dataflow>
<dataflow id="142" from="StgValue_141" to="icmp_ln19" fromId="141" toId="21">
</dataflow>
<dataflow id="143" from="indvars_iv_load" to="indvars_iv_next" fromId="20" toId="22">
</dataflow>
<dataflow id="145" from="StgValue_144" to="indvars_iv_next" fromId="144" toId="22">
</dataflow>
<dataflow id="146" from="icmp_ln19" to="br_ln19" fromId="21" toId="23">
</dataflow>
<dataflow id="147" from="idx_1" to="trunc_ln19" fromId="19" toId="24">
</dataflow>
<dataflow id="148" from="indvars_iv_load" to="zext_ln587" fromId="20" toId="25">
</dataflow>
<dataflow id="149" from="x_x0_V" to="x_x0_V_addr" fromId="75" toId="26">
</dataflow>
<dataflow id="151" from="StgValue_150" to="x_x0_V_addr" fromId="150" toId="26">
</dataflow>
<dataflow id="152" from="zext_ln587" to="x_x0_V_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="153" from="x_x0_V_addr" to="tmp_V" fromId="26" toId="27">
</dataflow>
<dataflow id="154" from="x_x1_V" to="x_x1_V_addr" fromId="76" toId="28">
</dataflow>
<dataflow id="155" from="StgValue_150" to="x_x1_V_addr" fromId="150" toId="28">
</dataflow>
<dataflow id="156" from="zext_ln587" to="x_x1_V_addr" fromId="25" toId="28">
</dataflow>
<dataflow id="157" from="x_x1_V_addr" to="tmp_V_1" fromId="28" toId="29">
</dataflow>
<dataflow id="158" from="x_x2_V" to="x_x2_V_addr" fromId="77" toId="30">
</dataflow>
<dataflow id="159" from="StgValue_150" to="x_x2_V_addr" fromId="150" toId="30">
</dataflow>
<dataflow id="160" from="zext_ln587" to="x_x2_V_addr" fromId="25" toId="30">
</dataflow>
<dataflow id="161" from="x_x2_V_addr" to="tmp_V_2" fromId="30" toId="31">
</dataflow>
<dataflow id="162" from="idx_1" to="add_ln21" fromId="19" toId="32">
</dataflow>
<dataflow id="163" from="StgValue_144" to="add_ln21" fromId="144" toId="32">
</dataflow>
<dataflow id="164" from="trunc_ln19" to="icmp_ln21" fromId="24" toId="33">
</dataflow>
<dataflow id="166" from="StgValue_165" to="icmp_ln21" fromId="165" toId="33">
</dataflow>
<dataflow id="167" from="icmp_ln21" to="br_ln21" fromId="33" toId="34">
</dataflow>
<dataflow id="168" from="indvars_iv_next" to="store_ln0" fromId="22" toId="35">
</dataflow>
<dataflow id="169" from="indvars_iv" to="store_ln0" fromId="8" toId="35">
</dataflow>
<dataflow id="170" from="add_ln21" to="store_ln21" fromId="32" toId="36">
</dataflow>
<dataflow id="171" from="idx" to="store_ln21" fromId="7" toId="36">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="172" toId="37">
</dataflow>
<dataflow id="174" from="gmem" to="specbitsmap_ln0" fromId="73" toId="37">
</dataflow>
<dataflow id="175" from="gmem" to="gmem_addr" fromId="73" toId="38">
</dataflow>
<dataflow id="176" from="sext_ln19_cast" to="gmem_addr" fromId="10" toId="38">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="177" toId="39">
</dataflow>
<dataflow id="180" from="StgValue_179" to="empty" fromId="179" toId="39">
</dataflow>
<dataflow id="181" from="StgValue_179" to="empty" fromId="179" toId="39">
</dataflow>
<dataflow id="182" from="StgValue_179" to="empty" fromId="179" toId="39">
</dataflow>
<dataflow id="183" from="x_x0_V_addr" to="tmp_V" fromId="26" toId="40">
</dataflow>
<dataflow id="184" from="x_x1_V_addr" to="tmp_V_1" fromId="28" toId="41">
</dataflow>
<dataflow id="185" from="x_x2_V_addr" to="tmp_V_2" fromId="30" toId="42">
</dataflow>
<dataflow id="186" from="tmp_V_1" to="add_ln70" fromId="41" toId="43">
</dataflow>
<dataflow id="187" from="tmp_V" to="add_ln70" fromId="40" toId="43">
</dataflow>
<dataflow id="188" from="add_ln70" to="add_ln70_1" fromId="43" toId="44">
</dataflow>
<dataflow id="189" from="tmp_V_2" to="add_ln70_1" fromId="42" toId="44">
</dataflow>
<dataflow id="190" from="phi_ln21" to="phi_ln21_load_1" fromId="6" toId="45">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecPipeline" to="specpipeline_ln321" fromId="191" toId="46">
</dataflow>
<dataflow id="193" from="StgValue_78" to="specpipeline_ln321" fromId="78" toId="46">
</dataflow>
<dataflow id="194" from="StgValue_110" to="specpipeline_ln321" fromId="110" toId="46">
</dataflow>
<dataflow id="195" from="StgValue_110" to="specpipeline_ln321" fromId="110" toId="46">
</dataflow>
<dataflow id="196" from="StgValue_110" to="specpipeline_ln321" fromId="110" toId="46">
</dataflow>
<dataflow id="197" from="empty_0" to="specpipeline_ln321" fromId="113" toId="46">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecLoopName" to="specloopname_ln321" fromId="198" toId="47">
</dataflow>
<dataflow id="201" from="empty_13" to="specloopname_ln321" fromId="200" toId="47">
</dataflow>
<dataflow id="203" from="_ssdm_op_BitConcatenate.i512.i8.i504" to="or_ln" fromId="202" toId="48">
</dataflow>
<dataflow id="204" from="add_ln70_1" to="or_ln" fromId="44" toId="48">
</dataflow>
<dataflow id="205" from="phi_ln21_load_1" to="or_ln" fromId="45" toId="48">
</dataflow>
<dataflow id="207" from="_ssdm_op_Write.m_axi.p1i512" to="write_ln21" fromId="206" toId="49">
</dataflow>
<dataflow id="208" from="gmem_addr" to="write_ln21" fromId="38" toId="49">
</dataflow>
<dataflow id="209" from="or_ln" to="write_ln21" fromId="48" toId="49">
</dataflow>
<dataflow id="210" from="StgValue_93" to="write_ln21" fromId="93" toId="49">
</dataflow>
<dataflow id="211" from="phi_ln21" to="phi_ln21_load" fromId="6" toId="51">
</dataflow>
<dataflow id="213" from="_ssdm_op_PartSelect.i496.i504.i32.i32" to="tmp" fromId="212" toId="52">
</dataflow>
<dataflow id="214" from="phi_ln21_load" to="tmp" fromId="51" toId="52">
</dataflow>
<dataflow id="216" from="StgValue_215" to="tmp" fromId="215" toId="52">
</dataflow>
<dataflow id="218" from="StgValue_217" to="tmp" fromId="217" toId="52">
</dataflow>
<dataflow id="220" from="_ssdm_op_BitConcatenate.i504.i8.i496" to="tmp_1" fromId="219" toId="53">
</dataflow>
<dataflow id="221" from="add_ln70_1" to="tmp_1" fromId="44" toId="53">
</dataflow>
<dataflow id="222" from="tmp" to="tmp_1" fromId="52" toId="53">
</dataflow>
<dataflow id="223" from="icmp_ln21" to="select_ln21" fromId="33" toId="54">
</dataflow>
<dataflow id="224" from="StgValue_135" to="select_ln21" fromId="135" toId="54">
</dataflow>
<dataflow id="225" from="tmp_1" to="select_ln21" fromId="53" toId="54">
</dataflow>
<dataflow id="226" from="select_ln21" to="store_ln21" fromId="54" toId="55">
</dataflow>
<dataflow id="227" from="phi_ln21" to="store_ln21" fromId="6" toId="55">
</dataflow>
<dataflow id="228" from="icmp_ln19" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="229" from="icmp_ln19" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="230" from="icmp_ln21" to="StgValue_4" fromId="33" toId="4">
</dataflow>
</dataflows>


</stg>
