=========================================================================================================
Auto created by Tang Dynasty v5.6.71036
   Copyright (c) 2012-2023 Anlogic Inc.
Wed Sep 18 14:31:59 2024
=========================================================================================================


Top Model:                biss_test                                                       
Device:                   eagle_20                                                        
Timing Constraint File:   ../../01_src/04_pin/biss_test.sdc                               
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: clk_50MHz                                                
Clock = clk_50MHz, period 20ns, rising at 10ns, falling at 0ns

80 endpoints analyzed totally, and 4678 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 8.306ns
---------------------------------------------------------------------------------------------------------

Paths for end point led[2]_syn_4 (153 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     11.694 ns                                                       
 Start Point:             U4_led/add0_syn_194.clk (rising edge triggered by clock clk_50MHz)
 End Point:               led[2]_syn_4.do[0] (rising edge triggered by clock clk_50MHz)   
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         7.921ns  (logic 2.147ns, net 5.774ns, 27% logic)                
 Logic Levels:            6 ( LUT2=2 LUT4=2 LUT3=1 LUT5=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.890       1.890                    
 U4_led/add0_syn_194.clk (sys_clk_dup_1)                     net                     2.062       3.952      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.952
---------------------------------------------------------------------------------------------------------
 U4_led/add0_syn_194.q[1]                                    clk2q                   0.146 r    14.098
 U4_led/reg1_syn_188.d[0] (U4_led/timer[5])                  net  (fanout = 2)       0.749 r    14.847      ../../01_src/01_rtl/led.v(7)
 U4_led/reg1_syn_188.f[0]                                    cell (LUT4)             0.205 r    15.052
 U4_led/reg1_syn_180.a[1] (U4_led/led_in_b[0]_syn_2)         net  (fanout = 1)       0.309 r    15.361                    
 U4_led/reg1_syn_180.f[1]                                    cell (LUT2)             0.424 r    15.785
 U4_led/reg1_syn_156.a[0] (U4_led/led_in_b[0]_syn_4)         net  (fanout = 2)       0.671 r    16.456                    
 U4_led/reg1_syn_156.f[0]                                    cell (LUT5)             0.424 r    16.880
 U4_led/led_in_b[0]_syn_92.d[1] (U4_led/led_in_b[0]_syn_6)   net  (fanout = 2)       0.757 r    17.637                    
 U4_led/led_in_b[0]_syn_92.f[1]                              cell (LUT3)             0.262 r    17.899
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.d[1] (U4_led/led_in_b[0]_syn_32) net  (fanout = 3)       0.664 r    18.563                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.f[1] cell (LUT2)             0.262 r    18.825
 U4_led/reg0_syn_24.a[0] (U4_led/mux3_syn_7)                 net  (fanout = 2)       0.594 r    19.419      ../../01_src/01_rtl/led.v(28)
 U4_led/reg0_syn_24.f[0]                                     cell (LUT4)             0.424 r    19.843
 led[2]_syn_4.do[0] (U4_led/led_in_b[2])                     net  (fanout = 1)       2.030 r    21.873      ../../01_src/01_rtl/biss_test.v(28)
 led[2]_syn_4                                                path2reg                0.000      21.873
 Arrival time                                                                       21.873                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.700       1.700                    
 led[2]_syn_4.osclk (sys_clk_dup_1)                          net                     1.665       3.365      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 30.000      33.365
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      33.304
 clock uncertainty                                                                  -0.000      33.304
 clock recovergence pessimism                                                        0.263      33.567
 Required time                                                                      33.567            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              11.694ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     11.698 ns                                                       
 Start Point:             U4_led/reg1_syn_193.clk (rising edge triggered by clock clk_50MHz)
 End Point:               led[2]_syn_4.do[0] (rising edge triggered by clock clk_50MHz)   
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         7.917ns  (logic 2.350ns, net 5.567ns, 29% logic)                
 Logic Levels:            6 ( LUT2=2 LUT4=2 LUT3=1 LUT5=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.890       1.890                    
 U4_led/reg1_syn_193.clk (sys_clk_dup_1)                     net                     2.062       3.952      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.952
---------------------------------------------------------------------------------------------------------
 U4_led/reg1_syn_193.q[0]                                    clk2q                   0.146 r    14.098
 U4_led/reg1_syn_188.a[0] (U4_led/timer[2])                  net  (fanout = 2)       0.542 r    14.640      ../../01_src/01_rtl/led.v(7)
 U4_led/reg1_syn_188.f[0]                                    cell (LUT4)             0.408 r    15.048
 U4_led/reg1_syn_180.a[1] (U4_led/led_in_b[0]_syn_2)         net  (fanout = 1)       0.309 r    15.357                    
 U4_led/reg1_syn_180.f[1]                                    cell (LUT2)             0.424 r    15.781
 U4_led/reg1_syn_156.a[0] (U4_led/led_in_b[0]_syn_4)         net  (fanout = 2)       0.671 r    16.452                    
 U4_led/reg1_syn_156.f[0]                                    cell (LUT5)             0.424 r    16.876
 U4_led/led_in_b[0]_syn_92.d[1] (U4_led/led_in_b[0]_syn_6)   net  (fanout = 2)       0.757 r    17.633                    
 U4_led/led_in_b[0]_syn_92.f[1]                              cell (LUT3)             0.262 r    17.895
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.d[1] (U4_led/led_in_b[0]_syn_32) net  (fanout = 3)       0.664 r    18.559                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.f[1] cell (LUT2)             0.262 r    18.821
 U4_led/reg0_syn_24.a[0] (U4_led/mux3_syn_7)                 net  (fanout = 2)       0.594 r    19.415      ../../01_src/01_rtl/led.v(28)
 U4_led/reg0_syn_24.f[0]                                     cell (LUT4)             0.424 r    19.839
 led[2]_syn_4.do[0] (U4_led/led_in_b[2])                     net  (fanout = 1)       2.030 r    21.869      ../../01_src/01_rtl/biss_test.v(28)
 led[2]_syn_4                                                path2reg                0.000      21.869
 Arrival time                                                                       21.869                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.700       1.700                    
 led[2]_syn_4.osclk (sys_clk_dup_1)                          net                     1.665       3.365      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 30.000      33.365
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      33.304
 clock uncertainty                                                                  -0.000      33.304
 clock recovergence pessimism                                                        0.263      33.567
 Required time                                                                      33.567            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              11.698ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     11.713 ns                                                       
 Start Point:             U4_led/reg1_syn_191.clk (rising edge triggered by clock clk_50MHz)
 End Point:               led[2]_syn_4.do[0] (rising edge triggered by clock clk_50MHz)   
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         7.902ns  (logic 2.275ns, net 5.627ns, 28% logic)                
 Logic Levels:            6 ( LUT2=2 LUT4=2 LUT3=1 LUT5=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.890       1.890                    
 U4_led/reg1_syn_191.clk (sys_clk_dup_1)                     net                     2.062       3.952      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.952
---------------------------------------------------------------------------------------------------------
 U4_led/reg1_syn_191.q[0]                                    clk2q                   0.146 r    14.098
 U4_led/reg1_syn_188.b[0] (U4_led/timer[3])                  net  (fanout = 2)       0.602 r    14.700      ../../01_src/01_rtl/led.v(7)
 U4_led/reg1_syn_188.f[0]                                    cell (LUT4)             0.333 r    15.033
 U4_led/reg1_syn_180.a[1] (U4_led/led_in_b[0]_syn_2)         net  (fanout = 1)       0.309 r    15.342                    
 U4_led/reg1_syn_180.f[1]                                    cell (LUT2)             0.424 r    15.766
 U4_led/reg1_syn_156.a[0] (U4_led/led_in_b[0]_syn_4)         net  (fanout = 2)       0.671 r    16.437                    
 U4_led/reg1_syn_156.f[0]                                    cell (LUT5)             0.424 r    16.861
 U4_led/led_in_b[0]_syn_92.d[1] (U4_led/led_in_b[0]_syn_6)   net  (fanout = 2)       0.757 r    17.618                    
 U4_led/led_in_b[0]_syn_92.f[1]                              cell (LUT3)             0.262 r    17.880
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.d[1] (U4_led/led_in_b[0]_syn_32) net  (fanout = 3)       0.664 r    18.544                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.f[1] cell (LUT2)             0.262 r    18.806
 U4_led/reg0_syn_24.a[0] (U4_led/mux3_syn_7)                 net  (fanout = 2)       0.594 r    19.400      ../../01_src/01_rtl/led.v(28)
 U4_led/reg0_syn_24.f[0]                                     cell (LUT4)             0.424 r    19.824
 led[2]_syn_4.do[0] (U4_led/led_in_b[2])                     net  (fanout = 1)       2.030 r    21.854      ../../01_src/01_rtl/biss_test.v(28)
 led[2]_syn_4                                                path2reg                0.000      21.854
 Arrival time                                                                       21.854                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.700       1.700                    
 led[2]_syn_4.osclk (sys_clk_dup_1)                          net                     1.665       3.365      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 30.000      33.365
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      33.304
 clock uncertainty                                                                  -0.000      33.304
 clock recovergence pessimism                                                        0.263      33.567
 Required time                                                                      33.567            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              11.713ns          

---------------------------------------------------------------------------------------------------------

Paths for end point led[0]_syn_4 (153 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     11.743 ns                                                       
 Start Point:             U4_led/reg1_syn_183.clk (rising edge triggered by clock clk_50MHz)
 End Point:               led[0]_syn_4.do[0] (rising edge triggered by clock clk_50MHz)   
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         7.872ns  (logic 2.434ns, net 5.438ns, 30% logic)                
 Logic Levels:            6 ( LUT2=3 LUT5=2 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.890       1.890                    
 U4_led/reg1_syn_183.clk (sys_clk_dup_1)                     net                     2.062       3.952      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.952
---------------------------------------------------------------------------------------------------------
 U4_led/reg1_syn_183.q[1]                                    clk2q                   0.146 r    14.098
 U4_led/reg1_syn_183.c[1] (U4_led/timer[11])                 net  (fanout = 2)       0.476 r    14.574      ../../01_src/01_rtl/led.v(7)
 U4_led/reg1_syn_183.f[1]                                    cell (LUT2)             0.348 r    14.922
 U4_led/reg1_syn_186.d[1] (U4_led/led_in_b[0]_syn_8)         net  (fanout = 2)       0.468 r    15.390                    
 U4_led/reg1_syn_186.f[1]                                    cell (LUT2)             0.205 r    15.595
 U4_led/led_in_b[0]_syn_83.a[1] (U4_led/led_in_b[0]_syn_10)  net  (fanout = 2)       0.515 r    16.110                    
 U4_led/led_in_b[0]_syn_83.fx[0]                             cell (LUT5)             0.618 r    16.728
 U4_led/led_in_b[0]_syn_81.b[0] (U4_led/led_in_b[0]_syn_16)  net  (fanout = 2)       0.505 r    17.233                    
 U4_led/led_in_b[0]_syn_81.f[0]                              cell (LUT5)             0.431 r    17.664
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.d[0] (U4_led/led_in_b[0]_syn_22) net  (fanout = 16)      0.766 r    18.430                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.f[0] cell (LUT2)             0.262 r    18.692
 U4_led/reg0_syn_27.a[0] (U4_led/mux1_syn_11)                net  (fanout = 2)       0.608 r    19.300      ../../01_src/01_rtl/led.v(34)
 U4_led/reg0_syn_27.f[0]                                     cell (LUT4)             0.424 r    19.724
 led[0]_syn_4.do[0] (U4_led/led_in_b[0])                     net  (fanout = 1)       2.100 r    21.824      ../../01_src/01_rtl/biss_test.v(28)
 led[0]_syn_4                                                path2reg                0.000      21.824
 Arrival time                                                                       21.824                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.700       1.700                    
 led[0]_syn_4.osclk (sys_clk_dup_1)                          net                     1.665       3.365      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 30.000      33.365
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      33.304
 clock uncertainty                                                                  -0.000      33.304
 clock recovergence pessimism                                                        0.263      33.567
 Required time                                                                      33.567            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              11.743ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     11.743 ns                                                       
 Start Point:             U4_led/reg1_syn_183.clk (rising edge triggered by clock clk_50MHz)
 End Point:               led[0]_syn_4.do[0] (rising edge triggered by clock clk_50MHz)   
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         7.872ns  (logic 2.434ns, net 5.438ns, 30% logic)                
 Logic Levels:            6 ( LUT2=3 LUT5=2 LUT4=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.890       1.890                    
 U4_led/reg1_syn_183.clk (sys_clk_dup_1)                     net                     2.062       3.952      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.952
---------------------------------------------------------------------------------------------------------
 U4_led/reg1_syn_183.q[1]                                    clk2q                   0.146 r    14.098
 U4_led/reg1_syn_183.c[1] (U4_led/timer[11])                 net  (fanout = 2)       0.476 r    14.574      ../../01_src/01_rtl/led.v(7)
 U4_led/reg1_syn_183.f[1]                                    cell (LUT2)             0.348 r    14.922
 U4_led/reg1_syn_186.d[1] (U4_led/led_in_b[0]_syn_8)         net  (fanout = 2)       0.468 r    15.390                    
 U4_led/reg1_syn_186.f[1]                                    cell (LUT2)             0.205 r    15.595
 U4_led/led_in_b[0]_syn_83.a[0] (U4_led/led_in_b[0]_syn_10)  net  (fanout = 2)       0.515 r    16.110                    
 U4_led/led_in_b[0]_syn_83.fx[0]                             cell (LUT5)             0.618 r    16.728
 U4_led/led_in_b[0]_syn_81.b[0] (U4_led/led_in_b[0]_syn_16)  net  (fanout = 2)       0.505 r    17.233                    
 U4_led/led_in_b[0]_syn_81.f[0]                              cell (LUT5)             0.431 r    17.664
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.d[0] (U4_led/led_in_b[0]_syn_22) net  (fanout = 16)      0.766 r    18.430                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.f[0] cell (LUT2)             0.262 r    18.692
 U4_led/reg0_syn_27.a[0] (U4_led/mux1_syn_11)                net  (fanout = 2)       0.608 r    19.300      ../../01_src/01_rtl/led.v(34)
 U4_led/reg0_syn_27.f[0]                                     cell (LUT4)             0.424 r    19.724
 led[0]_syn_4.do[0] (U4_led/led_in_b[0])                     net  (fanout = 1)       2.100 r    21.824      ../../01_src/01_rtl/biss_test.v(28)
 led[0]_syn_4                                                path2reg                0.000      21.824
 Arrival time                                                                       21.824                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.700       1.700                    
 led[0]_syn_4.osclk (sys_clk_dup_1)                          net                     1.665       3.365      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 30.000      33.365
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      33.304
 clock uncertainty                                                                  -0.000      33.304
 clock recovergence pessimism                                                        0.263      33.567
 Required time                                                                      33.567            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              11.743ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     11.796 ns                                                       
 Start Point:             U4_led/add0_syn_194.clk (rising edge triggered by clock clk_50MHz)
 End Point:               led[0]_syn_4.do[0] (rising edge triggered by clock clk_50MHz)   
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         7.819ns  (logic 2.309ns, net 5.510ns, 29% logic)                
 Logic Levels:            6 ( LUT5=2 LUT2=2 LUT4=2 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.890       1.890                    
 U4_led/add0_syn_194.clk (sys_clk_dup_1)                     net                     2.062       3.952      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.952
---------------------------------------------------------------------------------------------------------
 U4_led/add0_syn_194.q[1]                                    clk2q                   0.146 r    14.098
 U4_led/reg1_syn_188.d[0] (U4_led/timer[5])                  net  (fanout = 2)       0.749 r    14.847      ../../01_src/01_rtl/led.v(7)
 U4_led/reg1_syn_188.f[0]                                    cell (LUT4)             0.205 r    15.052
 U4_led/reg1_syn_180.a[1] (U4_led/led_in_b[0]_syn_2)         net  (fanout = 1)       0.309 r    15.361                    
 U4_led/reg1_syn_180.f[1]                                    cell (LUT2)             0.424 r    15.785
 U4_led/reg1_syn_156.a[0] (U4_led/led_in_b[0]_syn_4)         net  (fanout = 2)       0.671 r    16.456                    
 U4_led/reg1_syn_156.f[0]                                    cell (LUT5)             0.424 r    16.880
 U4_led/led_in_b[0]_syn_81.a[0] (U4_led/led_in_b[0]_syn_6)   net  (fanout = 2)       0.307 r    17.187                    
 U4_led/led_in_b[0]_syn_81.f[0]                              cell (LUT5)             0.424 r    17.611
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.d[0] (U4_led/led_in_b[0]_syn_22) net  (fanout = 16)      0.766 r    18.377                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.f[0] cell (LUT2)             0.262 r    18.639
 U4_led/reg0_syn_27.a[0] (U4_led/mux1_syn_11)                net  (fanout = 2)       0.608 r    19.247      ../../01_src/01_rtl/led.v(34)
 U4_led/reg0_syn_27.f[0]                                     cell (LUT4)             0.424 r    19.671
 led[0]_syn_4.do[0] (U4_led/led_in_b[0])                     net  (fanout = 1)       2.100 r    21.771      ../../01_src/01_rtl/biss_test.v(28)
 led[0]_syn_4                                                path2reg                0.000      21.771
 Arrival time                                                                       21.771                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.700       1.700                    
 led[0]_syn_4.osclk (sys_clk_dup_1)                          net                     1.665       3.365      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 30.000      33.365
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      33.304
 clock uncertainty                                                                  -0.000      33.304
 clock recovergence pessimism                                                        0.263      33.567
 Required time                                                                      33.567            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              11.796ns          

---------------------------------------------------------------------------------------------------------

Paths for end point led[3]_syn_4 (153 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     11.844 ns                                                       
 Start Point:             U4_led/add0_syn_194.clk (rising edge triggered by clock clk_50MHz)
 End Point:               led[3]_syn_4.do[0] (rising edge triggered by clock clk_50MHz)   
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         7.771ns  (logic 2.147ns, net 5.624ns, 27% logic)                
 Logic Levels:            6 ( LUT2=2 LUT4=2 LUT3=1 LUT5=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.890       1.890                    
 U4_led/add0_syn_194.clk (sys_clk_dup_1)                     net                     2.062       3.952      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.952
---------------------------------------------------------------------------------------------------------
 U4_led/add0_syn_194.q[1]                                    clk2q                   0.146 r    14.098
 U4_led/reg1_syn_188.d[0] (U4_led/timer[5])                  net  (fanout = 2)       0.749 r    14.847      ../../01_src/01_rtl/led.v(7)
 U4_led/reg1_syn_188.f[0]                                    cell (LUT4)             0.205 r    15.052
 U4_led/reg1_syn_180.a[1] (U4_led/led_in_b[0]_syn_2)         net  (fanout = 1)       0.309 r    15.361                    
 U4_led/reg1_syn_180.f[1]                                    cell (LUT2)             0.424 r    15.785
 U4_led/reg1_syn_156.a[0] (U4_led/led_in_b[0]_syn_4)         net  (fanout = 2)       0.671 r    16.456                    
 U4_led/reg1_syn_156.f[0]                                    cell (LUT5)             0.424 r    16.880
 U4_led/led_in_b[0]_syn_92.d[1] (U4_led/led_in_b[0]_syn_6)   net  (fanout = 2)       0.757 r    17.637                    
 U4_led/led_in_b[0]_syn_92.f[1]                              cell (LUT3)             0.262 r    17.899
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.d[1] (U4_led/led_in_b[0]_syn_32) net  (fanout = 3)       0.664 r    18.563                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.f[1] cell (LUT2)             0.262 r    18.825
 U4_led/reg0_syn_24.a[1] (U4_led/mux3_syn_7)                 net  (fanout = 2)       0.594 r    19.419      ../../01_src/01_rtl/led.v(28)
 U4_led/reg0_syn_24.f[1]                                     cell (LUT4)             0.424 r    19.843
 led[3]_syn_4.do[0] (U4_led/led_in_b[3])                     net  (fanout = 1)       1.880 r    21.723      ../../01_src/01_rtl/biss_test.v(28)
 led[3]_syn_4                                                path2reg                0.000      21.723
 Arrival time                                                                       21.723                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.700       1.700                    
 led[3]_syn_4.osclk (sys_clk_dup_1)                          net                     1.665       3.365      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 30.000      33.365
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      33.304
 clock uncertainty                                                                  -0.000      33.304
 clock recovergence pessimism                                                        0.263      33.567
 Required time                                                                      33.567            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              11.844ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     11.848 ns                                                       
 Start Point:             U4_led/reg1_syn_193.clk (rising edge triggered by clock clk_50MHz)
 End Point:               led[3]_syn_4.do[0] (rising edge triggered by clock clk_50MHz)   
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         7.767ns  (logic 2.350ns, net 5.417ns, 30% logic)                
 Logic Levels:            6 ( LUT2=2 LUT4=2 LUT3=1 LUT5=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.890       1.890                    
 U4_led/reg1_syn_193.clk (sys_clk_dup_1)                     net                     2.062       3.952      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.952
---------------------------------------------------------------------------------------------------------
 U4_led/reg1_syn_193.q[0]                                    clk2q                   0.146 r    14.098
 U4_led/reg1_syn_188.a[0] (U4_led/timer[2])                  net  (fanout = 2)       0.542 r    14.640      ../../01_src/01_rtl/led.v(7)
 U4_led/reg1_syn_188.f[0]                                    cell (LUT4)             0.408 r    15.048
 U4_led/reg1_syn_180.a[1] (U4_led/led_in_b[0]_syn_2)         net  (fanout = 1)       0.309 r    15.357                    
 U4_led/reg1_syn_180.f[1]                                    cell (LUT2)             0.424 r    15.781
 U4_led/reg1_syn_156.a[0] (U4_led/led_in_b[0]_syn_4)         net  (fanout = 2)       0.671 r    16.452                    
 U4_led/reg1_syn_156.f[0]                                    cell (LUT5)             0.424 r    16.876
 U4_led/led_in_b[0]_syn_92.d[1] (U4_led/led_in_b[0]_syn_6)   net  (fanout = 2)       0.757 r    17.633                    
 U4_led/led_in_b[0]_syn_92.f[1]                              cell (LUT3)             0.262 r    17.895
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.d[1] (U4_led/led_in_b[0]_syn_32) net  (fanout = 3)       0.664 r    18.559                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.f[1] cell (LUT2)             0.262 r    18.821
 U4_led/reg0_syn_24.a[1] (U4_led/mux3_syn_7)                 net  (fanout = 2)       0.594 r    19.415      ../../01_src/01_rtl/led.v(28)
 U4_led/reg0_syn_24.f[1]                                     cell (LUT4)             0.424 r    19.839
 led[3]_syn_4.do[0] (U4_led/led_in_b[3])                     net  (fanout = 1)       1.880 r    21.719      ../../01_src/01_rtl/biss_test.v(28)
 led[3]_syn_4                                                path2reg                0.000      21.719
 Arrival time                                                                       21.719                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.700       1.700                    
 led[3]_syn_4.osclk (sys_clk_dup_1)                          net                     1.665       3.365      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 30.000      33.365
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      33.304
 clock uncertainty                                                                  -0.000      33.304
 clock recovergence pessimism                                                        0.263      33.567
 Required time                                                                      33.567            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              11.848ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     11.863 ns                                                       
 Start Point:             U4_led/reg1_syn_191.clk (rising edge triggered by clock clk_50MHz)
 End Point:               led[3]_syn_4.do[0] (rising edge triggered by clock clk_50MHz)   
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         7.752ns  (logic 2.275ns, net 5.477ns, 29% logic)                
 Logic Levels:            6 ( LUT2=2 LUT4=2 LUT3=1 LUT5=1 )                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.890       1.890                    
 U4_led/reg1_syn_191.clk (sys_clk_dup_1)                     net                     2.062       3.952      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.952
---------------------------------------------------------------------------------------------------------
 U4_led/reg1_syn_191.q[0]                                    clk2q                   0.146 r    14.098
 U4_led/reg1_syn_188.b[0] (U4_led/timer[3])                  net  (fanout = 2)       0.602 r    14.700      ../../01_src/01_rtl/led.v(7)
 U4_led/reg1_syn_188.f[0]                                    cell (LUT4)             0.333 r    15.033
 U4_led/reg1_syn_180.a[1] (U4_led/led_in_b[0]_syn_2)         net  (fanout = 1)       0.309 r    15.342                    
 U4_led/reg1_syn_180.f[1]                                    cell (LUT2)             0.424 r    15.766
 U4_led/reg1_syn_156.a[0] (U4_led/led_in_b[0]_syn_4)         net  (fanout = 2)       0.671 r    16.437                    
 U4_led/reg1_syn_156.f[0]                                    cell (LUT5)             0.424 r    16.861
 U4_led/led_in_b[0]_syn_92.d[1] (U4_led/led_in_b[0]_syn_6)   net  (fanout = 2)       0.757 r    17.618                    
 U4_led/led_in_b[0]_syn_92.f[1]                              cell (LUT3)             0.262 r    17.880
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.d[1] (U4_led/led_in_b[0]_syn_32) net  (fanout = 3)       0.664 r    18.544                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_105.f[1] cell (LUT2)             0.262 r    18.806
 U4_led/reg0_syn_24.a[1] (U4_led/mux3_syn_7)                 net  (fanout = 2)       0.594 r    19.400      ../../01_src/01_rtl/led.v(28)
 U4_led/reg0_syn_24.f[1]                                     cell (LUT4)             0.424 r    19.824
 led[3]_syn_4.do[0] (U4_led/led_in_b[3])                     net  (fanout = 1)       1.880 r    21.704      ../../01_src/01_rtl/biss_test.v(28)
 led[3]_syn_4                                                path2reg                0.000      21.704
 Arrival time                                                                       21.704                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.700       1.700                    
 led[3]_syn_4.osclk (sys_clk_dup_1)                          net                     1.665       3.365      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 30.000      33.365
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.061      33.304
 clock uncertainty                                                                  -0.000      33.304
 clock recovergence pessimism                                                        0.263      33.567
 Required time                                                                      33.567            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              11.863ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point U4_led/reg0_syn_24 (153 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.639 ns                                                        
 Start Point:             U4_led/reg0_syn_24.clk (rising edge triggered by clock clk_50MHz)
 End Point:               U4_led/reg0_syn_24.d[0] (rising edge triggered by clock clk_50MHz)
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.700ns  (logic 0.378ns, net 0.322ns, 53% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.310       1.310                    
 U4_led/reg0_syn_24.clk (sys_clk_dup_1)                      net                     1.756       3.066      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.066
---------------------------------------------------------------------------------------------------------
 U4_led/reg0_syn_24.q[0]                                     clk2q                   0.109 r    13.175
 U4_led/reg0_syn_24.d[0] (led[2]_dup_3)                      net  (fanout = 1)       0.322 r    13.497      ../../01_src/01_rtl/biss_test.v(28)
 U4_led/reg0_syn_24                                          path2reg0 (LUT4)        0.269      13.766
 Arrival time                                                                       13.766                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.440       1.440                    
 U4_led/reg0_syn_24.clk (sys_clk_dup_1)                      net                     1.930       3.370      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 10.000      13.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      13.431
 clock uncertainty                                                                   0.000      13.431
 clock recovergence pessimism                                                       -0.304      13.127
 Required time                                                                      13.127            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.639ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.555 ns                                                        
 Start Point:             U4_led/reg1_syn_176.clk (rising edge triggered by clock clk_50MHz)
 End Point:               U4_led/reg0_syn_24.b[0] (rising edge triggered by clock clk_50MHz)
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         1.661ns  (logic 0.693ns, net 0.968ns, 41% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.310       1.310                    
 U4_led/reg1_syn_176.clk (sys_clk_dup_1)                     net                     1.756       3.066      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.066
---------------------------------------------------------------------------------------------------------
 U4_led/reg1_syn_176.q[0]                                    clk2q                   0.109 r    13.175
 U4_led/led_in_b[0]_syn_81.d[0] (U4_led/timer[22])           net  (fanout = 3)       0.458 r    13.633      ../../01_src/01_rtl/led.v(7)
 U4_led/led_in_b[0]_syn_81.f[0]                              cell (LUT5)             0.179 r    13.812
 U4_led/reg0_syn_24.b[0] (U4_led/led_in_b[0]_syn_22)         net  (fanout = 16)      0.510 r    14.322      ../../01_src/01_rtl/biss_test.v(28)
 U4_led/reg0_syn_24                                          path2reg0 (LUT4)        0.405      14.727
 Arrival time                                                                       14.727                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.440       1.440                    
 U4_led/reg0_syn_24.clk (sys_clk_dup_1)                      net                     1.930       3.370      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 10.000      13.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      13.431
 clock uncertainty                                                                   0.000      13.431
 clock recovergence pessimism                                                       -0.259      13.172
 Required time                                                                      13.172            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.555ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.616 ns                                                        
 Start Point:             U4_led/led_in_b[0]_syn_86.clk (rising edge triggered by clock clk_50MHz)
 End Point:               U4_led/reg0_syn_24.b[0] (rising edge triggered by clock clk_50MHz)
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         1.722ns  (logic 0.730ns, net 0.992ns, 42% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.310       1.310                    
 U4_led/led_in_b[0]_syn_86.clk (sys_clk_dup_1)               net                     1.756       3.066      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.066
---------------------------------------------------------------------------------------------------------
 U4_led/led_in_b[0]_syn_86.q[0]                              clk2q                   0.109 r    13.175
 U4_led/led_in_b[0]_syn_81.e[0] (U4_led/timer[23])           net  (fanout = 3)       0.482 r    13.657      ../../01_src/01_rtl/led.v(7)
 U4_led/led_in_b[0]_syn_81.f[0]                              cell (LUT5)             0.216 r    13.873
 U4_led/reg0_syn_24.b[0] (U4_led/led_in_b[0]_syn_22)         net  (fanout = 16)      0.510 r    14.383      ../../01_src/01_rtl/biss_test.v(28)
 U4_led/reg0_syn_24                                          path2reg0 (LUT4)        0.405      14.788
 Arrival time                                                                       14.788                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.440       1.440                    
 U4_led/reg0_syn_24.clk (sys_clk_dup_1)                      net                     1.930       3.370      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 10.000      13.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      13.431
 clock uncertainty                                                                   0.000      13.431
 clock recovergence pessimism                                                       -0.259      13.172
 Required time                                                                      13.172            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.616ns          

---------------------------------------------------------------------------------------------------------

Paths for end point U4_led/reg0_syn_24 (153 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.639 ns                                                        
 Start Point:             U4_led/reg0_syn_24.clk (rising edge triggered by clock clk_50MHz)
 End Point:               U4_led/reg0_syn_24.d[1] (rising edge triggered by clock clk_50MHz)
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.700ns  (logic 0.378ns, net 0.322ns, 53% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.310       1.310                    
 U4_led/reg0_syn_24.clk (sys_clk_dup_1)                      net                     1.756       3.066      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.066
---------------------------------------------------------------------------------------------------------
 U4_led/reg0_syn_24.q[1]                                     clk2q                   0.109 r    13.175
 U4_led/reg0_syn_24.d[1] (led[3]_dup_3)                      net  (fanout = 1)       0.322 r    13.497      ../../01_src/01_rtl/biss_test.v(28)
 U4_led/reg0_syn_24                                          path2reg1 (LUT4)        0.269      13.766
 Arrival time                                                                       13.766                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.440       1.440                    
 U4_led/reg0_syn_24.clk (sys_clk_dup_1)                      net                     1.930       3.370      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 10.000      13.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      13.431
 clock uncertainty                                                                   0.000      13.431
 clock recovergence pessimism                                                       -0.304      13.127
 Required time                                                                      13.127            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.639ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.555 ns                                                        
 Start Point:             U4_led/reg1_syn_176.clk (rising edge triggered by clock clk_50MHz)
 End Point:               U4_led/reg0_syn_24.b[1] (rising edge triggered by clock clk_50MHz)
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         1.661ns  (logic 0.693ns, net 0.968ns, 41% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.310       1.310                    
 U4_led/reg1_syn_176.clk (sys_clk_dup_1)                     net                     1.756       3.066      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.066
---------------------------------------------------------------------------------------------------------
 U4_led/reg1_syn_176.q[0]                                    clk2q                   0.109 r    13.175
 U4_led/led_in_b[0]_syn_81.d[0] (U4_led/timer[22])           net  (fanout = 3)       0.458 r    13.633      ../../01_src/01_rtl/led.v(7)
 U4_led/led_in_b[0]_syn_81.f[0]                              cell (LUT5)             0.179 r    13.812
 U4_led/reg0_syn_24.b[1] (U4_led/led_in_b[0]_syn_22)         net  (fanout = 16)      0.510 r    14.322      ../../01_src/01_rtl/biss_test.v(28)
 U4_led/reg0_syn_24                                          path2reg1 (LUT4)        0.405      14.727
 Arrival time                                                                       14.727                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.440       1.440                    
 U4_led/reg0_syn_24.clk (sys_clk_dup_1)                      net                     1.930       3.370      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 10.000      13.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      13.431
 clock uncertainty                                                                   0.000      13.431
 clock recovergence pessimism                                                       -0.259      13.172
 Required time                                                                      13.172            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.555ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.616 ns                                                        
 Start Point:             U4_led/led_in_b[0]_syn_86.clk (rising edge triggered by clock clk_50MHz)
 End Point:               U4_led/reg0_syn_24.b[1] (rising edge triggered by clock clk_50MHz)
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         1.722ns  (logic 0.730ns, net 0.992ns, 42% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.310       1.310                    
 U4_led/led_in_b[0]_syn_86.clk (sys_clk_dup_1)               net                     1.756       3.066      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.066
---------------------------------------------------------------------------------------------------------
 U4_led/led_in_b[0]_syn_86.q[0]                              clk2q                   0.109 r    13.175
 U4_led/led_in_b[0]_syn_81.e[0] (U4_led/timer[23])           net  (fanout = 3)       0.482 r    13.657      ../../01_src/01_rtl/led.v(7)
 U4_led/led_in_b[0]_syn_81.f[0]                              cell (LUT5)             0.216 r    13.873
 U4_led/reg0_syn_24.b[1] (U4_led/led_in_b[0]_syn_22)         net  (fanout = 16)      0.510 r    14.383      ../../01_src/01_rtl/biss_test.v(28)
 U4_led/reg0_syn_24                                          path2reg1 (LUT4)        0.405      14.788
 Arrival time                                                                       14.788                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.440       1.440                    
 U4_led/reg0_syn_24.clk (sys_clk_dup_1)                      net                     1.930       3.370      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 10.000      13.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      13.431
 clock uncertainty                                                                   0.000      13.431
 clock recovergence pessimism                                                       -0.259      13.172
 Required time                                                                      13.172            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.616ns          

---------------------------------------------------------------------------------------------------------

Paths for end point U4_led/reg0_syn_27 (153 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.648 ns                                                        
 Start Point:             U4_led/reg0_syn_27.clk (rising edge triggered by clock clk_50MHz)
 End Point:               U4_led/reg0_syn_27.d[1] (rising edge triggered by clock clk_50MHz)
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.709ns  (logic 0.378ns, net 0.331ns, 53% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.310       1.310                    
 U4_led/reg0_syn_27.clk (sys_clk_dup_1)                      net                     1.756       3.066      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.066
---------------------------------------------------------------------------------------------------------
 U4_led/reg0_syn_27.q[1]                                     clk2q                   0.109 r    13.175
 U4_led/reg0_syn_27.d[1] (led[1]_dup_3)                      net  (fanout = 1)       0.331 r    13.506      ../../01_src/01_rtl/biss_test.v(28)
 U4_led/reg0_syn_27                                          path2reg1 (LUT4)        0.269      13.775
 Arrival time                                                                       13.775                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.440       1.440                    
 U4_led/reg0_syn_27.clk (sys_clk_dup_1)                      net                     1.930       3.370      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 10.000      13.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      13.431
 clock uncertainty                                                                   0.000      13.431
 clock recovergence pessimism                                                       -0.304      13.127
 Required time                                                                      13.127            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.648ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.810 ns                                                        
 Start Point:             U4_led/reg1_syn_156.clk (rising edge triggered by clock clk_50MHz)
 End Point:               U4_led/reg0_syn_27.c[1] (rising edge triggered by clock clk_50MHz)
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         1.916ns  (logic 0.760ns, net 1.156ns, 39% logic)                
 Logic Levels:            3 ( LUT4=1 LUT3=1 LUT5=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.310       1.310                    
 U4_led/reg1_syn_156.clk (sys_clk_dup_1)                     net                     1.756       3.066      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.066
---------------------------------------------------------------------------------------------------------
 U4_led/reg1_syn_156.q[0]                                    clk2q                   0.109 r    13.175
 U4_led/reg1_syn_158.d[0] (U4_led/timer[8])                  net  (fanout = 3)       0.224 r    13.399      ../../01_src/01_rtl/led.v(7)
 U4_led/reg1_syn_158.f[0]                                    cell (LUT5)             0.179 r    13.578
 U4_led/led_in_b[0]_syn_94.c[0] (U4_led/led_in_b[0]_syn_26)  net  (fanout = 2)       0.324 r    13.902                    
 U4_led/led_in_b[0]_syn_94.f[0]                              cell (LUT3)             0.151 r    14.053
 U4_led/reg0_syn_27.c[1] (U4_led/led_in_b[0]_syn_40)         net  (fanout = 3)       0.608 r    14.661      ../../01_src/01_rtl/biss_test.v(28)
 U4_led/reg0_syn_27                                          path2reg1 (LUT4)        0.321      14.982
 Arrival time                                                                       14.982                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.440       1.440                    
 U4_led/reg0_syn_27.clk (sys_clk_dup_1)                      net                     1.930       3.370      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 10.000      13.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      13.431
 clock uncertainty                                                                   0.000      13.431
 clock recovergence pessimism                                                       -0.259      13.172
 Required time                                                                      13.172            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.810ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.836 ns                                                        
 Start Point:             U4_led/led_in_b[0]_syn_81.clk (rising edge triggered by clock clk_50MHz)
 End Point:               U4_led/reg0_syn_27.c[1] (rising edge triggered by clock clk_50MHz)
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         1.942ns  (logic 0.902ns, net 1.040ns, 46% logic)                
 Logic Levels:            3 ( LUT4=1 LUT3=1 LUT5=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.310       1.310                    
 U4_led/led_in_b[0]_syn_81.clk (sys_clk_dup_1)               net                     1.756       3.066      ../../01_src/01_rtl/biss_test.v(23)
 launch clock edge                                                                  10.000      13.066
---------------------------------------------------------------------------------------------------------
 U4_led/led_in_b[0]_syn_81.q[0]                              clk2q                   0.109 r    13.175
 U4_led/reg1_syn_153.c[1] (U4_led/timer[26])                 net  (fanout = 5)       0.224 r    13.399      ../../01_src/01_rtl/led.v(7)
 U4_led/reg1_syn_153.f[1]                                    cell (LUT5)             0.237 r    13.636
 U4_led/led_in_b[0]_syn_94.b[0] (U4_led/led_in_b[0]_syn_38)  net  (fanout = 1)       0.208 r    13.844                    
 U4_led/led_in_b[0]_syn_94.f[0]                              cell (LUT3)             0.235 r    14.079
 U4_led/reg0_syn_27.c[1] (U4_led/led_in_b[0]_syn_40)         net  (fanout = 3)       0.608 r    14.687      ../../01_src/01_rtl/biss_test.v(28)
 U4_led/reg0_syn_27                                          path2reg1 (LUT4)        0.321      15.008
 Arrival time                                                                       15.008                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 sys_clk                                                                             0.000       0.000                    
 sys_clk_syn_2.ipad                                          hier                    0.000       0.000                    
 sys_clk_syn_2.di                                            cell (PAD)              1.440       1.440                    
 U4_led/reg0_syn_27.clk (sys_clk_dup_1)                      net                     1.930       3.370      ../../01_src/01_rtl/biss_test.v(23)
 capture clock edge                                                                 10.000      13.370
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      13.431
 clock uncertainty                                                                   0.000      13.431
 clock recovergence pessimism                                                       -0.259      13.172
 Required time                                                                      13.172            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.836ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: U1_pll/pll_inst.clkc[0]                                  
Clock = U1_pll/pll_inst.clkc[0], period 5ns, rising at 0ns, falling at 2.5ns

1072 endpoints analyzed totally, and 7742 paths analyzed
9 errors detected : 9 setup errors (TNS = -9.196), 0 hold errors (TNS = 0.000)
Minimum period is 6.433ns
---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68 (282 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.433 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_145.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68.b[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         6.181ns  (logic 3.616ns, net 2.565ns, 58% logic)                
 Logic Levels:            6 ( LUT5=3 ADDER=2 LUT2=1 )                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_145.clk (U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_145.q[1] clk2q                   0.146 r     2.422
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_160.d[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/bus_reg[2]) net  (fanout = 1)       0.749 r     3.171      D:/Chang/software/TD/cw\bus_det.v(35)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_160.f[0] cell (LUT2)             0.262 r     3.433
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_125.a[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/trig_bus_en_b[2]) net  (fanout = 3)       0.379 r     3.812                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_125.fco cell (ADDER)            0.627 r     4.439
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_128.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_9) net  (fanout = 1)       0.000 f     4.439      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_128.fco cell (ADDER)            0.073 r     4.512
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_131.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_13) net  (fanout = 1)       0.000 f     4.512      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_131.fco cell (ADDER)            0.073 r     4.585
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_134.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_17) net  (fanout = 1)       0.000 f     4.585      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_134.fco cell (ADDER)            0.073 r     4.658
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_137.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_21) net  (fanout = 1)       0.000 f     4.658      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_137.fco cell (ADDER)            0.073 r     4.731
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_140.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_25) net  (fanout = 1)       0.000 f     4.731      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_140.fco cell (ADDER)            0.073 r     4.804
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_143.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_29) net  (fanout = 1)       0.000 f     4.804      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_143.fco cell (ADDER)            0.073 r     4.877
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_146.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_33) net  (fanout = 1)       0.000 f     4.877      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_146.fco cell (ADDER)            0.073 r     4.950
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_149.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_37) net  (fanout = 1)       0.000 f     4.950      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_149.fco cell (ADDER)            0.073 r     5.023
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_152.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_41) net  (fanout = 1)       0.000 f     5.023      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_152.fco cell (ADDER)            0.073 r     5.096
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_155.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_45) net  (fanout = 1)       0.000 f     5.096      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_155.fco cell (ADDER)            0.073 r     5.169
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_158.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_49) net  (fanout = 1)       0.000 f     5.169      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_158.fco cell (ADDER)            0.073 r     5.242
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_161.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_53) net  (fanout = 1)       0.000 f     5.242      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_161.fco cell (ADDER)            0.073 r     5.315
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_164.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_57) net  (fanout = 1)       0.000 f     5.315      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_164.f[1] cell (ADDER)            0.355 r     5.670
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1470.b[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/trig_bus_en_n15) net  (fanout = 2)       0.525 r     6.195                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1470.f[0] cell (LUT5)             0.431 r     6.626
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1499.d[1] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[2]_syn_72) net  (fanout = 1)       0.456 r     7.082      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1499.f[1] cell (LUT5)             0.262 r     7.344
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68.b[1] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[2]_syn_74) net  (fanout = 2)       0.456 r     7.800      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68             path2reg0 (LUT5)        0.657       8.457
 Arrival time                                                                        8.457                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68.clk (U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.433ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.433 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_145.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68.b[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         6.181ns  (logic 3.616ns, net 2.565ns, 58% logic)                
 Logic Levels:            6 ( LUT5=3 ADDER=2 LUT2=1 )                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_145.clk (U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_145.q[1] clk2q                   0.146 r     2.422
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_160.d[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/bus_reg[2]) net  (fanout = 1)       0.749 r     3.171      D:/Chang/software/TD/cw\bus_det.v(35)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_160.f[0] cell (LUT2)             0.262 r     3.433
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_125.a[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/trig_bus_en_b[2]) net  (fanout = 3)       0.379 r     3.812                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_125.fco cell (ADDER)            0.627 r     4.439
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_128.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_9) net  (fanout = 1)       0.000 f     4.439      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_128.fco cell (ADDER)            0.073 r     4.512
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_131.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_13) net  (fanout = 1)       0.000 f     4.512      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_131.fco cell (ADDER)            0.073 r     4.585
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_134.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_17) net  (fanout = 1)       0.000 f     4.585      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_134.fco cell (ADDER)            0.073 r     4.658
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_137.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_21) net  (fanout = 1)       0.000 f     4.658      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_137.fco cell (ADDER)            0.073 r     4.731
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_140.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_25) net  (fanout = 1)       0.000 f     4.731      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_140.fco cell (ADDER)            0.073 r     4.804
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_143.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_29) net  (fanout = 1)       0.000 f     4.804      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_143.fco cell (ADDER)            0.073 r     4.877
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_146.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_33) net  (fanout = 1)       0.000 f     4.877      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_146.fco cell (ADDER)            0.073 r     4.950
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_149.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_37) net  (fanout = 1)       0.000 f     4.950      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_149.fco cell (ADDER)            0.073 r     5.023
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_152.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_41) net  (fanout = 1)       0.000 f     5.023      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_152.fco cell (ADDER)            0.073 r     5.096
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_155.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_45) net  (fanout = 1)       0.000 f     5.096      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_155.fco cell (ADDER)            0.073 r     5.169
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_158.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_49) net  (fanout = 1)       0.000 f     5.169      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_158.fco cell (ADDER)            0.073 r     5.242
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_161.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_53) net  (fanout = 1)       0.000 f     5.242      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_161.fco cell (ADDER)            0.073 r     5.315
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_164.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_57) net  (fanout = 1)       0.000 f     5.315      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_164.f[1] cell (ADDER)            0.355 r     5.670
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1470.b[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/trig_bus_en_n15) net  (fanout = 2)       0.525 r     6.195                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1470.f[0] cell (LUT5)             0.431 r     6.626
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1499.d[1] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[2]_syn_72) net  (fanout = 1)       0.456 r     7.082      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1499.f[1] cell (LUT5)             0.262 r     7.344
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68.b[0] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[2]_syn_74) net  (fanout = 2)       0.456 r     7.800      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68             path2reg0 (LUT5)        0.657       8.457
 Arrival time                                                                        8.457                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68.clk (U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.433ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.359 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_160.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68.b[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         6.107ns  (logic 3.549ns, net 2.558ns, 58% logic)                
 Logic Levels:            6 ( LUT5=4 ADDER=2 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_160.clk (U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/reg0_syn_160.q[0] clk2q                   0.146 r     2.422
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1005.d[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/bus_reg[5]) net  (fanout = 2)       0.602 r     3.024      D:/Chang/software/TD/cw\bus_det.v(35)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_1005.f[1] cell (LUT5)             0.262 r     3.286
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_131.a[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/trig_bus_en_b[5]) net  (fanout = 2)       0.519 r     3.805                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_131.fco cell (ADDER)            0.706 r     4.511
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_134.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_17) net  (fanout = 1)       0.000 f     4.511      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_134.fco cell (ADDER)            0.073 r     4.584
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_137.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_21) net  (fanout = 1)       0.000 f     4.584      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_137.fco cell (ADDER)            0.073 r     4.657
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_140.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_25) net  (fanout = 1)       0.000 f     4.657      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_140.fco cell (ADDER)            0.073 r     4.730
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_143.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_29) net  (fanout = 1)       0.000 f     4.730      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_143.fco cell (ADDER)            0.073 r     4.803
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_146.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_33) net  (fanout = 1)       0.000 f     4.803      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_146.fco cell (ADDER)            0.073 r     4.876
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_149.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_37) net  (fanout = 1)       0.000 f     4.876      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_149.fco cell (ADDER)            0.073 r     4.949
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_152.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_41) net  (fanout = 1)       0.000 f     4.949      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_152.fco cell (ADDER)            0.073 r     5.022
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_155.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_45) net  (fanout = 1)       0.000 f     5.022      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_155.fco cell (ADDER)            0.073 r     5.095
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_158.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_49) net  (fanout = 1)       0.000 f     5.095      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_158.fco cell (ADDER)            0.073 r     5.168
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_161.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_53) net  (fanout = 1)       0.000 f     5.168      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_161.fco cell (ADDER)            0.073 r     5.241
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_164.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_57) net  (fanout = 1)       0.000 f     5.241      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/lt1_syn_164.f[1] cell (ADDER)            0.355 r     5.596
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1470.b[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[2]$bus_nodes/trig_bus_en_n15) net  (fanout = 2)       0.525 r     6.121                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1470.f[0] cell (LUT5)             0.431 r     6.552
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1499.d[1] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[2]_syn_72) net  (fanout = 1)       0.456 r     7.008      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1499.f[1] cell (LUT5)             0.262 r     7.270
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68.b[1] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[2]_syn_74) net  (fanout = 2)       0.456 r     7.726      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68             path2reg0 (LUT5)        0.657       8.383
 Arrival time                                                                        8.383                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_68.clk (U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.095       7.024
 Required time                                                                       7.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.359ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36 (81 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.139 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/reg0_syn_80.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36.a[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         5.987ns  (logic 2.596ns, net 3.391ns, 43% logic)                
 Logic Levels:            6 ( LUT5=4 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/reg0_syn_80.clk (U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/reg0_syn_80.q[1] clk2q                   0.146 r     2.422
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/reg0_syn_91.d[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/bus_reg[5]) net  (fanout = 1)       0.683 r     3.105      D:/Chang/software/TD/cw\bus_det.v(35)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/reg0_syn_91.f[0] cell (LUT2)             0.205 r     3.310
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/reg0_syn_80.b[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/trig_bus_en_b[5]) net  (fanout = 3)       0.674 r     3.984                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/reg0_syn_80.f[0] cell (LUT5)             0.431 r     4.415
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/reg0_syn_83.a[0] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[12]_syn_34) net  (fanout = 1)       0.561 r     4.976      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/reg0_syn_83.f[0] cell (LUT5)             0.424 r     5.400
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_94.a[0] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[12]_syn_36) net  (fanout = 1)       0.561 r     5.961      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_94.f[0] cell (LUT5)             0.424 r     6.385
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1492.a[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/trig_bus_en_n12) net  (fanout = 1)       0.456 r     6.841                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1492.f[0] cell (LUT5)             0.424 r     7.265
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36.a[0] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[12]_syn_52) net  (fanout = 1)       0.456 r     7.721      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36 path2reg0               0.542       8.263
 Arrival time                                                                        8.263                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36.clk (U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.195       7.124
 Required time                                                                       7.124            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.139ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.737 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[12]_syn_101.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36.a[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         5.557ns  (logic 2.660ns, net 2.897ns, 47% logic)                
 Logic Levels:            6 ( LUT5=4 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[12]_syn_101.clk (U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[12]_syn_101.q[0] clk2q                   0.146 r     2.422
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_114.d[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/bus_reg[3]) net  (fanout = 1)       0.482 r     2.904      D:/Chang/software/TD/cw\bus_det.v(35)
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_114.f[1] cell (LUT2)             0.262 r     3.166
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_91.b[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/trig_bus_en_b[3]) net  (fanout = 3)       0.527 r     3.693                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_91.f[0] cell (LUT5)             0.431 r     4.124
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/reg0_syn_83.a[1] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[12]_syn_39) net  (fanout = 1)       0.309 r     4.433      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/reg0_syn_83.f[1] cell (LUT5)             0.424 r     4.857
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_94.b[0] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[12]_syn_41) net  (fanout = 1)       0.667 r     5.524      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_94.f[0] cell (LUT5)             0.431 r     5.955
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1492.a[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/trig_bus_en_n12) net  (fanout = 1)       0.456 r     6.411                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1492.f[0] cell (LUT5)             0.424 r     6.835
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36.a[0] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[12]_syn_52) net  (fanout = 1)       0.456 r     7.291      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36 path2reg0               0.542       7.833
 Arrival time                                                                        7.833                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36.clk (U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.167       7.096
 Required time                                                                       7.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.737ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -0.594 ns                                                        
 Start Point:             U2_control/reg2_syn_303.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36.a[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         5.414ns  (logic 3.305ns, net 2.109ns, 61% logic)                
 Logic Levels:            6 ( LUT5=2 ADDER=2 LUT2=1 )                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 U2_control/reg2_syn_303.clk (U3_CRC/clk)                    net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 U2_control/reg2_syn_303.q[0]                                clk2q                   0.146 r     2.422
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_114.d[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/bus_reg[0]) net  (fanout = 1)       0.326 r     2.748      D:/Chang/software/TD/cw\bus_det.v(35)
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_114.f[0] cell (LUT2)             0.262 r     3.010
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_74.a[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/trig_bus_en_b[0]) net  (fanout = 3)       0.651 r     3.661                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_74.fco cell (ADDER)            0.627 r     4.288
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_77.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_5) net  (fanout = 1)       0.000 f     4.288      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_77.fco cell (ADDER)            0.073 r     4.361
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_80.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_9) net  (fanout = 1)       0.000 f     4.361      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_80.fco cell (ADDER)            0.073 r     4.434
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_83.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_13) net  (fanout = 1)       0.000 f     4.434      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_83.fco cell (ADDER)            0.073 r     4.507
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_86.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_17) net  (fanout = 1)       0.000 f     4.507      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_86.fco cell (ADDER)            0.073 r     4.580
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_89.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_21) net  (fanout = 1)       0.000 f     4.580      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_89.fco cell (ADDER)            0.073 r     4.653
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_92.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_25) net  (fanout = 1)       0.000 f     4.653      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_92.fco cell (ADDER)            0.073 r     4.726
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_95.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_29) net  (fanout = 1)       0.000 f     4.726      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_95.fco cell (ADDER)            0.073 r     4.799
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_98.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_33) net  (fanout = 1)       0.000 f     4.799      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/lt1_syn_98.f[1] cell (ADDER)            0.355 r     5.154
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1480.b[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/trig_bus_en_n15) net  (fanout = 2)       0.367 r     5.521                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1480.f[1] cell (LUT5)             0.431 r     5.952
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1492.b[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[12]$bus_nodes/sel0_syn_32) net  (fanout = 1)       0.309 r     6.261      D:/Chang/software/TD/cw\bus_det.v(97)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1492.f[0] cell (LUT5)             0.431 r     6.692
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36.a[0] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[12]_syn_52) net  (fanout = 1)       0.456 r     7.148      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36 path2reg0               0.542       7.690
 Arrival time                                                                        7.690                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[11]$bus_nodes/reg0_syn_36.clk (U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.167       7.096
 Required time                                                                       7.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -0.594ns          

---------------------------------------------------------------------------------------------------------

Paths for end point cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70 (82 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -1.064 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70.b[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         5.884ns  (logic 3.098ns, net 2.786ns, 52% logic)                
 Logic Levels:            6 ( LUT5=2 ADDER=2 LUT4=1 LUT2=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.clk (U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.q[1] clk2q                   0.146 r     2.422
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.d[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/bus_reg[0]) net  (fanout = 1)       0.473 r     2.895      D:/Chang/software/TD/cw\bus_det.v(35)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.f[1] cell (LUT2)             0.262 r     3.157
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_42.a[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/trig_bus_en_b[0]) net  (fanout = 3)       0.601 r     3.758                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_42.fco cell (ADDER)            0.627 r     4.385
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_45.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_5) net  (fanout = 1)       0.000 f     4.385      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_45.fco cell (ADDER)            0.073 r     4.458
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_48.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_9) net  (fanout = 1)       0.000 f     4.458      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_48.fco cell (ADDER)            0.073 r     4.531
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_51.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_13) net  (fanout = 1)       0.000 f     4.531      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_51.fco cell (ADDER)            0.073 r     4.604
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_54.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_17) net  (fanout = 1)       0.000 f     4.604      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_54.f[1] cell (ADDER)            0.355 r     4.959
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1591.a[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/trig_bus_en_n15) net  (fanout = 2)       0.468 r     5.427                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1591.f[1] cell (LUT4)             0.408 r     5.835
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1458.a[1] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[5]_syn_24) net  (fanout = 1)       0.593 r     6.428      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1458.f[1] cell (LUT5)             0.424 r     6.852
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70.b[1] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[5]_syn_26) net  (fanout = 2)       0.651 r     7.503      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70             path2reg0 (LUT5)        0.657       8.160
 Arrival time                                                                        8.160                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70.clk (U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.167       7.096
 Required time                                                                       7.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.064ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.064 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70.b[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         5.884ns  (logic 3.098ns, net 2.786ns, 52% logic)                
 Logic Levels:            6 ( LUT5=2 ADDER=2 LUT4=1 LUT2=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.clk (U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.q[1] clk2q                   0.146 r     2.422
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.d[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/bus_reg[0]) net  (fanout = 1)       0.473 r     2.895      D:/Chang/software/TD/cw\bus_det.v(35)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.f[1] cell (LUT2)             0.262 r     3.157
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_42.a[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/trig_bus_en_b[0]) net  (fanout = 3)       0.601 r     3.758                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_42.fco cell (ADDER)            0.627 r     4.385
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_45.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_5) net  (fanout = 1)       0.000 f     4.385      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_45.fco cell (ADDER)            0.073 r     4.458
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_48.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_9) net  (fanout = 1)       0.000 f     4.458      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_48.fco cell (ADDER)            0.073 r     4.531
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_51.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_13) net  (fanout = 1)       0.000 f     4.531      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_51.fco cell (ADDER)            0.073 r     4.604
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_54.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_17) net  (fanout = 1)       0.000 f     4.604      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_54.f[1] cell (ADDER)            0.355 r     4.959
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1591.a[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/trig_bus_en_n15) net  (fanout = 2)       0.468 r     5.427                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1591.f[1] cell (LUT4)             0.408 r     5.835
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1458.a[1] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[5]_syn_24) net  (fanout = 1)       0.593 r     6.428      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1458.f[1] cell (LUT5)             0.424 r     6.852
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70.b[0] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[5]_syn_26) net  (fanout = 2)       0.651 r     7.503      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70             path2reg0 (LUT5)        0.657       8.160
 Arrival time                                                                        8.160                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70.clk (U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.167       7.096
 Required time                                                                       7.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.064ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -1.063 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70.b[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         5.883ns  (logic 3.104ns, net 2.779ns, 52% logic)                
 Logic Levels:            6 ( LUT5=2 ADDER=2 LUT4=1 LUT2=1 )                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.clk (U3_CRC/clk) net                     2.276       2.276      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.q[0] clk2q                   0.146 r     2.422
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.d[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/bus_reg[1]) net  (fanout = 2)       0.473 r     2.895      D:/Chang/software/TD/cw\bus_det.v(35)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/reg0_syn_54.f[0] cell (LUT2)             0.262 r     3.157
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_45.a[0] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/trig_bus_en_b[1]) net  (fanout = 2)       0.594 r     3.751                    
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_45.fco cell (ADDER)            0.706 r     4.457
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_48.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_9) net  (fanout = 1)       0.000 f     4.457      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_48.fco cell (ADDER)            0.073 r     4.530
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_51.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_13) net  (fanout = 1)       0.000 f     4.530      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_51.fco cell (ADDER)            0.073 r     4.603
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_54.fci (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_17) net  (fanout = 1)       0.000 f     4.603      D:/Chang/software/TD/cw\bus_det.v(101)
 cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/lt1_syn_54.f[1] cell (ADDER)            0.355 r     4.958
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1591.a[1] (cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[5]$bus_nodes/trig_bus_en_n15) net  (fanout = 2)       0.468 r     5.426                    
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1591.f[1] cell (LUT4)             0.408 r     5.834
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1458.a[1] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[5]_syn_24) net  (fanout = 1)       0.593 r     6.427      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg1_syn_1458.f[1] cell (LUT5)             0.424 r     6.851
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70.b[1] (cw_top/wrapper_cwc_top/trigger_inst/trig_bus_en[5]_syn_26) net  (fanout = 2)       0.651 r     7.502      D:/Chang/software/TD/cw\trigger.sv(57)
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70             path2reg0 (LUT5)        0.657       8.159
 Arrival time                                                                        8.159                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/reg1_syn_70.clk (U3_CRC/clk) net                     2.045       2.045      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  5.000       7.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       6.929
 clock uncertainty                                                                  -0.000       6.929
 clock recovergence pessimism                                                        0.167       7.096
 Required time                                                                       7.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -1.063ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point auto_chipwatcher_0_logicbram_syn_111 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.137 ns                                                        
 Start Point:             cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_120.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               auto_chipwatcher_0_logicbram_syn_111.wea (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.382ns  (logic 0.109ns, net 0.273ns, 28% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_120.clk (U3_CRC/clk) net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 cw_top/wrapper_cwc_top/trigger_inst/emb_ctrl_inst/wt_ce_reg_syn_120.q[0] clk2q                   0.109 r     2.047
 auto_chipwatcher_0_logicbram_syn_111.wea (cw_top_syn_25)    net  (fanout = 2)       0.273 r     2.320                    
 auto_chipwatcher_0_logicbram_syn_111                        path2reg                0.000       2.320
 Arrival time                                                                        2.320                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_111.clka (U3_CRC/clk)      net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.137ns          

---------------------------------------------------------------------------------------------------------

Paths for end point auto_chipwatcher_0_logicbram_syn_131 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.156 ns                                                        
 Start Point:             U2_control/reg0_syn_87.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               auto_chipwatcher_0_logicbram_syn_131.dia[2] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.401ns  (logic 0.109ns, net 0.292ns, 27% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 U2_control/reg0_syn_87.clk (U3_CRC/clk)                     net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 U2_control/reg0_syn_87.q[1]                                 clk2q                   0.109 r     2.047
 auto_chipwatcher_0_logicbram_syn_131.dia[2] (U2_control/STR_cntclk[5]) net  (fanout = 20)      0.292 r     2.339      ../../01_src/01_rtl/biss_control.v(58)
 auto_chipwatcher_0_logicbram_syn_131                        path2reg (EMB)          0.000       2.339
 Arrival time                                                                        2.339                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_131.clka (U3_CRC/clk)      net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.156ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.228 ns                                                        
 Start Point:             U2_control/reg0_syn_93.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               auto_chipwatcher_0_logicbram_syn_131.dia[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.473ns  (logic 0.109ns, net 0.364ns, 23% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 U2_control/reg0_syn_93.clk (U3_CRC/clk)                     net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 U2_control/reg0_syn_93.q[0]                                 clk2q                   0.109 r     2.047
 auto_chipwatcher_0_logicbram_syn_131.dia[0] (U2_control/STR_cntclk[3]) net  (fanout = 14)      0.364 r     2.411      ../../01_src/01_rtl/biss_control.v(58)
 auto_chipwatcher_0_logicbram_syn_131                        path2reg (EMB)          0.000       2.411
 Arrival time                                                                        2.411                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_131.clka (U3_CRC/clk)      net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.228ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.316 ns                                                        
 Start Point:             U2_control/sel0_syn_48.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               auto_chipwatcher_0_logicbram_syn_131.dia[6] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.561ns  (logic 0.109ns, net 0.452ns, 19% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 U2_control/sel0_syn_48.clk (U3_CRC/clk)                     net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 U2_control/sel0_syn_48.q[0]                                 clk2q                   0.109 r     2.047
 auto_chipwatcher_0_logicbram_syn_131.dia[6] (U2_control/STR_cntclk[9]) net  (fanout = 8)       0.452 r     2.499      ../../01_src/01_rtl/biss_control.v(58)
 auto_chipwatcher_0_logicbram_syn_131                        path2reg (EMB)          0.000       2.499
 Arrival time                                                                        2.499                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_131.clka (U3_CRC/clk)      net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.316ns          

---------------------------------------------------------------------------------------------------------

Paths for end point auto_chipwatcher_0_logicbram_syn_381 (5 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.163 ns                                                        
 Start Point:             U3_CRC/reg64_syn_65.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               auto_chipwatcher_0_logicbram_syn_381.dia[7] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.471ns  (logic 0.109ns, net 0.362ns, 23% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 U3_CRC/reg64_syn_65.clk (U3_CRC/clk)                        net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 U3_CRC/reg64_syn_65.q[1]                                    clk2q                   0.109 r     2.047
 auto_chipwatcher_0_logicbram_syn_381.dia[7] (U3_CRC/crc_outt[3]) net  (fanout = 5)       0.362 r     2.409      ../../01_src/01_rtl/biss_crc6.v(5)
 auto_chipwatcher_0_logicbram_syn_381                        path2reg (EMB)          0.000       2.409
 Arrival time                                                                        2.409                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_381.clka (U3_CRC/clk)      net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.084       2.246
 Required time                                                                       2.246            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.163ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.178 ns                                                        
 Start Point:             U3_CRC/reg64_syn_65.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               auto_chipwatcher_0_logicbram_syn_381.dia[6] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.486ns  (logic 0.109ns, net 0.377ns, 22% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 U3_CRC/reg64_syn_65.clk (U3_CRC/clk)                        net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 U3_CRC/reg64_syn_65.q[0]                                    clk2q                   0.109 r     2.047
 auto_chipwatcher_0_logicbram_syn_381.dia[6] (U3_CRC/crc_outt[2]) net  (fanout = 5)       0.377 r     2.424      ../../01_src/01_rtl/biss_crc6.v(5)
 auto_chipwatcher_0_logicbram_syn_381                        path2reg (EMB)          0.000       2.424
 Arrival time                                                                        2.424                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_381.clka (U3_CRC/clk)      net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.084       2.246
 Required time                                                                       2.246            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.178ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.318 ns                                                        
 Start Point:             U3_CRC/reg64_syn_60.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 End Point:               auto_chipwatcher_0_logicbram_syn_381.dia[4] (rising edge triggered by clock U1_pll/pll_inst.clkc[0])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.563ns  (logic 0.109ns, net 0.454ns, 19% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 U3_CRC/reg64_syn_60.clk (U3_CRC/clk)                        net                     1.938       1.938      ../../01_src/01_rtl/biss_crc6.v(7)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 U3_CRC/reg64_syn_60.q[1]                                    clk2q                   0.109 r     2.047
 auto_chipwatcher_0_logicbram_syn_381.dia[4] (U3_CRC/crc_outt[0]) net  (fanout = 5)       0.454 r     2.501      ../../01_src/01_rtl/biss_crc6.v(5)
 auto_chipwatcher_0_logicbram_syn_381                        path2reg (EMB)          0.000       2.501
 Arrival time                                                                        2.501                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[0]                                                             0.000       0.000                    
 U1_pll/bufg_feedback.clki (U1_pll/clk0_buf)                 net                     0.000       0.000      ../../01_src/03_ip/mypll.v(37)
 U1_pll/bufg_feedback.clko                                   cell (GCLK)             0.000       0.000                    
 auto_chipwatcher_0_logicbram_syn_381.clka (U3_CRC/clk)      net                     2.130       2.130      ../../01_src/01_rtl/biss_crc6.v(7)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.318ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: U1_pll/pll_inst.clkc[1]                                  
Clock = U1_pll/pll_inst.clkc[1], period 200ns, rising at 10ns, falling at 110ns

40 endpoints analyzed totally, and 1116 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 3.631ns
---------------------------------------------------------------------------------------------------------

Paths for end point U2_control/reg3_syn_126 (33 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     196.369 ns                                                      
 Start Point:             U2_control/reg3_syn_139.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_126.a[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         3.451ns  (logic 2.165ns, net 1.286ns, 62% logic)                
 Logic Levels:            3 ( ADDER=2 LUT4=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_139.clk (U2_control/clk_5M)             net                     2.410       2.410      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.410
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_139.q[0]                                clk2q                   0.146 r    12.556
 U2_control/lt0_syn_86.b[0] (U2_control/cnt_timer_10M[1])    net  (fanout = 3)       0.492 r    13.048      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/lt0_syn_86.fco                                   cell (ADDER)            0.627 r    13.675
 U2_control/lt0_syn_89.fci (U2_control/lt0_syn_10)           net  (fanout = 1)       0.000 f    13.675      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_89.fco                                   cell (ADDER)            0.073 r    13.748
 U2_control/lt0_syn_92.fci (U2_control/lt0_syn_14)           net  (fanout = 1)       0.000 f    13.748      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_92.fco                                   cell (ADDER)            0.073 r    13.821
 U2_control/lt0_syn_95.fci (U2_control/lt0_syn_18)           net  (fanout = 1)       0.000 f    13.821      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_95.fco                                   cell (ADDER)            0.073 r    13.894
 U2_control/lt0_syn_98.fci (U2_control/lt0_syn_22)           net  (fanout = 1)       0.000 f    13.894      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_98.fco                                   cell (ADDER)            0.073 r    13.967
 U2_control/lt0_syn_101.fci (U2_control/lt0_syn_26)          net  (fanout = 1)       0.000 f    13.967      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_101.fco                                  cell (ADDER)            0.073 r    14.040
 U2_control/lt0_syn_104.fci (U2_control/lt0_syn_30)          net  (fanout = 1)       0.000 f    14.040      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_104.fco                                  cell (ADDER)            0.073 r    14.113
 U2_control/lt0_syn_107.fci (U2_control/lt0_syn_34)          net  (fanout = 1)       0.000 f    14.113      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_107.fco                                  cell (ADDER)            0.073 r    14.186
 U2_control/lt0_syn_110.fci (U2_control/lt0_syn_38)          net  (fanout = 1)       0.000 f    14.186      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_110.f[1]                                 cell (ADDER)            0.355 r    14.541
 U2_control/reg3_syn_126.a[0] (U2_control/cnt_timer_10M_b1_n) net  (fanout = 18)      0.794 r    15.335      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/reg3_syn_126                                     path2reg0 (LUT4)        0.526      15.861
 Arrival time                                                                       15.861                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_126.clk (U2_control/clk_5M)             net                     2.166       2.166      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                210.000     212.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     212.050
 clock uncertainty                                                                  -0.000     212.050
 clock recovergence pessimism                                                        0.180     212.230
 Required time                                                                     212.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             196.369ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     196.380 ns                                                      
 Start Point:             U2_control/reg3_syn_136.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_126.a[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         3.440ns  (logic 2.150ns, net 1.290ns, 62% logic)                
 Logic Levels:            3 ( ADDER=2 LUT4=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.410       2.410      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.410
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_136.q[0]                                clk2q                   0.146 r    12.556
 U2_control/lt0_syn_83.b[1] (U2_control/cnt_timer_10M[0])    net  (fanout = 3)       0.496 r    13.052      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/lt0_syn_83.fco                                   cell (ADDER)            0.539 r    13.591
 U2_control/lt0_syn_86.fci (U2_control/lt0_syn_6)            net  (fanout = 1)       0.000 f    13.591      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_86.fco                                   cell (ADDER)            0.073 r    13.664
 U2_control/lt0_syn_89.fci (U2_control/lt0_syn_10)           net  (fanout = 1)       0.000 f    13.664      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_89.fco                                   cell (ADDER)            0.073 r    13.737
 U2_control/lt0_syn_92.fci (U2_control/lt0_syn_14)           net  (fanout = 1)       0.000 f    13.737      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_92.fco                                   cell (ADDER)            0.073 r    13.810
 U2_control/lt0_syn_95.fci (U2_control/lt0_syn_18)           net  (fanout = 1)       0.000 f    13.810      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_95.fco                                   cell (ADDER)            0.073 r    13.883
 U2_control/lt0_syn_98.fci (U2_control/lt0_syn_22)           net  (fanout = 1)       0.000 f    13.883      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_98.fco                                   cell (ADDER)            0.073 r    13.956
 U2_control/lt0_syn_101.fci (U2_control/lt0_syn_26)          net  (fanout = 1)       0.000 f    13.956      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_101.fco                                  cell (ADDER)            0.073 r    14.029
 U2_control/lt0_syn_104.fci (U2_control/lt0_syn_30)          net  (fanout = 1)       0.000 f    14.029      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_104.fco                                  cell (ADDER)            0.073 r    14.102
 U2_control/lt0_syn_107.fci (U2_control/lt0_syn_34)          net  (fanout = 1)       0.000 f    14.102      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_107.fco                                  cell (ADDER)            0.073 r    14.175
 U2_control/lt0_syn_110.fci (U2_control/lt0_syn_38)          net  (fanout = 1)       0.000 f    14.175      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_110.f[1]                                 cell (ADDER)            0.355 r    14.530
 U2_control/reg3_syn_126.a[0] (U2_control/cnt_timer_10M_b1_n) net  (fanout = 18)      0.794 r    15.324      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/reg3_syn_126                                     path2reg0 (LUT4)        0.526      15.850
 Arrival time                                                                       15.850                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_126.clk (U2_control/clk_5M)             net                     2.166       2.166      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                210.000     212.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     212.050
 clock uncertainty                                                                  -0.000     212.050
 clock recovergence pessimism                                                        0.180     212.230
 Required time                                                                     212.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             196.380ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     196.460 ns                                                      
 Start Point:             U2_control/reg3_syn_136.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_126.a[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         3.360ns  (logic 2.077ns, net 1.283ns, 61% logic)                
 Logic Levels:            3 ( ADDER=2 LUT4=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.410       2.410      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.410
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_136.q[1]                                clk2q                   0.146 r    12.556
 U2_control/lt0_syn_86.b[1] (U2_control/cnt_timer_10M[2])    net  (fanout = 3)       0.489 r    13.045      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/lt0_syn_86.fco                                   cell (ADDER)            0.539 r    13.584
 U2_control/lt0_syn_89.fci (U2_control/lt0_syn_10)           net  (fanout = 1)       0.000 f    13.584      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_89.fco                                   cell (ADDER)            0.073 r    13.657
 U2_control/lt0_syn_92.fci (U2_control/lt0_syn_14)           net  (fanout = 1)       0.000 f    13.657      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_92.fco                                   cell (ADDER)            0.073 r    13.730
 U2_control/lt0_syn_95.fci (U2_control/lt0_syn_18)           net  (fanout = 1)       0.000 f    13.730      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_95.fco                                   cell (ADDER)            0.073 r    13.803
 U2_control/lt0_syn_98.fci (U2_control/lt0_syn_22)           net  (fanout = 1)       0.000 f    13.803      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_98.fco                                   cell (ADDER)            0.073 r    13.876
 U2_control/lt0_syn_101.fci (U2_control/lt0_syn_26)          net  (fanout = 1)       0.000 f    13.876      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_101.fco                                  cell (ADDER)            0.073 r    13.949
 U2_control/lt0_syn_104.fci (U2_control/lt0_syn_30)          net  (fanout = 1)       0.000 f    13.949      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_104.fco                                  cell (ADDER)            0.073 r    14.022
 U2_control/lt0_syn_107.fci (U2_control/lt0_syn_34)          net  (fanout = 1)       0.000 f    14.022      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_107.fco                                  cell (ADDER)            0.073 r    14.095
 U2_control/lt0_syn_110.fci (U2_control/lt0_syn_38)          net  (fanout = 1)       0.000 f    14.095      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_110.f[1]                                 cell (ADDER)            0.355 r    14.450
 U2_control/reg3_syn_126.a[0] (U2_control/cnt_timer_10M_b1_n) net  (fanout = 18)      0.794 r    15.244      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/reg3_syn_126                                     path2reg0 (LUT4)        0.526      15.770
 Arrival time                                                                       15.770                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_126.clk (U2_control/clk_5M)             net                     2.166       2.166      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                210.000     212.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     212.050
 clock uncertainty                                                                  -0.000     212.050
 clock recovergence pessimism                                                        0.180     212.230
 Required time                                                                     212.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             196.460ns          

---------------------------------------------------------------------------------------------------------

Paths for end point U2_control/reg3_syn_126 (35 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     196.369 ns                                                      
 Start Point:             U2_control/reg3_syn_139.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_126.a[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         3.451ns  (logic 2.165ns, net 1.286ns, 62% logic)                
 Logic Levels:            3 ( ADDER=2 LUT4=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_139.clk (U2_control/clk_5M)             net                     2.410       2.410      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.410
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_139.q[0]                                clk2q                   0.146 r    12.556
 U2_control/lt0_syn_86.b[0] (U2_control/cnt_timer_10M[1])    net  (fanout = 3)       0.492 r    13.048      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/lt0_syn_86.fco                                   cell (ADDER)            0.627 r    13.675
 U2_control/lt0_syn_89.fci (U2_control/lt0_syn_10)           net  (fanout = 1)       0.000 f    13.675      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_89.fco                                   cell (ADDER)            0.073 r    13.748
 U2_control/lt0_syn_92.fci (U2_control/lt0_syn_14)           net  (fanout = 1)       0.000 f    13.748      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_92.fco                                   cell (ADDER)            0.073 r    13.821
 U2_control/lt0_syn_95.fci (U2_control/lt0_syn_18)           net  (fanout = 1)       0.000 f    13.821      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_95.fco                                   cell (ADDER)            0.073 r    13.894
 U2_control/lt0_syn_98.fci (U2_control/lt0_syn_22)           net  (fanout = 1)       0.000 f    13.894      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_98.fco                                   cell (ADDER)            0.073 r    13.967
 U2_control/lt0_syn_101.fci (U2_control/lt0_syn_26)          net  (fanout = 1)       0.000 f    13.967      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_101.fco                                  cell (ADDER)            0.073 r    14.040
 U2_control/lt0_syn_104.fci (U2_control/lt0_syn_30)          net  (fanout = 1)       0.000 f    14.040      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_104.fco                                  cell (ADDER)            0.073 r    14.113
 U2_control/lt0_syn_107.fci (U2_control/lt0_syn_34)          net  (fanout = 1)       0.000 f    14.113      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_107.fco                                  cell (ADDER)            0.073 r    14.186
 U2_control/lt0_syn_110.fci (U2_control/lt0_syn_38)          net  (fanout = 1)       0.000 f    14.186      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_110.f[1]                                 cell (ADDER)            0.355 r    14.541
 U2_control/reg3_syn_126.a[1] (U2_control/cnt_timer_10M_b1_n) net  (fanout = 18)      0.794 r    15.335      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/reg3_syn_126                                     path2reg1 (LUT4)        0.526      15.861
 Arrival time                                                                       15.861                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_126.clk (U2_control/clk_5M)             net                     2.166       2.166      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                210.000     212.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     212.050
 clock uncertainty                                                                  -0.000     212.050
 clock recovergence pessimism                                                        0.180     212.230
 Required time                                                                     212.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             196.369ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     196.380 ns                                                      
 Start Point:             U2_control/reg3_syn_136.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_126.a[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         3.440ns  (logic 2.150ns, net 1.290ns, 62% logic)                
 Logic Levels:            3 ( ADDER=2 LUT4=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.410       2.410      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.410
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_136.q[0]                                clk2q                   0.146 r    12.556
 U2_control/lt0_syn_83.b[1] (U2_control/cnt_timer_10M[0])    net  (fanout = 3)       0.496 r    13.052      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/lt0_syn_83.fco                                   cell (ADDER)            0.539 r    13.591
 U2_control/lt0_syn_86.fci (U2_control/lt0_syn_6)            net  (fanout = 1)       0.000 f    13.591      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_86.fco                                   cell (ADDER)            0.073 r    13.664
 U2_control/lt0_syn_89.fci (U2_control/lt0_syn_10)           net  (fanout = 1)       0.000 f    13.664      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_89.fco                                   cell (ADDER)            0.073 r    13.737
 U2_control/lt0_syn_92.fci (U2_control/lt0_syn_14)           net  (fanout = 1)       0.000 f    13.737      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_92.fco                                   cell (ADDER)            0.073 r    13.810
 U2_control/lt0_syn_95.fci (U2_control/lt0_syn_18)           net  (fanout = 1)       0.000 f    13.810      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_95.fco                                   cell (ADDER)            0.073 r    13.883
 U2_control/lt0_syn_98.fci (U2_control/lt0_syn_22)           net  (fanout = 1)       0.000 f    13.883      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_98.fco                                   cell (ADDER)            0.073 r    13.956
 U2_control/lt0_syn_101.fci (U2_control/lt0_syn_26)          net  (fanout = 1)       0.000 f    13.956      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_101.fco                                  cell (ADDER)            0.073 r    14.029
 U2_control/lt0_syn_104.fci (U2_control/lt0_syn_30)          net  (fanout = 1)       0.000 f    14.029      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_104.fco                                  cell (ADDER)            0.073 r    14.102
 U2_control/lt0_syn_107.fci (U2_control/lt0_syn_34)          net  (fanout = 1)       0.000 f    14.102      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_107.fco                                  cell (ADDER)            0.073 r    14.175
 U2_control/lt0_syn_110.fci (U2_control/lt0_syn_38)          net  (fanout = 1)       0.000 f    14.175      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_110.f[1]                                 cell (ADDER)            0.355 r    14.530
 U2_control/reg3_syn_126.a[1] (U2_control/cnt_timer_10M_b1_n) net  (fanout = 18)      0.794 r    15.324      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/reg3_syn_126                                     path2reg1 (LUT4)        0.526      15.850
 Arrival time                                                                       15.850                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_126.clk (U2_control/clk_5M)             net                     2.166       2.166      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                210.000     212.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     212.050
 clock uncertainty                                                                  -0.000     212.050
 clock recovergence pessimism                                                        0.180     212.230
 Required time                                                                     212.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             196.380ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     196.460 ns                                                      
 Start Point:             U2_control/reg3_syn_136.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_126.a[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         3.360ns  (logic 2.077ns, net 1.283ns, 61% logic)                
 Logic Levels:            3 ( ADDER=2 LUT4=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.410       2.410      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.410
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_136.q[1]                                clk2q                   0.146 r    12.556
 U2_control/lt0_syn_86.b[1] (U2_control/cnt_timer_10M[2])    net  (fanout = 3)       0.489 r    13.045      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/lt0_syn_86.fco                                   cell (ADDER)            0.539 r    13.584
 U2_control/lt0_syn_89.fci (U2_control/lt0_syn_10)           net  (fanout = 1)       0.000 f    13.584      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_89.fco                                   cell (ADDER)            0.073 r    13.657
 U2_control/lt0_syn_92.fci (U2_control/lt0_syn_14)           net  (fanout = 1)       0.000 f    13.657      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_92.fco                                   cell (ADDER)            0.073 r    13.730
 U2_control/lt0_syn_95.fci (U2_control/lt0_syn_18)           net  (fanout = 1)       0.000 f    13.730      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_95.fco                                   cell (ADDER)            0.073 r    13.803
 U2_control/lt0_syn_98.fci (U2_control/lt0_syn_22)           net  (fanout = 1)       0.000 f    13.803      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_98.fco                                   cell (ADDER)            0.073 r    13.876
 U2_control/lt0_syn_101.fci (U2_control/lt0_syn_26)          net  (fanout = 1)       0.000 f    13.876      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_101.fco                                  cell (ADDER)            0.073 r    13.949
 U2_control/lt0_syn_104.fci (U2_control/lt0_syn_30)          net  (fanout = 1)       0.000 f    13.949      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_104.fco                                  cell (ADDER)            0.073 r    14.022
 U2_control/lt0_syn_107.fci (U2_control/lt0_syn_34)          net  (fanout = 1)       0.000 f    14.022      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_107.fco                                  cell (ADDER)            0.073 r    14.095
 U2_control/lt0_syn_110.fci (U2_control/lt0_syn_38)          net  (fanout = 1)       0.000 f    14.095      ../../01_src/01_rtl/biss_control.v(98)
 U2_control/lt0_syn_110.f[1]                                 cell (ADDER)            0.355 r    14.450
 U2_control/reg3_syn_126.a[1] (U2_control/cnt_timer_10M_b1_n) net  (fanout = 18)      0.794 r    15.244      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/reg3_syn_126                                     path2reg1 (LUT4)        0.526      15.770
 Arrival time                                                                       15.770                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_126.clk (U2_control/clk_5M)             net                     2.166       2.166      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                210.000     212.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     212.050
 clock uncertainty                                                                  -0.000     212.050
 clock recovergence pessimism                                                        0.180     212.230
 Required time                                                                     212.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             196.460ns          

---------------------------------------------------------------------------------------------------------

Paths for end point U2_control/angle_request_reg_syn_8 (18 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     196.447 ns                                                      
 Start Point:             U2_control/reg3_syn_142.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/angle_request_reg_syn_8.a[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         3.373ns  (logic 1.536ns, net 1.837ns, 45% logic)                
 Logic Levels:            4 ( LUT4=3 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_142.clk (U2_control/clk_5M)             net                     2.410       2.410      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.410
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_142.q[1]                                clk2q                   0.146 r    12.556
 U2_control/angle_request_n_syn_24.c[1] (U2_control/cnt_timer_10M[4]) net  (fanout = 3)       0.765 r    13.321      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/angle_request_n_syn_24.f[1]                      cell (LUT4)             0.251 r    13.572
 U2_control/angle_request_n_syn_26.d[0] (U2_control/angle_request_n_syn_2) net  (fanout = 1)       0.456 r    14.028                    
 U2_control/angle_request_n_syn_26.f[0]                      cell (LUT3)             0.205 r    14.233
 U2_control/angle_request_n_syn_22.a[1] (U2_control/angle_request_n_syn_4) net  (fanout = 1)       0.309 r    14.542                    
 U2_control/angle_request_n_syn_22.f[1]                      cell (LUT4)             0.408 r    14.950
 U2_control/angle_request_reg_syn_8.a[1] (U2_control/angle_request_n_syn_8) net  (fanout = 1)       0.307 r    15.257      ../../01_src/01_rtl/biss_control.v(38)
 U2_control/angle_request_reg_syn_8                          path2reg1 (LUT4)        0.526      15.783
 Arrival time                                                                       15.783                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/angle_request_reg_syn_8.clk (U2_control/clk_5M)  net                     2.166       2.166      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                210.000     212.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     212.050
 clock uncertainty                                                                  -0.000     212.050
 clock recovergence pessimism                                                        0.180     212.230
 Required time                                                                     212.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             196.447ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     196.566 ns                                                      
 Start Point:             U2_control/reg3_syn_136.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/angle_request_reg_syn_8.a[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         3.254ns  (logic 1.693ns, net 1.561ns, 52% logic)                
 Logic Levels:            4 ( LUT4=3 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.410       2.410      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.410
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_136.q[1]                                clk2q                   0.146 r    12.556
 U2_control/angle_request_n_syn_24.a[1] (U2_control/cnt_timer_10M[2]) net  (fanout = 3)       0.489 r    13.045      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/angle_request_n_syn_24.f[1]                      cell (LUT4)             0.408 r    13.453
 U2_control/angle_request_n_syn_26.d[0] (U2_control/angle_request_n_syn_2) net  (fanout = 1)       0.456 r    13.909                    
 U2_control/angle_request_n_syn_26.f[0]                      cell (LUT3)             0.205 r    14.114
 U2_control/angle_request_n_syn_22.a[1] (U2_control/angle_request_n_syn_4) net  (fanout = 1)       0.309 r    14.423                    
 U2_control/angle_request_n_syn_22.f[1]                      cell (LUT4)             0.408 r    14.831
 U2_control/angle_request_reg_syn_8.a[1] (U2_control/angle_request_n_syn_8) net  (fanout = 1)       0.307 r    15.138      ../../01_src/01_rtl/biss_control.v(38)
 U2_control/angle_request_reg_syn_8                          path2reg1 (LUT4)        0.526      15.664
 Arrival time                                                                       15.664                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/angle_request_reg_syn_8.clk (U2_control/clk_5M)  net                     2.166       2.166      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                210.000     212.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     212.050
 clock uncertainty                                                                  -0.000     212.050
 clock recovergence pessimism                                                        0.180     212.230
 Required time                                                                     212.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             196.566ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     196.641 ns                                                      
 Start Point:             U2_control/reg3_syn_142.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/angle_request_reg_syn_8.a[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Slow                                                            
 Data Path Delay:         3.179ns  (logic 1.618ns, net 1.561ns, 50% logic)                
 Logic Levels:            4 ( LUT4=3 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_142.clk (U2_control/clk_5M)             net                     2.410       2.410      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.410
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_142.q[0]                                clk2q                   0.146 r    12.556
 U2_control/angle_request_n_syn_24.b[1] (U2_control/cnt_timer_10M[3]) net  (fanout = 3)       0.489 r    13.045      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/angle_request_n_syn_24.f[1]                      cell (LUT4)             0.333 r    13.378
 U2_control/angle_request_n_syn_26.d[0] (U2_control/angle_request_n_syn_2) net  (fanout = 1)       0.456 r    13.834                    
 U2_control/angle_request_n_syn_26.f[0]                      cell (LUT3)             0.205 r    14.039
 U2_control/angle_request_n_syn_22.a[1] (U2_control/angle_request_n_syn_4) net  (fanout = 1)       0.309 r    14.348                    
 U2_control/angle_request_n_syn_22.f[1]                      cell (LUT4)             0.408 r    14.756
 U2_control/angle_request_reg_syn_8.a[1] (U2_control/angle_request_n_syn_8) net  (fanout = 1)       0.307 r    15.063      ../../01_src/01_rtl/biss_control.v(38)
 U2_control/angle_request_reg_syn_8                          path2reg1 (LUT4)        0.526      15.589
 Arrival time                                                                       15.589                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/angle_request_reg_syn_8.clk (U2_control/clk_5M)  net                     2.166       2.166      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                210.000     212.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116     212.050
 clock uncertainty                                                                  -0.000     212.050
 clock recovergence pessimism                                                        0.180     212.230
 Required time                                                                     212.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             196.641ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point U2_control/reg3_syn_136 (23 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.590 ns                                                        
 Start Point:             U2_control/angle_request_n_syn_24.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_136.d[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.696ns  (logic 0.325ns, net 0.371ns, 46% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/angle_request_n_syn_24.clk (U2_control/clk_5M)   net                     2.029       2.029      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.029
---------------------------------------------------------------------------------------------------------
 U2_control/angle_request_n_syn_24.q[0]                      clk2q                   0.109 r    12.138
 U2_control/reg3_syn_136.d[1] (U2_control/key_reg1)          net  (fanout = 18)      0.371 r    12.509      ../../01_src/01_rtl/biss_control.v(35)
 U2_control/reg3_syn_136                                     path2reg1 (LUT4)        0.216      12.725
 Arrival time                                                                       12.725                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.230       2.230      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                 10.000      12.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      12.291
 clock uncertainty                                                                   0.000      12.291
 clock recovergence pessimism                                                       -0.156      12.135
 Required time                                                                      12.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.590ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.441 ns                                                        
 Start Point:             U2_control/reg3_syn_136.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_136.b[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         1.502ns  (logic 1.061ns, net 0.441ns, 70% logic)                
 Logic Levels:            2 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.029       2.029      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.029
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_136.q[1]                                clk2q                   0.109 r    12.138
 U2_control/sub0_syn_112.b[1] (U2_control/cnt_timer_10M[2])  net  (fanout = 3)       0.224 r    12.362      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/sub0_syn_112.fx[1]                               cell                    0.633 r    12.995
 U2_control/reg3_syn_136.b[1] (U2_control/cnt_timer_10M_b2[2]) net  (fanout = 1)       0.217 r    13.212      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/reg3_syn_136                                     path2reg1 (LUT4)        0.319      13.531
 Arrival time                                                                       13.531                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.230       2.230      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                 10.000      12.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      12.291
 clock uncertainty                                                                   0.000      12.291
 clock recovergence pessimism                                                       -0.201      12.090
 Required time                                                                      12.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.441ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.475 ns                                                        
 Start Point:             U2_control/reg3_syn_139.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_136.b[1] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         1.551ns  (logic 1.110ns, net 0.441ns, 71% logic)                
 Logic Levels:            2 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_139.clk (U2_control/clk_5M)             net                     2.029       2.029      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.029
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_139.q[0]                                clk2q                   0.109 r    12.138
 U2_control/sub0_syn_112.a[1] (U2_control/cnt_timer_10M[1])  net  (fanout = 3)       0.224 r    12.362      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/sub0_syn_112.fx[1]                               cell                    0.682 r    13.044
 U2_control/reg3_syn_136.b[1] (U2_control/cnt_timer_10M_b2[2]) net  (fanout = 1)       0.217 r    13.261      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/reg3_syn_136                                     path2reg1 (LUT4)        0.319      13.580
 Arrival time                                                                       13.580                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.230       2.230      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                 10.000      12.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      12.291
 clock uncertainty                                                                   0.000      12.291
 clock recovergence pessimism                                                       -0.186      12.105
 Required time                                                                      12.105            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.475ns          

---------------------------------------------------------------------------------------------------------

Paths for end point U2_control/reg3_syn_126 (33 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.590 ns                                                        
 Start Point:             U2_control/angle_request_n_syn_24.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_126.d[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.696ns  (logic 0.325ns, net 0.371ns, 46% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/angle_request_n_syn_24.clk (U2_control/clk_5M)   net                     2.029       2.029      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.029
---------------------------------------------------------------------------------------------------------
 U2_control/angle_request_n_syn_24.q[0]                      clk2q                   0.109 r    12.138
 U2_control/reg3_syn_126.d[0] (U2_control/key_reg1)          net  (fanout = 18)      0.371 r    12.509      ../../01_src/01_rtl/biss_control.v(35)
 U2_control/reg3_syn_126                                     path2reg0 (LUT4)        0.216      12.725
 Arrival time                                                                       12.725                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_126.clk (U2_control/clk_5M)             net                     2.230       2.230      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                 10.000      12.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      12.291
 clock uncertainty                                                                   0.000      12.291
 clock recovergence pessimism                                                       -0.156      12.135
 Required time                                                                      12.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.590ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.519 ns                                                        
 Start Point:             key_syn_4.ipclk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_126.c[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         1.917ns  (logic 0.584ns, net 1.333ns, 30% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 key_syn_4.ipclk (U2_control/clk_5M)                         net                     1.737       1.737      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      11.737
---------------------------------------------------------------------------------------------------------
 key_syn_4.diq[0]                                            clk2q                   0.343 r    12.080
 U2_control/reg3_syn_126.c[0] (U2_control/key_reg0)          net  (fanout = 19)      1.333 r    13.413      ../../01_src/01_rtl/biss_control.v(34)
 U2_control/reg3_syn_126                                     path2reg0 (LUT4)        0.241      13.654
 Arrival time                                                                       13.654                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_126.clk (U2_control/clk_5M)             net                     2.230       2.230      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                 10.000      12.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      12.291
 clock uncertainty                                                                   0.000      12.291
 clock recovergence pessimism                                                       -0.156      12.135
 Required time                                                                      12.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.519ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.661 ns                                                        
 Start Point:             U2_control/reg3_syn_126.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_126.b[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         1.722ns  (logic 1.061ns, net 0.661ns, 61% logic)                
 Logic Levels:            2 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_126.clk (U2_control/clk_5M)             net                     2.029       2.029      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.029
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_126.q[0]                                clk2q                   0.109 r    12.138
 U2_control/sub0_syn_115.b[0] (U2_control/cnt_timer_10M[12]) net  (fanout = 3)       0.339 r    12.477      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/sub0_syn_115.fx[0]                               cell                    0.633 r    13.110
 U2_control/reg3_syn_126.b[0] (U2_control/cnt_timer_10M_b2[12]) net  (fanout = 1)       0.322 r    13.432      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/reg3_syn_126                                     path2reg0 (LUT4)        0.319      13.751
 Arrival time                                                                       13.751                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_126.clk (U2_control/clk_5M)             net                     2.230       2.230      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                 10.000      12.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      12.291
 clock uncertainty                                                                   0.000      12.291
 clock recovergence pessimism                                                       -0.201      12.090
 Required time                                                                      12.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.661ns          

---------------------------------------------------------------------------------------------------------

Paths for end point U2_control/reg3_syn_136 (21 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.590 ns                                                        
 Start Point:             U2_control/angle_request_n_syn_24.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_136.d[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         0.696ns  (logic 0.325ns, net 0.371ns, 46% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/angle_request_n_syn_24.clk (U2_control/clk_5M)   net                     2.029       2.029      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.029
---------------------------------------------------------------------------------------------------------
 U2_control/angle_request_n_syn_24.q[0]                      clk2q                   0.109 r    12.138
 U2_control/reg3_syn_136.d[0] (U2_control/key_reg1)          net  (fanout = 18)      0.371 r    12.509      ../../01_src/01_rtl/biss_control.v(35)
 U2_control/reg3_syn_136                                     path2reg0 (LUT4)        0.216      12.725
 Arrival time                                                                       12.725                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.230       2.230      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                 10.000      12.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      12.291
 clock uncertainty                                                                   0.000      12.291
 clock recovergence pessimism                                                       -0.156      12.135
 Required time                                                                      12.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.590ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.441 ns                                                        
 Start Point:             U2_control/reg3_syn_136.clk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_136.b[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         1.502ns  (logic 1.061ns, net 0.441ns, 70% logic)                
 Logic Levels:            2 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.029       2.029      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      12.029
---------------------------------------------------------------------------------------------------------
 U2_control/reg3_syn_136.q[0]                                clk2q                   0.109 r    12.138
 U2_control/sub0_syn_112.b[0] (U2_control/cnt_timer_10M[0])  net  (fanout = 3)       0.224 r    12.362      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/sub0_syn_112.fx[0]                               cell                    0.633 r    12.995
 U2_control/reg3_syn_136.b[0] (U2_control/cnt_timer_10M_b2[0]) net  (fanout = 1)       0.217 r    13.212      ../../01_src/01_rtl/biss_control.v(41)
 U2_control/reg3_syn_136                                     path2reg0 (LUT4)        0.319      13.531
 Arrival time                                                                       13.531                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.230       2.230      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                 10.000      12.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      12.291
 clock uncertainty                                                                   0.000      12.291
 clock recovergence pessimism                                                       -0.201      12.090
 Required time                                                                      12.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.441ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.553 ns                                                        
 Start Point:             key_syn_4.ipclk (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 End Point:               U2_control/reg3_syn_136.c[0] (rising edge triggered by clock U1_pll/pll_inst.clkc[1])
 Clock group:             clk_50MHz                                                       
 Process:                 Fast                                                            
 Data Path Delay:         1.951ns  (logic 0.584ns, net 1.367ns, 29% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 key_syn_4.ipclk (U2_control/clk_5M)                         net                     1.737       1.737      ../../01_src/01_rtl/biss_control.v(4)
 launch clock edge                                                                  10.000      11.737
---------------------------------------------------------------------------------------------------------
 key_syn_4.diq[0]                                            clk2q                   0.343 r    12.080
 U2_control/reg3_syn_136.c[0] (U2_control/key_reg0)          net  (fanout = 19)      1.367 r    13.447      ../../01_src/01_rtl/biss_control.v(34)
 U2_control/reg3_syn_136                                     path2reg0 (LUT4)        0.241      13.688
 Arrival time                                                                       13.688                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 U1_pll/pll_inst.clkc[1]                                                             0.000       0.000                    
 U2_control/reg3_syn_136.clk (U2_control/clk_5M)             net                     2.230       2.230      ../../01_src/01_rtl/biss_control.v(4)
 capture clock edge                                                                 10.000      12.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061      12.291
 clock uncertainty                                                                   0.000      12.291
 clock recovergence pessimism                                                       -0.156      12.135
 Required time                                                                      12.135            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.553ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 13536 (STA coverage = 50.92%)
Timing violations: 9 setup errors, and 0 hold errors.
Minimal setup slack: -1.433, minimal hold slack: 0.137

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  U1_pll/pll_inst.clkc[0] (200.0MHz)             6.433ns     155.448MHz        0.480ns       254       -9.196ns
	  clk_50MHz (50.0MHz)                            8.306ns     120.395MHz        0.326ns        25        0.000ns
	  U1_pll/pll_inst.clkc[1] (5.0MHz)               3.631ns     275.406MHz        0.408ns        12        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 2 clock net(s): 
	U2_control/clk_out_reg1_syn_4
	config_inst_syn_10

---------------------------------------------------------------------------------------------------------
