<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>gearbox</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>gearbox</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8c0adcd3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>gearbox</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>114fae64</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>gearbox_sim</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>215b9193</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_last</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>01_rtl/gearbox.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>01_rtl/gearbox.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_114fae64</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>01_rtl/gearbox.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>03_sim/gearbox_data_gen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>03_sim/gearbox_sim.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/gearbox_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>gearbox_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">gearbox_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artixuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>gearbox_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-07-05T04:03:43Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48899943_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17a12018_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19cbe539_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@166544e6_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ed53974_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fbd6b57_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ff83525_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@418ada46_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37b1936_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32e0aff8_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dcfde23_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67c82c5f_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63f2a26a_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71be8a75_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@744e8311_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37029bd0_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a12eecd_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f5c083a_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3936dfe_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65e76340_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f8426f_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4108d24_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@787629d6_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9dc1a4b_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57c9a266_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4768a871_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47ef79ae_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a30b967_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20101dce_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@306d7af5_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@127e30c1_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@701c799d_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12e3dd96_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ce14a0a_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@650a37c6_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fb3941c_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68ced9e7_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55743f30_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b8e43f1_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ef33ec4_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a15de6c_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55cf15ba_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cb79129_ARCHIVE_LOCATION">i:/vic_ip/Gearbox_24_32</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="dc98b60a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="518d9822"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="94bdc76c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a00b412d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
