======================================================================
                    Starting Verilog Testbench                        
======================================================================
PASS: Zero shift
FAIL: Shift by 1 - 'out' data mismatch.
  => Inputs: in=0x128398a418820, shift=1, fill=0x1f
  => Expected: out=0x3e941cc520c41
  =>   Actual: out=0x3e949cc520c41
FAIL: Shift by 3 with alternating fill - 'out' data mismatch.
  => Inputs: in=0x128398a418820, shift=3, fill=0x15
  => Expected: out=0x2b5aa50731483
  =>   Actual: out=0x2b5aa52731483
PASS: Maximum valid shift (4)
PASS: Minimum invalid shift (5)
PASS: Invalid shift (6)
PASS: Maximum invalid shift (7)
PASS: All 1s input, shift by 2
PASS: All 0s input, shift by 4

--- Starting Randomized Tests ---
PASS: Random test (shift=4)
PASS: Random test (shift=2)
PASS: Random test (shift=0)
PASS: Random test (shift=1)
PASS: Random test (shift=4)
PASS: Random test (shift=6)
PASS: Random test (shift=1)
PASS: Random test (shift=0)
PASS: Random test (shift=4)
PASS: Random test (shift=4)
PASS: Random test (shift=5)
PASS: Random test (shift=4)
PASS: Random test (shift=7)
PASS: Random test (shift=6)
PASS: Random test (shift=7)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x172cf11844923, shift=3, fill=0x0a
  => Expected: out=0x14a52e59e2308
  =>   Actual: out=0x14a52e79e2308
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x30aca9e314c3c, shift=3, fill=0x12
  => Expected: out=0x2529615953c62
  =>   Actual: out=0x2529617953c62
PASS: Random test (shift=2)
PASS: Random test (shift=7)
PASS: Random test (shift=1)
PASS: Random test (shift=0)
PASS: Random test (shift=6)
PASS: Random test (shift=7)
PASS: Random test (shift=3)
PASS: Random test (shift=3)
PASS: Random test (shift=3)
PASS: Random test (shift=5)
PASS: Random test (shift=2)
PASS: Random test (shift=0)
PASS: Random test (shift=1)
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x25a771ef2ed3d, shift=1, fill=0x12
  => Expected: out=0x252d3b8f79769
  =>   Actual: out=0x252dbb8f79769
PASS: Random test (shift=4)
PASS: Random test (shift=2)
PASS: Random test (shift=4)
PASS: Random test (shift=6)
PASS: Random test (shift=2)
PASS: Random test (shift=2)
PASS: Random test (shift=0)
PASS: Random test (shift=0)
FAIL: Random test (shift=1) - 'out' data mismatch.
  => Inputs: in=0x336cbf3091ae6, shift=1, fill=0x1a
  => Expected: out=0x359b65f9848d7
  =>   Actual: out=0x359be5f9848d7
PASS: Random test (shift=5)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x3b665da8ae2b5, shift=3, fill=0x1f
  => Expected: out=0x3ffff6ccbb515
  =>   Actual: out=0x3ffff6ecbb515
PASS: Random test (shift=0)
PASS: Random test (shift=2)
PASS: Random test (shift=4)
FAIL: Random test (shift=3) - 'out' data mismatch.
  => Inputs: in=0x102c32b0eed56, shift=3, fill=0x0e
  => Expected: out=0x1ce720586561d
  =>   Actual: out=0x1ce720786561d
PASS: Random test (shift=4)
PASS: Random test (shift=4)
PASS: Random test (shift=3)
PASS: Random test (shift=0)

======================================================================
FAILURE:           8 error(s) found.
======================================================================
