
---------- Begin Simulation Statistics ----------
final_tick                               591661308000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60553                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701488                       # Number of bytes of host memory used
host_op_rate                                    60755                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10115.81                       # Real time elapsed on the host
host_tick_rate                               58488798                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612544227                       # Number of instructions simulated
sim_ops                                     614581808                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.591661                       # Number of seconds simulated
sim_ticks                                591661308000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.900859                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78350409                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90160684                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7249503                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120646236                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10586104                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10791053                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          204949                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154774721                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062156                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018206                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5048466                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143207759                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16691458                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058481                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40245461                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580281250                       # Number of instructions committed
system.cpu0.commit.committedOps             581300734                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1081014697                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.537736                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.305045                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    797073932     73.73%     73.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    172955930     16.00%     89.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39688306      3.67%     93.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36017252      3.33%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11003179      1.02%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4128586      0.38%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1463252      0.14%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1992802      0.18%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16691458      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1081014697                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887208                       # Number of function calls committed.
system.cpu0.commit.int_insts                561275242                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179950502                       # Number of loads committed
system.cpu0.commit.membars                    2037580                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037586      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322229266     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180968700     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70911541     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581300734                       # Class of committed instruction
system.cpu0.commit.refs                     251880265                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580281250                       # Number of Instructions Simulated
system.cpu0.committedOps                    581300734                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.016412                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.016412                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            196154140                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2212475                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77565498                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             634500797                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               447115877                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                437546751                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5055149                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4411612                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3206621                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154774721                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109856141                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    639468482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3016519                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     644062405                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14512384                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132276                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         442353693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88936513                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550440                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1089078538                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.592319                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881463                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               630068071     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               339843106     31.20%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                71586835      6.57%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38295597      3.52%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4416555      0.41%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2765185      0.25%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   58575      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021653      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1022961      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1089078538                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       81007461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5127875                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147285920                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.523098                       # Inst execution rate
system.cpu0.iew.exec_refs                   269228527                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75038668                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              152350988                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            195032083                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021082                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2424368                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76770722                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          621521894                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194189859                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5338689                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            612069772                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                748463                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5396178                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5055149                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7445938                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       118040                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8718922                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32349                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7949                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2420926                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15081581                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4840959                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7949                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       859019                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4268856                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                253171153                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605800457                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.883359                       # average fanout of values written-back
system.cpu0.iew.wb_producers                223640925                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.517740                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605863751                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               746245907                       # number of integer regfile reads
system.cpu0.int_regfile_writes              388140249                       # number of integer regfile writes
system.cpu0.ipc                              0.495930                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.495930                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038459      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            338189705     54.78%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139167      0.67%     55.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018069      0.16%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           197027629     31.91%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74995384     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             11      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             617408462                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     51                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                100                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           48                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               126                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1380914                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002237                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 282864     20.48%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                990970     71.76%     92.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               107078      7.75%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             616750866                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2325383108                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605800409                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        661749986                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 618463043                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                617408462                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058851                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40221156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           106833                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           370                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17300167                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1089078538                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.566909                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.802500                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          640935589     58.85%     58.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312478626     28.69%     87.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111349431     10.22%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18318683      1.68%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3828153      0.35%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1372351      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             567408      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             130266      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              98031      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1089078538                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.527661                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10363533                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1973100                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           195032083                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76770722                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    880                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1170085999                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13237107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              167260870                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370565903                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7276734                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               453390561                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10769008                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16100                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            768799275                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             629225782                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404096284                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433759865                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11364478                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5055149                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             29516847                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33530373                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       768799235                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         95246                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2823                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15257100                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2819                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1685858514                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1251169110                       # The number of ROB writes
system.cpu0.timesIdled                       14510466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  847                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.478778                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4584743                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6155771                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           813257                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7910980                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            217691                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         373924                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          156233                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8855882                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3199                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           482228                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095505                       # Number of branches committed
system.cpu1.commit.bw_lim_events               857550                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054426                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4932412                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262977                       # Number of instructions committed
system.cpu1.commit.committedOps              33281074                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    198412326                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.167737                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.818356                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    184711142     93.09%     93.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6892811      3.47%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2276376      1.15%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1989139      1.00%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       508428      0.26%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       154471      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       955236      0.48%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        67173      0.03%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       857550      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    198412326                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320814                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047750                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248562                       # Number of loads committed
system.cpu1.commit.membars                    2035971                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035971      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082623     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266487     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895855      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281074                       # Class of committed instruction
system.cpu1.commit.refs                      12162354                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262977                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281074                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.182857                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.182857                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178798270                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               334654                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4397209                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40139500                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5194970                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12461137                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                482452                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               601283                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2344321                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8855882                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5232315                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    192781908                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                50994                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      41136676                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1626962                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044395                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5685743                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4802434                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206222                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         199281150                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211536                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.641663                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173805037     87.22%     87.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14786779      7.42%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6287131      3.15%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2960569      1.49%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1299693      0.65%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  138608      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3059      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      58      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           199281150                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         196239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              514061                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7728378                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.183234                       # Inst execution rate
system.cpu1.iew.exec_refs                    13112151                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2948563                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              152786704                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10338653                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018534                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           317048                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2985829                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38206278                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10163588                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           576215                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36551002                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                761474                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1731510                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                482452                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3717813                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        33650                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          170425                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5225                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          549                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1090091                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        72037                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           205                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93055                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        421006                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21612091                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36169403                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864617                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18686180                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.181321                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36179051                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44907077                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24678160                       # number of integer regfile writes
system.cpu1.ipc                              0.161738                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161738                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036070      5.48%      5.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21900975     58.99%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11250284     30.30%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1939747      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37127217                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1172165                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031572                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 240215     20.49%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                818772     69.85%     90.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               113176      9.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36263298                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         274800191                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36169391                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43131606                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35151629                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37127217                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054649                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4925203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            92468                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           223                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2085262                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    199281150                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.186306                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.650711                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          177082432     88.86%     88.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14177637      7.11%     95.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4410020      2.21%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1510221      0.76%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1459043      0.73%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             248044      0.12%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             277551      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              72437      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              43765      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      199281150                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.186122                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6171749                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          525392                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10338653                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2985829                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       199477389                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   983836118                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163460126                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412834                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6762548                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6412085                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1506183                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8362                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48399702                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39252155                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27084187                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12825013                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7332866                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                482452                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16068750                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4671353                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48399690                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32724                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               573                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14281303                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           573                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   235768080                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77297585                       # The number of ROB writes
system.cpu1.timesIdled                           2035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4084396                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               873072                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5415759                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              25709                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1142574                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5414331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10809699                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1101385                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        21123                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33429765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2452628                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66836945                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2473751                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3953793                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1591635                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3803596                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              331                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            246                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1459685                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1459679                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3953793                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           413                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16223171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16223171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    448326848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               448326848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              517                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5414468                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5414468    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5414468                       # Request fanout histogram
system.membus.respLayer1.occupancy        28029624422                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18218119776                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   591661308000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   591661308000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    827319687.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1254947286.111906                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       163000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3606929000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   585042750500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6618557500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     92075644                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        92075644                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     92075644                       # number of overall hits
system.cpu0.icache.overall_hits::total       92075644                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17780497                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17780497                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17780497                       # number of overall misses
system.cpu0.icache.overall_misses::total     17780497                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233879557996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233879557996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233879557996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233879557996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109856141                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109856141                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109856141                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109856141                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161853                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161853                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161853                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161853                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13153.713195                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13153.713195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13153.713195                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13153.713195                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3450                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.076923                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16780584                       # number of writebacks
system.cpu0.icache.writebacks::total         16780584                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       999880                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       999880                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       999880                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       999880                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16780617                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16780617                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16780617                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16780617                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 207798341498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 207798341498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 207798341498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 207798341498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.152751                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.152751                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.152751                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.152751                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12383.236057                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12383.236057                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12383.236057                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12383.236057                       # average overall mshr miss latency
system.cpu0.icache.replacements              16780584                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     92075644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       92075644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17780497                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17780497                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233879557996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233879557996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109856141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109856141                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161853                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161853                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13153.713195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13153.713195                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       999880                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       999880                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16780617                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16780617                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 207798341498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 207798341498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.152751                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.152751                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12383.236057                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12383.236057                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999916                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108855844                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16780584                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.487012                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999916                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        236492898                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       236492898                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227277093                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227277093                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227277093                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227277093                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26135789                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26135789                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26135789                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26135789                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 730223490316                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 730223490316                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 730223490316                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 730223490316                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253412882                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253412882                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253412882                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253412882                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103135                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103135                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103135                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103135                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27939.599999                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27939.599999                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27939.599999                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27939.599999                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6669304                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       398813                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           127620                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4518                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.259082                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.272023                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15577495                       # number of writebacks
system.cpu0.dcache.writebacks::total         15577495                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10951557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10951557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10951557                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10951557                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15184232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15184232                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15184232                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15184232                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 288642579579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 288642579579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 288642579579                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 288642579579                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059919                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059919                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059919                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059919                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19009.363106                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19009.363106                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19009.363106                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19009.363106                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15577495                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163317961                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163317961                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19185206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19185206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 450105866000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 450105866000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182503167                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182503167                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.105123                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.105123                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23461.091114                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23461.091114                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6849200                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6849200                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12336006                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12336006                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 204350212500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 204350212500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067593                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067593                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16565.346393                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16565.346393                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     63959132                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      63959132                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6950583                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6950583                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 280117624316                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 280117624316                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70909715                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70909715                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.098020                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.098020                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40301.313475                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40301.313475                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4102357                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4102357                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2848226                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2848226                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  84292367079                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  84292367079                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29594.690547                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29594.690547                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1165                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1165                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          738                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          738                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6862500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6862500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.387809                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.387809                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9298.780488                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9298.780488                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          725                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1011500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1011500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006831                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006831                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 77807.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77807.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1706                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          134                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          134                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       648000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       648000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.072826                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.072826                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4835.820896                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4835.820896                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       514000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       514000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.072826                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072826                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3835.820896                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3835.820896                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612246                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612246                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405960                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405960                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31258652500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31258652500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018206                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018206                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398701                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398701                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76999.341068                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76999.341068                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405960                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405960                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30852692500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30852692500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398701                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398701                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75999.341068                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75999.341068                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.968842                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243482286                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15589968                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.617882                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.968842                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999026                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999026                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524459662                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524459662                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16719272                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14227729                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              130334                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31077754                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16719272                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14227729                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                419                       # number of overall hits
system.l2.overall_hits::.cpu1.data             130334                       # number of overall hits
system.l2.overall_hits::total                31077754                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1348451                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            914431                       # number of demand (read+write) misses
system.l2.demand_misses::total                2325925                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61341                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1348451                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1702                       # number of overall misses
system.l2.overall_misses::.cpu1.data           914431                       # number of overall misses
system.l2.overall_misses::total               2325925                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5090853998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 137533367345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    157403492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  94003296163                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     236784920998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5090853998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 137533367345                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    157403492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  94003296163                       # number of overall miss cycles
system.l2.overall_miss_latency::total    236784920998                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16780613                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15576180                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2121                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1044765                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33403679                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16780613                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15576180                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2121                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1044765                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33403679                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003655                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.086571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.802452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.875250                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069631                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003655                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.086571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.802452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.875250                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069631                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82992.680230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101993.596612                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92481.487662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102799.769652                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101802.474714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82992.680230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101993.596612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92481.487662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102799.769652                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101802.474714                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             175189                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6151                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.481385                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3066695                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1591635                       # number of writebacks
system.l2.writebacks::total                   1591635                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          53085                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3335                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               56433                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         53085                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3335                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              56433                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1295366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2269492                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1295366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3188326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5457818                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4476875998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 120830397494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    140235492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84659131676                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 210106640660                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4476875998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 120830397494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    140235492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84659131676                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 305338802395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 515445443055                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.083163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.800566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.872058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067941                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.083163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.800566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.872058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.163390                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72994.130275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93278.963238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82588.628975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92920.100270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92578.709535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72994.130275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93278.963238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82588.628975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92920.100270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95767.748466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94441.669373                       # average overall mshr miss latency
system.l2.replacements                        7799912                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4248778                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4248778                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4248778                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4248778                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29070511                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29070511                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29070511                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29070511                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3188326                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3188326                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 305338802395                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 305338802395                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95767.748466                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95767.748466                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 38                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.740741                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.791667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         8250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1525                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4710.526316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       357000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       397500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       754500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.740741                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.791667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19855.263158                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       337000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       415000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21062.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2423118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            78110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2501228                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         827587                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         661742                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1489329                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  82531851666                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66458652430                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  148990504096                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3250705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       739852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3990557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.254587                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.894425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.373213                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99725.891859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100429.853976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100038.677885                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        27568                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2396                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            29964                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       800019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       659346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1459365                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  72388153240                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59687192436                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 132075345676                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.246106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.891186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.365705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90483.042578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90524.841943                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90501.927671                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16719272                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16719691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1702                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            63043                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5090853998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    157403492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5248257490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16780613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16782734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003655                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.802452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82992.680230                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92481.487662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83248.853798                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1698                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        63030                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4476875998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    140235492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4617111490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.800566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003756                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72994.130275                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82588.628975                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73252.601777                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11804611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        52224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11856835                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       520864                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       252689                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          773553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  55001515679                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  27544643733                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  82546159412                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12325475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       304913                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12630388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.042259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.828725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105596.692570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109006.105264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106710.412101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25517                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          939                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        26456                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       495347                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       251750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       747097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  48442244254                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24971939240                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  73414183494                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.825645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059151                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97794.564727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99193.403138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98265.932662                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           41                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                45                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          492                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             508                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7205994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        60999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7266993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          533                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           553                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.918626                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14646.329268                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3812.437500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14305.104331                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           93                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           95                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          399                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          413                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7902989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       280999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8183988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.748593                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.746835                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19806.989975                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20071.357143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19815.951574                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999846                       # Cycle average of tags in use
system.l2.tags.total_refs                    69799533                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7800052                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.948598                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.633668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.990449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.278036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.785116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.308328                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.603651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.031101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.207943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 541588828                       # Number of tag accesses
system.l2.tags.data_accesses                541588828                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3925184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      82929344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        108672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58312896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    201186112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          346462208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3925184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       108672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4033856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101864640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101864640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1295771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3143533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5413472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1591635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1591635                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6634174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        140163541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           183673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98557900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    340035945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             585575233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6634174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       183673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6817847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172167148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172167148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172167148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6634174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       140163541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          183673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98557900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    340035945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            757742381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1544174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1237320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    895966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3140235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004993087250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94409                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94409                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9597710                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1453307                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5413472                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1591635                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5413472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1591635                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  76924                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 47461                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            242397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            234252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            277885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1060589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            316992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            361807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            354742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            322543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            314798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            291342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           276388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           275742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           248768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           244674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           252149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            116066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            134033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            174557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            143663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67982                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 222028828387                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26682740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            322089103387                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41605.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60355.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4057262                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  975663                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5413472                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1591635                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1330692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  798663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  378218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  314824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  277975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  246329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  229560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  216980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  202169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  190129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 204659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 344699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 202393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 128762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 109009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  85128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  56964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  17609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  95448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  95646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  96431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  99753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1847751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.323540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.453102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.822192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1038987     56.23%     56.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       364492     19.73%     75.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        87904      4.76%     80.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49469      2.68%     83.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37323      2.02%     85.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32125      1.74%     87.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27758      1.50%     88.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27314      1.48%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       182379      9.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1847751                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.524166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.308517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    348.574726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94404     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94409                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.355877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.332127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.925500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80284     85.04%     85.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1359      1.44%     86.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8245      8.73%     95.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3057      3.24%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1024      1.08%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              272      0.29%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              104      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94409                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              341539072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4923136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98825088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               346462208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101864640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       577.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    585.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  591661284500                       # Total gap between requests
system.mem_ctrls.avgGap                      84461.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3925056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     79188480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       108672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57341824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    200975040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98825088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6633957.547888190486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 133840896.690847992897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 183672.649420570175                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96916636.637662291527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 339679200.384690344334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167029830.519186139107                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1295771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3143533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1591635                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1943771609                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  67601261859                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     69369324                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46995211644                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 205479488951                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14195243219655                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31693.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52170.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40853.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51578.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65365.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8918654.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6263143740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3328913280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15460534740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3711529620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46704649680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     135915394200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     112742873760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       324127039020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.825309                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 291316066126                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19756620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 280588621874                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6929898360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3683301765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22642417980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4348891620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46704649680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     199414618560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59269842720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       342993620685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.712778                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 151468971357                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19756620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 420435716643                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5783130847.058824                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27904072826.473900                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     96.47%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 223539283500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   100095186000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 491566122000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5229849                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5229849                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5229849                       # number of overall hits
system.cpu1.icache.overall_hits::total        5229849                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2466                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2466                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2466                       # number of overall misses
system.cpu1.icache.overall_misses::total         2466                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    185272999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    185272999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    185272999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    185272999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5232315                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5232315                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5232315                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5232315                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000471                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000471                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000471                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000471                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75130.980941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75130.980941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75130.980941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75130.980941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2089                       # number of writebacks
system.cpu1.icache.writebacks::total             2089                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          345                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2121                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2121                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2121                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2121                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    165958499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    165958499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    165958499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    165958499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000405                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000405                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000405                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000405                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78245.402640                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78245.402640                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78245.402640                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78245.402640                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2089                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5229849                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5229849                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2466                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2466                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    185272999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    185272999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5232315                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5232315                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000471                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000471                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75130.980941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75130.980941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2121                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2121                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    165958499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    165958499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78245.402640                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78245.402640                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980629                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5224347                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2089                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2500.884155                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356636500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980629                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999395                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999395                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10466751                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10466751                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9101896                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9101896                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9101896                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9101896                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2635166                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2635166                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2635166                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2635166                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 262113527993                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 262113527993                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 262113527993                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 262113527993                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11737062                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11737062                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11737062                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11737062                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.224517                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.224517                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.224517                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.224517                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99467.558398                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99467.558398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99467.558398                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99467.558398                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1802438                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       260963                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            32865                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3288                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.843694                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.368309                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1044085                       # number of writebacks
system.cpu1.dcache.writebacks::total          1044085                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2003807                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2003807                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2003807                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2003807                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       631359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       631359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       631359                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       631359                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  62871068512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  62871068512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  62871068512                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  62871068512                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053792                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053792                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053792                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053792                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99580.537399                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99580.537399                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99580.537399                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99580.537399                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1044085                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8253538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8253538                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1588088                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1588088                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 132286042500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 132286042500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9841626                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9841626                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.161364                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.161364                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83298.937150                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83298.937150                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1282958                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1282958                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       305130                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       305130                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28783568500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28783568500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031004                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031004                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94332.148592                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94332.148592                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       848358                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        848358                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1047078                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1047078                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 129827485493                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 129827485493                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895436                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895436                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.552421                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.552421                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123990.271492                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123990.271492                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       720849                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       720849                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326229                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326229                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34087500012                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34087500012                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172113                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172113                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104489.484417                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104489.484417                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          297                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7070000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7070000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.328054                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.328054                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48758.620690                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48758.620690                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          103                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           42                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095023                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095023                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 78071.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78071.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          319                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       921000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       921000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.259861                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.259861                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8223.214286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8223.214286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       809000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       809000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.259861                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.259861                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7223.214286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7223.214286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591907                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591907                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426018                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426018                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35089510500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35089510500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418516                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418516                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82366.262693                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82366.262693                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426018                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426018                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34663492500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34663492500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418516                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418516                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81366.262693                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81366.262693                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.836191                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10748168                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1057269                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.165973                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356648000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.836191                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901131                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901131                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26569016                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26569016                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 591661308000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29413896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5840413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29155455                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6208277                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5896885                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             333                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           246                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4015584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4015584                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16782738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12631159                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          553                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          553                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50341813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46744562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3146441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100239147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2147916544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1993834496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       269440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133685952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4275706432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13723112                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103516096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         47128516                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076868                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.268274                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               43528916     92.36%     92.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3577333      7.59%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  21478      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    789      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           47128516                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66823720466                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23386400472                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25192001760                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1586407774                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3184494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               960794273500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 122397                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703072                       # Number of bytes of host memory used
host_op_rate                                   122695                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6826.72                       # Real time elapsed on the host
host_tick_rate                               54071800                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835568517                       # Number of instructions simulated
sim_ops                                     837607503                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.369133                       # Number of seconds simulated
sim_ticks                                369132965500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.830500                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64852292                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64962403                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4383419                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         76383862                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5970                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          23127                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17157                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78037906                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1576                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           754                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4381671                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40125348                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10120311                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2809                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      108439345                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175440298                       # Number of instructions committed
system.cpu0.commit.committedOps             175440921                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    705145600                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.248801                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.196743                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    659613338     93.54%     93.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12185293      1.73%     95.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13211917      1.87%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2257505      0.32%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1024916      0.15%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       950451      0.13%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       228211      0.03%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5553658      0.79%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10120311      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    705145600                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10384                       # Number of function calls committed.
system.cpu0.commit.int_insts                174223486                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52416679                       # Number of loads committed
system.cpu0.commit.membars                        981                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1032      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121644947     69.34%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52417377     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1376213      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175440921                       # Class of committed instruction
system.cpu0.commit.refs                      53793684                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175440298                       # Number of Instructions Simulated
system.cpu0.committedOps                    175440921                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.128911                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.128911                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            534993507                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1788                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            56286918                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             306126507                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43958414                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                128495662                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4383577                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4147                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10904855                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78037906                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 67207301                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    649325666                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1402892                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     348827934                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                8770650                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.107731                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          69024921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64858262                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.481555                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         722736015                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.482651                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.798574                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               474753740     65.69%     65.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               168004307     23.25%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                70035176      9.69%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4070902      0.56%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3335207      0.46%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   22178      0.00%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2512737      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     448      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1320      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           722736015                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1641447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4640140                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52525042                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.433889                       # Inst execution rate
system.cpu0.iew.exec_refs                   148244663                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1485155                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               82640022                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             84420427                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2002                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3801617                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2254585                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          281950743                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            146759508                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3808116                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            314299576                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                624464                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            293006866                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4383577                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            293830788                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8701363                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          150822                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1207                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1719                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           51                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32003748                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       877580                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1719                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1414822                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3225318                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                192945482                       # num instructions consuming a value
system.cpu0.iew.wb_count                    231887791                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.749839                       # average fanout of values written-back
system.cpu0.iew.wb_producers                144677969                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.320120                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     232732142                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               391588522                       # number of integer regfile reads
system.cpu0.int_regfile_writes              178728534                       # number of integer regfile writes
system.cpu0.ipc                              0.242195                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.242195                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1293      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            167588980     52.68%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2028      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  251      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           148843460     46.79%     99.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1671360      0.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             318107691                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   16119416                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.050673                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1466309      9.10%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      9.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14651891     90.90%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1216      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             334225495                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1378036826                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    231887474                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        388461911                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 281947690                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                318107691                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3053                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      106509825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2966650                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           244                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     66920715                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    722736015                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.440144                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.105175                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          573104306     79.30%     79.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           77240046     10.69%     89.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29256513      4.05%     94.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12506884      1.73%     95.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16854093      2.33%     98.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8301714      1.15%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3278276      0.45%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1314095      0.18%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             880088      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      722736015                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.439146                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5585762                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          501914                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            84420427                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2254585                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    584                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       724377462                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13888469                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              386019476                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133944513                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13412464                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51434759                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             144124555                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               370532                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            395909877                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             295080507                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          226914864                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                129509107                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1650124                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4383577                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            151298013                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                92970359                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       395909565                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         91083                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1240                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 58708437                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1231                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   978902396                       # The number of ROB reads
system.cpu0.rob.rob_writes                  585376694                       # The number of ROB writes
system.cpu0.timesIdled                          17019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  261                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.538719                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11679934                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11734061                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1532637                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21459755                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2833                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12919                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10086                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23526995                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          321                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           464                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1532246                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10988084                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2617216                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2596                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37756772                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47583992                       # Number of instructions committed
system.cpu1.commit.committedOps              47584774                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    144367571                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.329608                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.276968                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    128365071     88.92%     88.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7052478      4.89%     93.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3541910      2.45%     96.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       992253      0.69%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       688201      0.48%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       458302      0.32%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        75305      0.05%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       576835      0.40%     98.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2617216      1.81%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    144367571                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4164                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46368648                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10878473                       # Number of loads committed
system.cpu1.commit.membars                       1144                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1144      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35248195     74.07%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10878937     22.86%     96.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1456258      3.06%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47584774                       # Class of committed instruction
system.cpu1.commit.refs                      12335195                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47583992                       # Number of Instructions Simulated
system.cpu1.committedOps                     47584774                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.165355                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.165355                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             93870019                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  404                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10295953                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              94054551                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11799399                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40573476                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1545330                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1340                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2576722                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23526995                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13116393                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    135275162                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               372511                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     107815844                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3091442                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.156201                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13544063                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11682767                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.715812                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         150364946                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.717038                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.126846                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                88014200     58.53%     58.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35772204     23.79%     82.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16688920     11.10%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5472251      3.64%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2111578      1.40%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   31539      0.02%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2273704      1.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      48      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     502      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           150364946                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         255291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1689142                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                15006469                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.465323                       # Inst execution rate
system.cpu1.iew.exec_refs                    18326863                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1625678                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               51657007                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19940597                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1588                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1903824                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2381291                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           85141161                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16701185                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1343523                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             70087125                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                303403                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             19532449                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1545330                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             20065465                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       175112                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           82101                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12930                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9062124                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       924569                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12930                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1048525                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        640617                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 53659366                       # num instructions consuming a value
system.cpu1.iew.wb_count                     67211394                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.733879                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 39379485                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.446231                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67608513                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                92195756                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50979366                       # number of integer regfile writes
system.cpu1.ipc                              0.315920                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.315920                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1333      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52526029     73.53%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1590      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17229078     24.12%     97.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1672458      2.34%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              71430648                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     408570                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005720                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 164029     40.15%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     40.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                244492     59.84%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   49      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71837885                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         293711680                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     67211394                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        122710448                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  85138235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 71430648                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2926                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37556387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            76868                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           330                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     24730652                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    150364946                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.475049                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.032085                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          112810458     75.02%     75.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18867563     12.55%     87.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10715423      7.13%     94.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3697462      2.46%     97.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2667130      1.77%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             846656      0.56%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             379072      0.25%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             185835      0.12%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             195347      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      150364946                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.474243                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3600008                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1017023                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19940597                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2381291                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    189                       # number of misc regfile reads
system.cpu1.numCycles                       150620237                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   587526858                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               77959497                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35142249                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3591156                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13657620                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              11631109                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               244143                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            122913937                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              90793982                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           68365762                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40627952                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1663718                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1545330                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16517652                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                33223513                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       122913937                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         56895                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1173                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9268473                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1170                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227091524                       # The number of ROB reads
system.cpu1.rob.rob_writes                  176687596                       # The number of ROB writes
system.cpu1.timesIdled                           2613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         22808290                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3284457                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            28104407                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              52513                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               9056694                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     29504729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      58892428                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       271532                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       114578                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13869731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11103398                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27736990                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11217976                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           29424206                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       537601                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict         28850470                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1626                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            450                       # Transaction distribution
system.membus.trans_dist::ReadExReq             78071                       # Transaction distribution
system.membus.trans_dist::ReadExResp            78071                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      29424206                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     88394705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               88394705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1922552448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1922552448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1313                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          29504353                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                29504353    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            29504353                       # Request fanout histogram
system.membus.respLayer1.occupancy       151330067949                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             41.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         66687711301                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   369132965500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   369132965500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    408484882.352941                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   105257389.502698                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        89500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    437213000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   362188722500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6944243000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     67190330                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        67190330                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     67190330                       # number of overall hits
system.cpu0.icache.overall_hits::total       67190330                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16971                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16971                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16971                       # number of overall misses
system.cpu0.icache.overall_misses::total        16971                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1290642499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1290642499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1290642499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1290642499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     67207301                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     67207301                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     67207301                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     67207301                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000253                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000253                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76049.879147                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76049.879147                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76049.879147                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76049.879147                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2162                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.792453                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15333                       # number of writebacks
system.cpu0.icache.writebacks::total            15333                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1638                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1638                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1638                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1638                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15333                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15333                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15333                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15333                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1180762499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1180762499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1180762499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1180762499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000228                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000228                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000228                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000228                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77007.924020                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77007.924020                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77007.924020                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77007.924020                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15333                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     67190330                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       67190330                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16971                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16971                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1290642499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1290642499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     67207301                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     67207301                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76049.879147                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76049.879147                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1638                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1638                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15333                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15333                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1180762499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1180762499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77007.924020                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77007.924020                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           67206079                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15365                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4373.971949                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        134429935                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       134429935                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     46871973                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        46871973                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     46871973                       # number of overall hits
system.cpu0.dcache.overall_hits::total       46871973                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     24180945                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      24180945                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     24180945                       # number of overall misses
system.cpu0.dcache.overall_misses::total     24180945                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1953228445952                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1953228445952                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1953228445952                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1953228445952                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     71052918                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     71052918                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     71052918                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     71052918                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.340323                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.340323                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.340323                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.340323                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80775.521633                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80775.521633                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80775.521633                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80775.521633                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    391621356                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       352686                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8934165                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4971                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.834131                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.948702                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12668873                       # number of writebacks
system.cpu0.dcache.writebacks::total         12668873                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11510094                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11510094                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11510094                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11510094                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12670851                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12670851                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12670851                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12670851                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1088646780642                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1088646780642                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1088646780642                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1088646780642                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.178330                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.178330                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.178330                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.178330                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85917.416332                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85917.416332                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85917.416332                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85917.416332                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12668873                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46092040                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46092040                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23585389                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23585389                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1906906609500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1906906609500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69677429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69677429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.338494                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.338494                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80851.183311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80851.183311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10960092                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10960092                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12625297                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12625297                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1084398881500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1084398881500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.181196                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.181196                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85890.960149                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85890.960149                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       779933                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779933                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       595556                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       595556                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  46321836452                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  46321836452                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1375489                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1375489                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.432978                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.432978                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77779.144954                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77779.144954                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       550002                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       550002                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45554                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45554                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4247899142                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4247899142                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033118                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033118                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 93249.750670                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 93249.750670                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          686                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          686                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          162                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6377000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6377000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.191038                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.191038                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39364.197531                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39364.197531                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          151                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          151                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       383000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       383000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012972                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012972                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34818.181818                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34818.181818                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          520                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          520                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       977500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       977500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          757                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          757                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.313078                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.313078                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4124.472574                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4124.472574                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       740500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       740500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.313078                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.313078                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3124.472574                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3124.472574                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           96                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           96                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       384000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       384000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          754                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          754                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.127321                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.127321                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data         4000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total         4000                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           96                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           96                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       288000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       288000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.127321                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.127321                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data         3000                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total         3000                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998704                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           59547214                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12669619                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.700000                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998704                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        154780141                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       154780141                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1158                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2582592                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              131292                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2715358                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1158                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2582592                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                316                       # number of overall hits
system.l2.overall_hits::.cpu1.data             131292                       # number of overall hits
system.l2.overall_hits::total                 2715358                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14175                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10084904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1021978                       # number of demand (read+write) misses
system.l2.demand_misses::total               11123318                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14175                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10084904                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2261                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1021978                       # number of overall misses
system.l2.overall_misses::total              11123318                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1143090499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1034944141051                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    194593499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112607533097                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1148889358146                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1143090499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1034944141051                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    194593499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112607533097                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1148889358146                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15333                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12667496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1153270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13838676                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15333                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12667496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1153270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13838676                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.924477                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.796125                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.877377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.886157                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.803785                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.924477                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.796125                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.877377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.886157                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.803785                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80641.305044                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102623.102912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86065.236179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110185.868088                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103286.569542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80641.305044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102623.102912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86065.236179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110185.868088                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103286.569542                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3018387                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    127790                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.619900                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  18493203                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              537601                       # number of writebacks
system.l2.writebacks::total                    537601                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         292570                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          13289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              305867                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        292570                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         13289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             305867                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9792334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1008689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10817451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9792334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1008689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18782515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         29599966                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1000930999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 919776721469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    171981503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101674231911                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1022623865882                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1000930999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 919776721469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    171981503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101674231911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1866528616475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2889152482357                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.923955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.773028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.877377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.874634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.781683                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.923955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.773028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.877377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.874634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.138930                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70652.290464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93928.242385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76064.353383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100798.394660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94534.642762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70652.290464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93928.242385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76064.353383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100798.394660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99375.861884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97606.614898                       # average overall mshr miss latency
system.l2.replacements                       40472869                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       634610                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           634610                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       634610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       634610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12940391                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12940391                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12940395                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12940395                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18782515                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18782515                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1866528616475                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1866528616475                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99375.861884                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99375.861884                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             181                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  191                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           605                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                738                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3513000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       908000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4421000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          786                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          143                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              929                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.769720                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.930070                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.794403                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5806.611570                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6827.067669                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5990.514905                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          599                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           727                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12262499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2686000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14948499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.762087                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.895105                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.782562                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20471.617696                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20984.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20561.896836                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       536000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       556500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19851.851852                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19875                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3782                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5303                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          40499                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          37930                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               78429                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4090388000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3909151500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7999539500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             83732                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.914591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.961446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.936667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100999.728388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103062.259425                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101997.214041                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          185                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          176                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              361                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        37754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          78068                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3677586500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3519575500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7197162000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.910413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.956985                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.932356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91223.557573                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93223.910049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92190.936107                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14175                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2261                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1143090499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    194593499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1337683998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15333                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.924477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.877377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917700                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80641.305044                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86065.236179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81387.442078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2261                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1000930999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    171981503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1172912502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.923955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.877377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70652.290464                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76064.353383                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71397.157414                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2578810                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       129771                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2708581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     10044405                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       984048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11028453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1030853753051                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 108698381597                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1139552134648                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12623215                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1113819                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13737034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.795709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.883490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.802826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102629.648352                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110460.446642                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103328.375670                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       292385                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        13113                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       305498                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9752020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       970935                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10722955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 916099134969                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  98154656411                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1014253791380                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.772546                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.871717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.780587                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93939.423316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101092.922195                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94587.153577                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    45804003                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  40472933                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.131719                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.056405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.005531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.315358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.033016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.291731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.297959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.516506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.083052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.395281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 259791189                       # Number of tag accesses
system.l2.tags.data_accesses                259791189                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        906688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     627003456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        144704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      64561728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1195529152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1888145728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       906688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       144704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1051392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34406464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34406464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9796929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1008777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     18680143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            29502277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       537601                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             537601                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2456264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1698584290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           392011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        174901009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3238749350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5115082923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2456264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       392011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2848274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93208863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93208863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93208863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2456264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1698584290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          392011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       174901009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3238749350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5208291786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    506752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9726229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    998348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18656261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020139608500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31040                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31040                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41949686                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             477709                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    29502277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     537605                       # Number of write requests accepted
system.mem_ctrls.readBursts                  29502277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   537605                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 105011                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30853                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1105566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1102672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1066830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1071234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3526647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4851109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3423763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2717234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2043827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1776025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1322189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1068207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1037903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1063154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1109251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1111655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23438                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1295007351446                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               146986330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1846206088946                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44051.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62801.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 25202204                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  431404                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              29502277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               537605                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2751916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3100300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2681586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2115466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1654186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1499805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1396045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1323170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1265322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1238158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1430946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3267859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1709395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1136550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1029711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 871539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 612767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 287139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  21834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   3572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4270418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    448.166399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   252.682547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.287960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1335997     31.28%     31.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       786719     18.42%     49.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       299681      7.02%     56.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       186879      4.38%     61.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       143092      3.35%     64.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       125114      2.93%     67.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       119916      2.81%     70.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       135453      3.17%     73.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1137567     26.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4270418                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     947.077964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    191.276662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  20288.178818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        31024     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::884736-917503           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31040                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.325773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.305984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.838977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26329     84.82%     84.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              864      2.78%     87.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2716      8.75%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              813      2.62%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              237      0.76%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               63      0.20%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31040                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1881425024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6720704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32432128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1888145728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34406720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5096.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        87.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5115.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        40.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    39.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  369132865500                       # Total gap between requests
system.mem_ctrls.avgGap                      12288.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       906688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    622478656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       144704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     63894272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1194000704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32432128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2456263.961068521719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1686326376.071117877960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 392010.504409961693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 173092836.380661845207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3234608706.330781459808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 87860286.214399337769                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9796929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1008777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     18680143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       537605                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    415266522                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 512722470289                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     78132522                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  59793306906                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1273196912707                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9083997055484                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29312.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52335.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34556.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59273.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68157.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16897158.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11734725660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6237173580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         75199986540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1286578620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29139467760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     163071654540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4423560000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       291093146700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        788.586157                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9831183523                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12326340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 346975441977                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18756001740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9969062730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        134696492700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1358666820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29139467760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     166780728330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1300129440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       362000549520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        980.677922                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1862633728                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12326340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 354943991772                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1824987124.223603                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3671068103.167014                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       103500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   9774345500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    75310038500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 293822927000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13113689                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13113689                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13113689                       # number of overall hits
system.cpu1.icache.overall_hits::total       13113689                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2704                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2704                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2704                       # number of overall misses
system.cpu1.icache.overall_misses::total         2704                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    212306500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    212306500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    212306500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    212306500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13116393                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13116393                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13116393                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13116393                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000206                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000206                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78515.717456                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78515.717456                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78515.717456                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78515.717456                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2577                       # number of writebacks
system.cpu1.icache.writebacks::total             2577                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          127                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          127                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          127                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          127                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2577                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2577                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2577                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2577                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    202505500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    202505500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    202505500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    202505500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000196                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000196                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000196                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000196                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78581.878153                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78581.878153                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78581.878153                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78581.878153                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2577                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13113689                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13113689                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2704                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2704                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    212306500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    212306500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13116393                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13116393                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78515.717456                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78515.717456                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          127                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          127                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2577                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2577                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    202505500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    202505500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78581.878153                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78581.878153                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13123889                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2609                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5030.237256                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26235363                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26235363                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12697455                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12697455                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12697455                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12697455                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4107825                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4107825                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4107825                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4107825                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 345982647484                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 345982647484                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 345982647484                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 345982647484                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16805280                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16805280                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16805280                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16805280                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.244437                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.244437                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.244437                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.244437                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84225.264583                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84225.264583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84225.264583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84225.264583                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     12259238                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        96104                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           185303                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1209                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.157796                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.490488                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1154328                       # number of writebacks
system.cpu1.dcache.writebacks::total          1154328                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2951573                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2951573                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2951573                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2951573                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1156252                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1156252                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1156252                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1156252                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 116457469485                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 116457469485                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 116457469485                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 116457469485                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068803                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068803                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068803                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068803                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100719.799391                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100719.799391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100719.799391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100719.799391                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1154328                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11828359                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11828359                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3521462                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3521462                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 299967866000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 299967866000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15349821                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15349821                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.229414                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.229414                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85182.763863                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85182.763863                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2404897                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2404897                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1116565                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1116565                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 112456566500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 112456566500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072741                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072741                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100716.542700                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100716.542700                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       869096                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        869096                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       586363                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       586363                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  46014781484                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46014781484                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1455459                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1455459                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.402872                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.402872                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78474.906302                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78474.906302                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       546676                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       546676                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39687                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39687                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4000902985                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4000902985                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027268                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027268                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100811.424018                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100811.424018                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          660                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          660                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13188000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13188000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.188192                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.188192                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 86196.078431                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 86196.078431                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           72                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           72                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6979500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6979500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099631                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099631                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 86166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 86166.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          585                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          213                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          213                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1618500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1618500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.266917                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.266917                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7598.591549                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7598.591549                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          213                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          213                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1405500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1405500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.266917                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.266917                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6598.591549                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6598.591549                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            304                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          160                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          160                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       815000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       815000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.344828                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.344828                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5093.750000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5093.750000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          160                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          160                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       655000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       655000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.344828                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.344828                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4093.750000                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4093.750000                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.087154                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13859664                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1156082                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.988478                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.087154                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971474                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971474                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34770765                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34770765                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 369132965500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13759651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1172211                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13206500                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        39935269                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         34048636                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1820                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           450                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2270                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            83901                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           83901                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17910                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13741741                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     38008352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3464483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41526565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1962624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1621527616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       329856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147686208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1771506304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        74527695                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34718528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         88391483                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.131302                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.341547                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               76900078     87.00%     87.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11376827     12.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 114578      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           88391483                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27733857897                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19006580207                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23006985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1736618084                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3868494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
