
*** Running vivado
    with args -log design_BRAM_A_blk_mem_gen_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_BRAM_A_blk_mem_gen_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_BRAM_A_blk_mem_gen_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anuragchoudhury/mod_v_fix_v2_md_2018_ip/Hardware/lud_ip_v2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/XilinxWebPACK/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_BRAM_A_blk_mem_gen_0_1, cache-ID = 85c8011325962ad6.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 21 11:48:39 2020...
