<stg><name>srcnn</name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="9" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="13" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
entry:18 %call_ln17 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %out_tile, i32 %in_tile_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_8, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_1, i32 %conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w, i32 %feat1

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:19 %store_ln18 = store i7 0, i7 %c

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_23

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_22, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty_20, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32">
<![CDATA[
entry:18 %call_ln17 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %out_tile, i32 %in_tile_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_8, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_w_1, i32 %conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w, i32 %feat1

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
entry:20 %br_ln18 = br void %VITIS_LOOP_19_2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_19_2:0 %c_2 = load i7 %c

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_19_2:1 %zext_ln21 = zext i7 %c_2

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_19_2:2 %tmp_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %c_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_19_2:3 %zext_ln21_1 = zext i15 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_19_2:4 %sub_ln21 = sub i16 %zext_ln21_1, i16 %zext_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_19_2:5 %sext_ln18 = sext i16 %sub_ln21

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_19_2:6 %icmp_ln18 = icmp_eq  i7 %c_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_19_2:7 %add_ln18 = add i7 %c_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_19_2:8 %br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_19_2.split, void %for.end25

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_19_2.split:0 %speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln18"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_19_2.split:1 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_19_2.split:2 %br_ln19 = br void %VITIS_LOOP_20_3

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32">
<![CDATA[
for.end25:0 %c_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end25:1 %call_ln29 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %feat1, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end25:2 %store_ln30 = store i6 0, i6 %c_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_20_3:0 %y = phi i8 %add_ln19, void %for.inc20, i8 0, void %VITIS_LOOP_19_2.split

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="8">
<![CDATA[
VITIS_LOOP_20_3:1 %zext_ln21_2 = zext i8 %y

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_20_3:2 %add_ln21 = add i17 %sext_ln18, i17 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_20_3:3 %sext_ln21 = sext i17 %add_ln21

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_20_3:4 %trunc_ln21 = trunc i17 %add_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_20_3:5 %p_shl1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln21, i8 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_20_3:6 %sub_ln21_1 = sub i22 %p_shl1, i22 %sext_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_20_3:7 %icmp_ln19 = icmp_eq  i8 %y, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_20_3:8 %add_ln19 = add i8 %y, i8 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_20_3:9 %br_ln19 = br i1 %icmp_ln19, void %VITIS_LOOP_20_3.split, void %for.inc23

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_20_3.split:0 %speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln19"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_20_3.split:1 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_20_3.split:2 %br_ln20 = br void %for.body8

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc23:0 %store_ln18 = store i7 %add_ln18, i7 %c

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
for.inc23:1 %br_ln18 = br void %VITIS_LOOP_19_2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body8:0 %x = phi i8 0, void %VITIS_LOOP_20_3.split, i8 %add_ln20, void %for.inc

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="22" op_0_bw="8">
<![CDATA[
for.body8:1 %zext_ln21_3 = zext i8 %x

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body8:2 %add_ln21_1 = add i22 %sub_ln21_1, i22 %zext_ln21_3

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="22">
<![CDATA[
for.body8:3 %zext_ln21_4 = zext i22 %add_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln21_4"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8:4 %feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln21_4

]]></Node>
<StgValue><ssdm name="feat1_addr"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8:5 %icmp_ln20 = icmp_eq  i8 %x, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8:6 %add_ln20 = add i8 %x, i8 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8:7 %br_ln20 = br i1 %icmp_ln20, void %for.body8.split, void %for.inc20

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="22">
<![CDATA[
for.body8.split:2 %feat1_load = load i22 %feat1_addr

]]></Node>
<StgValue><ssdm name="feat1_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
for.inc20:0 %br_ln19 = br void %VITIS_LOOP_20_3

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="22">
<![CDATA[
for.body8.split:2 %feat1_load = load i22 %feat1_addr

]]></Node>
<StgValue><ssdm name="feat1_load"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
for.body8.split:3 %bitcast_ln21 = bitcast i32 %feat1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln21"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.split:4 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="32">
<![CDATA[
for.body8.split:5 %trunc_ln21_1 = trunc i32 %bitcast_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln21_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.split:6 %icmp_ln21 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body8.split:7 %icmp_ln21_1 = icmp_eq  i23 %trunc_ln21_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split:9 %tmp_1 = fcmp_olt  i32 %feat1_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.split:0 %speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln20"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.split:1 %specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln20"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.split:8 %or_ln21 = or i1 %icmp_ln21_1, i1 %icmp_ln21

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.split:9 %tmp_1 = fcmp_olt  i32 %feat1_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body8.split:10 %and_ln21 = and i1 %or_ln21, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln21"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.split:11 %br_ln21 = br i1 %and_ln21, void %for.inc, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="22" op_2_bw="0">
<![CDATA[
if.then:0 %store_ln22 = store i32 0, i22 %feat1_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln23 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
for.inc:0 %br_ln20 = br void %for.body8

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end25:1 %call_ln29 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %feat1, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
for.end25:3 %br_ln30 = br void %VITIS_LOOP_31_5

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_5:0 %c_3 = load i6 %c_1

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="15" op_0_bw="6">
<![CDATA[
VITIS_LOOP_31_5:1 %zext_ln33 = zext i6 %c_3

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
VITIS_LOOP_31_5:2 %tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %c_3, i8 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_31_5:3 %zext_ln33_1 = zext i14 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_31_5:4 %sub_ln33 = sub i15 %zext_ln33_1, i15 %zext_ln33

]]></Node>
<StgValue><ssdm name="sub_ln33"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_31_5:5 %sext_ln30 = sext i15 %sub_ln33

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_31_5:6 %icmp_ln30 = icmp_eq  i6 %c_3, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_31_5:7 %add_ln30 = add i6 %c_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_5:8 %br_ln30 = br i1 %icmp_ln30, void %VITIS_LOOP_31_5.split, void %for.end64

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_5.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_5.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_5.split:2 %br_ln31 = br void %VITIS_LOOP_32_6

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end64:0 %conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases

]]></Node>
<StgValue><ssdm name="conv3_biases_read"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
for.end64:1 %empty = bitcast i32 %conv3_biases_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end64:2 %call_ln41 = call void @conv3, i32 %conv3_weights, i32 %empty, i32 %output_ftmap, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_32_6:0 %y_1 = phi i8 %add_ln31, void %for.inc59, i8 0, void %VITIS_LOOP_31_5.split

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_32_6:1 %zext_ln33_2 = zext i8 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_32_6:2 %add_ln33 = add i16 %sext_ln30, i16 %zext_ln33_2

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="21" op_0_bw="16">
<![CDATA[
VITIS_LOOP_32_6:3 %sext_ln33 = sext i16 %add_ln33

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="16">
<![CDATA[
VITIS_LOOP_32_6:4 %trunc_ln33 = trunc i16 %add_ln33

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
VITIS_LOOP_32_6:5 %p_shl3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33, i8 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
VITIS_LOOP_32_6:6 %sub_ln33_1 = sub i21 %p_shl3, i21 %sext_ln33

]]></Node>
<StgValue><ssdm name="sub_ln33_1"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_32_6:7 %icmp_ln31 = icmp_eq  i8 %y_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_32_6:8 %add_ln31 = add i8 %y_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_32_6:9 %br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_6.split, void %for.inc62

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_32_6.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_32_6.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_32_6.split:2 %br_ln32 = br void %for.body40

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc62:0 %store_ln30 = store i6 %add_ln30, i6 %c_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
for.inc62:1 %br_ln30 = br void %VITIS_LOOP_31_5

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body40:0 %x_1 = phi i8 0, void %VITIS_LOOP_32_6.split, i8 %add_ln32, void %for.inc56

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="21" op_0_bw="8">
<![CDATA[
for.body40:1 %zext_ln33_3 = zext i8 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body40:2 %add_ln33_1 = add i21 %sub_ln33_1, i21 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="21">
<![CDATA[
for.body40:3 %zext_ln33_4 = zext i21 %add_ln33_1

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="21" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body40:4 %feat2_addr = getelementptr i32 %feat2, i64 0, i64 %zext_ln33_4

]]></Node>
<StgValue><ssdm name="feat2_addr"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body40:5 %icmp_ln32 = icmp_eq  i8 %x_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body40:6 %add_ln32 = add i8 %x_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body40:7 %br_ln32 = br i1 %icmp_ln32, void %for.body40.split, void %for.inc59

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="21">
<![CDATA[
for.body40.split:2 %feat2_load = load i21 %feat2_addr

]]></Node>
<StgValue><ssdm name="feat2_load"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
for.inc59:0 %br_ln31 = br void %VITIS_LOOP_32_6

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="21">
<![CDATA[
for.body40.split:2 %feat2_load = load i21 %feat2_addr

]]></Node>
<StgValue><ssdm name="feat2_load"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
for.body40.split:3 %bitcast_ln33 = bitcast i32 %feat2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.split:4 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="23" op_0_bw="32">
<![CDATA[
for.body40.split:5 %trunc_ln33_1 = trunc i32 %bitcast_ln33

]]></Node>
<StgValue><ssdm name="trunc_ln33_1"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body40.split:6 %icmp_ln33 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body40.split:7 %icmp_ln33_1 = icmp_eq  i23 %trunc_ln33_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body40.split:9 %tmp_3 = fcmp_olt  i32 %feat2_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body40.split:0 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body40.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body40.split:8 %or_ln33 = or i1 %icmp_ln33_1, i1 %icmp_ln33

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body40.split:9 %tmp_3 = fcmp_olt  i32 %feat2_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body40.split:10 %and_ln33 = and i1 %or_ln33, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln33"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body40.split:11 %br_ln33 = br i1 %and_ln33, void %for.inc56, void %if.then48

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="21" op_2_bw="0">
<![CDATA[
if.then48:0 %store_ln34 = store i32 0, i21 %feat2_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
if.then48:1 %br_ln35 = br void %for.inc56

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
for.inc56:0 %br_ln32 = br void %for.body40

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="151" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end64:2 %call_ln41 = call void @conv3, i32 %conv3_weights, i32 %empty, i32 %output_ftmap, i32 %feat2

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0">
<![CDATA[
for.end64:3 %ret_ln42 = ret

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="176" name="input_ftmap" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="conv1_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="conv1_biases" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="conv2_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="conv2_biases" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="conv3_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="conv3_biases" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv3_biases"/></StgValue>
</port>
<port id="183" name="output_ftmap" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_ftmap"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="out_tile" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_tile"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="185" name="in_tile_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_tile_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="186" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_8" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_8"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="187" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_7" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="188" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_6" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="189" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_5" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="190" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_4" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="191" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="192" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="193" name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_w_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="194" name="conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="195" name="feat1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="feat1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="196" name="feat2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="feat2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="198" from="StgValue_197" to="c" fromId="197" toId="15">
</dataflow>
<dataflow id="200" from="conv1" to="call_ln17" fromId="199" toId="16">
</dataflow>
<dataflow id="201" from="input_ftmap" to="call_ln17" fromId="176" toId="16">
</dataflow>
<dataflow id="202" from="conv1_weights" to="call_ln17" fromId="177" toId="16">
</dataflow>
<dataflow id="203" from="conv1_biases" to="call_ln17" fromId="178" toId="16">
</dataflow>
<dataflow id="204" from="out_tile" to="call_ln17" fromId="184" toId="16">
</dataflow>
<dataflow id="205" from="in_tile_0" to="call_ln17" fromId="185" toId="16">
</dataflow>
<dataflow id="206" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_8" to="call_ln17" fromId="186" toId="16">
</dataflow>
<dataflow id="207" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_7" to="call_ln17" fromId="187" toId="16">
</dataflow>
<dataflow id="208" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_6" to="call_ln17" fromId="188" toId="16">
</dataflow>
<dataflow id="209" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_5" to="call_ln17" fromId="189" toId="16">
</dataflow>
<dataflow id="210" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_4" to="call_ln17" fromId="190" toId="16">
</dataflow>
<dataflow id="211" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_3" to="call_ln17" fromId="191" toId="16">
</dataflow>
<dataflow id="212" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_2" to="call_ln17" fromId="192" toId="16">
</dataflow>
<dataflow id="213" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_1" to="call_ln17" fromId="193" toId="16">
</dataflow>
<dataflow id="214" from="conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w" to="call_ln17" fromId="194" toId="16">
</dataflow>
<dataflow id="215" from="feat1" to="call_ln17" fromId="195" toId="16">
</dataflow>
<dataflow id="217" from="StgValue_216" to="store_ln18" fromId="216" toId="17">
</dataflow>
<dataflow id="218" from="c" to="store_ln18" fromId="15" toId="17">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="219" toId="18">
</dataflow>
<dataflow id="222" from="empty_23" to="spectopmodule_ln3" fromId="221" toId="18">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="223" toId="19">
</dataflow>
<dataflow id="225" from="input_ftmap" to="specinterface_ln0" fromId="176" toId="19">
</dataflow>
<dataflow id="227" from="empty_20" to="specinterface_ln0" fromId="226" toId="19">
</dataflow>
<dataflow id="229" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="19">
</dataflow>
<dataflow id="230" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="19">
</dataflow>
<dataflow id="232" from="empty_21" to="specinterface_ln0" fromId="231" toId="19">
</dataflow>
<dataflow id="234" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="19">
</dataflow>
<dataflow id="235" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="19">
</dataflow>
<dataflow id="236" from="empty_21" to="specinterface_ln0" fromId="231" toId="19">
</dataflow>
<dataflow id="237" from="empty_21" to="specinterface_ln0" fromId="231" toId="19">
</dataflow>
<dataflow id="238" from="empty_21" to="specinterface_ln0" fromId="231" toId="19">
</dataflow>
<dataflow id="239" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="19">
</dataflow>
<dataflow id="240" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="19">
</dataflow>
<dataflow id="241" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="19">
</dataflow>
<dataflow id="242" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="19">
</dataflow>
<dataflow id="243" from="empty_21" to="specinterface_ln0" fromId="231" toId="19">
</dataflow>
<dataflow id="244" from="empty_21" to="specinterface_ln0" fromId="231" toId="19">
</dataflow>
<dataflow id="245" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="19">
</dataflow>
<dataflow id="246" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="19">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="247" toId="20">
</dataflow>
<dataflow id="249" from="input_ftmap" to="specbitsmap_ln0" fromId="176" toId="20">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="223" toId="21">
</dataflow>
<dataflow id="251" from="conv1_weights" to="specinterface_ln0" fromId="177" toId="21">
</dataflow>
<dataflow id="252" from="empty_20" to="specinterface_ln0" fromId="226" toId="21">
</dataflow>
<dataflow id="253" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="21">
</dataflow>
<dataflow id="254" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="21">
</dataflow>
<dataflow id="255" from="empty_21" to="specinterface_ln0" fromId="231" toId="21">
</dataflow>
<dataflow id="256" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="21">
</dataflow>
<dataflow id="257" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="21">
</dataflow>
<dataflow id="258" from="empty_21" to="specinterface_ln0" fromId="231" toId="21">
</dataflow>
<dataflow id="259" from="empty_21" to="specinterface_ln0" fromId="231" toId="21">
</dataflow>
<dataflow id="260" from="empty_21" to="specinterface_ln0" fromId="231" toId="21">
</dataflow>
<dataflow id="261" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="21">
</dataflow>
<dataflow id="262" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="21">
</dataflow>
<dataflow id="263" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="21">
</dataflow>
<dataflow id="264" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="21">
</dataflow>
<dataflow id="265" from="empty_21" to="specinterface_ln0" fromId="231" toId="21">
</dataflow>
<dataflow id="266" from="empty_21" to="specinterface_ln0" fromId="231" toId="21">
</dataflow>
<dataflow id="267" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="21">
</dataflow>
<dataflow id="268" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="21">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="247" toId="22">
</dataflow>
<dataflow id="270" from="conv1_weights" to="specbitsmap_ln0" fromId="177" toId="22">
</dataflow>
<dataflow id="271" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="223" toId="23">
</dataflow>
<dataflow id="272" from="conv1_biases" to="specinterface_ln0" fromId="178" toId="23">
</dataflow>
<dataflow id="273" from="empty_20" to="specinterface_ln0" fromId="226" toId="23">
</dataflow>
<dataflow id="274" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="23">
</dataflow>
<dataflow id="275" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="23">
</dataflow>
<dataflow id="276" from="empty_21" to="specinterface_ln0" fromId="231" toId="23">
</dataflow>
<dataflow id="277" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="23">
</dataflow>
<dataflow id="278" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="23">
</dataflow>
<dataflow id="279" from="empty_21" to="specinterface_ln0" fromId="231" toId="23">
</dataflow>
<dataflow id="280" from="empty_21" to="specinterface_ln0" fromId="231" toId="23">
</dataflow>
<dataflow id="281" from="empty_21" to="specinterface_ln0" fromId="231" toId="23">
</dataflow>
<dataflow id="282" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="23">
</dataflow>
<dataflow id="283" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="23">
</dataflow>
<dataflow id="284" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="23">
</dataflow>
<dataflow id="285" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="23">
</dataflow>
<dataflow id="286" from="empty_21" to="specinterface_ln0" fromId="231" toId="23">
</dataflow>
<dataflow id="287" from="empty_21" to="specinterface_ln0" fromId="231" toId="23">
</dataflow>
<dataflow id="288" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="23">
</dataflow>
<dataflow id="289" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="23">
</dataflow>
<dataflow id="290" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="247" toId="24">
</dataflow>
<dataflow id="291" from="conv1_biases" to="specbitsmap_ln0" fromId="178" toId="24">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="223" toId="25">
</dataflow>
<dataflow id="293" from="conv2_weights" to="specinterface_ln0" fromId="179" toId="25">
</dataflow>
<dataflow id="294" from="empty_20" to="specinterface_ln0" fromId="226" toId="25">
</dataflow>
<dataflow id="295" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="25">
</dataflow>
<dataflow id="296" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="25">
</dataflow>
<dataflow id="297" from="empty_21" to="specinterface_ln0" fromId="231" toId="25">
</dataflow>
<dataflow id="298" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="25">
</dataflow>
<dataflow id="299" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="25">
</dataflow>
<dataflow id="300" from="empty_21" to="specinterface_ln0" fromId="231" toId="25">
</dataflow>
<dataflow id="301" from="empty_21" to="specinterface_ln0" fromId="231" toId="25">
</dataflow>
<dataflow id="302" from="empty_21" to="specinterface_ln0" fromId="231" toId="25">
</dataflow>
<dataflow id="303" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="25">
</dataflow>
<dataflow id="304" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="25">
</dataflow>
<dataflow id="305" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="25">
</dataflow>
<dataflow id="306" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="25">
</dataflow>
<dataflow id="307" from="empty_21" to="specinterface_ln0" fromId="231" toId="25">
</dataflow>
<dataflow id="308" from="empty_21" to="specinterface_ln0" fromId="231" toId="25">
</dataflow>
<dataflow id="309" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="25">
</dataflow>
<dataflow id="310" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="25">
</dataflow>
<dataflow id="311" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="247" toId="26">
</dataflow>
<dataflow id="312" from="conv2_weights" to="specbitsmap_ln0" fromId="179" toId="26">
</dataflow>
<dataflow id="313" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="223" toId="27">
</dataflow>
<dataflow id="314" from="conv2_biases" to="specinterface_ln0" fromId="180" toId="27">
</dataflow>
<dataflow id="315" from="empty_20" to="specinterface_ln0" fromId="226" toId="27">
</dataflow>
<dataflow id="316" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="27">
</dataflow>
<dataflow id="317" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="27">
</dataflow>
<dataflow id="318" from="empty_21" to="specinterface_ln0" fromId="231" toId="27">
</dataflow>
<dataflow id="319" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="27">
</dataflow>
<dataflow id="320" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="27">
</dataflow>
<dataflow id="321" from="empty_21" to="specinterface_ln0" fromId="231" toId="27">
</dataflow>
<dataflow id="322" from="empty_21" to="specinterface_ln0" fromId="231" toId="27">
</dataflow>
<dataflow id="323" from="empty_21" to="specinterface_ln0" fromId="231" toId="27">
</dataflow>
<dataflow id="324" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="27">
</dataflow>
<dataflow id="325" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="27">
</dataflow>
<dataflow id="326" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="27">
</dataflow>
<dataflow id="327" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="27">
</dataflow>
<dataflow id="328" from="empty_21" to="specinterface_ln0" fromId="231" toId="27">
</dataflow>
<dataflow id="329" from="empty_21" to="specinterface_ln0" fromId="231" toId="27">
</dataflow>
<dataflow id="330" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="27">
</dataflow>
<dataflow id="331" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="27">
</dataflow>
<dataflow id="332" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="247" toId="28">
</dataflow>
<dataflow id="333" from="conv2_biases" to="specbitsmap_ln0" fromId="180" toId="28">
</dataflow>
<dataflow id="334" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="223" toId="29">
</dataflow>
<dataflow id="335" from="conv3_weights" to="specinterface_ln0" fromId="181" toId="29">
</dataflow>
<dataflow id="336" from="empty_20" to="specinterface_ln0" fromId="226" toId="29">
</dataflow>
<dataflow id="337" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="29">
</dataflow>
<dataflow id="338" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="29">
</dataflow>
<dataflow id="339" from="empty_21" to="specinterface_ln0" fromId="231" toId="29">
</dataflow>
<dataflow id="340" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="29">
</dataflow>
<dataflow id="341" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="29">
</dataflow>
<dataflow id="342" from="empty_21" to="specinterface_ln0" fromId="231" toId="29">
</dataflow>
<dataflow id="343" from="empty_21" to="specinterface_ln0" fromId="231" toId="29">
</dataflow>
<dataflow id="344" from="empty_21" to="specinterface_ln0" fromId="231" toId="29">
</dataflow>
<dataflow id="345" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="29">
</dataflow>
<dataflow id="346" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="29">
</dataflow>
<dataflow id="347" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="29">
</dataflow>
<dataflow id="348" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="29">
</dataflow>
<dataflow id="349" from="empty_21" to="specinterface_ln0" fromId="231" toId="29">
</dataflow>
<dataflow id="350" from="empty_21" to="specinterface_ln0" fromId="231" toId="29">
</dataflow>
<dataflow id="351" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="29">
</dataflow>
<dataflow id="352" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="29">
</dataflow>
<dataflow id="353" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="247" toId="30">
</dataflow>
<dataflow id="354" from="conv3_weights" to="specbitsmap_ln0" fromId="181" toId="30">
</dataflow>
<dataflow id="355" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="247" toId="31">
</dataflow>
<dataflow id="356" from="conv3_biases" to="specbitsmap_ln0" fromId="182" toId="31">
</dataflow>
<dataflow id="357" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="223" toId="32">
</dataflow>
<dataflow id="358" from="conv3_biases" to="specinterface_ln0" fromId="182" toId="32">
</dataflow>
<dataflow id="360" from="empty_22" to="specinterface_ln0" fromId="359" toId="32">
</dataflow>
<dataflow id="361" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="32">
</dataflow>
<dataflow id="362" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="32">
</dataflow>
<dataflow id="363" from="empty_21" to="specinterface_ln0" fromId="231" toId="32">
</dataflow>
<dataflow id="364" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="32">
</dataflow>
<dataflow id="365" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="32">
</dataflow>
<dataflow id="366" from="empty_21" to="specinterface_ln0" fromId="231" toId="32">
</dataflow>
<dataflow id="367" from="empty_21" to="specinterface_ln0" fromId="231" toId="32">
</dataflow>
<dataflow id="368" from="empty_21" to="specinterface_ln0" fromId="231" toId="32">
</dataflow>
<dataflow id="369" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="32">
</dataflow>
<dataflow id="370" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="32">
</dataflow>
<dataflow id="371" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="32">
</dataflow>
<dataflow id="372" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="32">
</dataflow>
<dataflow id="373" from="empty_21" to="specinterface_ln0" fromId="231" toId="32">
</dataflow>
<dataflow id="374" from="empty_21" to="specinterface_ln0" fromId="231" toId="32">
</dataflow>
<dataflow id="375" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="32">
</dataflow>
<dataflow id="376" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="32">
</dataflow>
<dataflow id="377" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="223" toId="33">
</dataflow>
<dataflow id="378" from="output_ftmap" to="specinterface_ln0" fromId="183" toId="33">
</dataflow>
<dataflow id="379" from="empty_20" to="specinterface_ln0" fromId="226" toId="33">
</dataflow>
<dataflow id="380" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="33">
</dataflow>
<dataflow id="381" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="33">
</dataflow>
<dataflow id="382" from="empty_21" to="specinterface_ln0" fromId="231" toId="33">
</dataflow>
<dataflow id="383" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="33">
</dataflow>
<dataflow id="384" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="33">
</dataflow>
<dataflow id="385" from="empty_21" to="specinterface_ln0" fromId="231" toId="33">
</dataflow>
<dataflow id="386" from="empty_21" to="specinterface_ln0" fromId="231" toId="33">
</dataflow>
<dataflow id="387" from="empty_21" to="specinterface_ln0" fromId="231" toId="33">
</dataflow>
<dataflow id="388" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="33">
</dataflow>
<dataflow id="389" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="33">
</dataflow>
<dataflow id="390" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="33">
</dataflow>
<dataflow id="391" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="33">
</dataflow>
<dataflow id="392" from="empty_21" to="specinterface_ln0" fromId="231" toId="33">
</dataflow>
<dataflow id="393" from="empty_21" to="specinterface_ln0" fromId="231" toId="33">
</dataflow>
<dataflow id="394" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="33">
</dataflow>
<dataflow id="395" from="StgValue_228" to="specinterface_ln0" fromId="228" toId="33">
</dataflow>
<dataflow id="396" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="247" toId="34">
</dataflow>
<dataflow id="397" from="output_ftmap" to="specbitsmap_ln0" fromId="183" toId="34">
</dataflow>
<dataflow id="398" from="conv1" to="call_ln17" fromId="199" toId="35">
</dataflow>
<dataflow id="399" from="input_ftmap" to="call_ln17" fromId="176" toId="35">
</dataflow>
<dataflow id="400" from="conv1_weights" to="call_ln17" fromId="177" toId="35">
</dataflow>
<dataflow id="401" from="conv1_biases" to="call_ln17" fromId="178" toId="35">
</dataflow>
<dataflow id="402" from="out_tile" to="call_ln17" fromId="184" toId="35">
</dataflow>
<dataflow id="403" from="in_tile_0" to="call_ln17" fromId="185" toId="35">
</dataflow>
<dataflow id="404" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_8" to="call_ln17" fromId="186" toId="35">
</dataflow>
<dataflow id="405" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_7" to="call_ln17" fromId="187" toId="35">
</dataflow>
<dataflow id="406" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_6" to="call_ln17" fromId="188" toId="35">
</dataflow>
<dataflow id="407" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_5" to="call_ln17" fromId="189" toId="35">
</dataflow>
<dataflow id="408" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_4" to="call_ln17" fromId="190" toId="35">
</dataflow>
<dataflow id="409" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_3" to="call_ln17" fromId="191" toId="35">
</dataflow>
<dataflow id="410" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_2" to="call_ln17" fromId="192" toId="35">
</dataflow>
<dataflow id="411" from="conv1_float_255_255_float_1_9_9_float_float_255_255_w_1" to="call_ln17" fromId="193" toId="35">
</dataflow>
<dataflow id="412" from="conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w" to="call_ln17" fromId="194" toId="35">
</dataflow>
<dataflow id="413" from="feat1" to="call_ln17" fromId="195" toId="35">
</dataflow>
<dataflow id="414" from="c" to="c_2" fromId="15" toId="37">
</dataflow>
<dataflow id="415" from="c_2" to="zext_ln21" fromId="37" toId="38">
</dataflow>
<dataflow id="417" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_4" fromId="416" toId="39">
</dataflow>
<dataflow id="418" from="c_2" to="tmp_4" fromId="37" toId="39">
</dataflow>
<dataflow id="420" from="StgValue_419" to="tmp_4" fromId="419" toId="39">
</dataflow>
<dataflow id="421" from="tmp_4" to="zext_ln21_1" fromId="39" toId="40">
</dataflow>
<dataflow id="422" from="zext_ln21_1" to="sub_ln21" fromId="40" toId="41">
</dataflow>
<dataflow id="423" from="zext_ln21" to="sub_ln21" fromId="38" toId="41">
</dataflow>
<dataflow id="424" from="sub_ln21" to="sext_ln18" fromId="41" toId="42">
</dataflow>
<dataflow id="425" from="c_2" to="icmp_ln18" fromId="37" toId="43">
</dataflow>
<dataflow id="427" from="StgValue_426" to="icmp_ln18" fromId="426" toId="43">
</dataflow>
<dataflow id="428" from="c_2" to="add_ln18" fromId="37" toId="44">
</dataflow>
<dataflow id="430" from="StgValue_429" to="add_ln18" fromId="429" toId="44">
</dataflow>
<dataflow id="431" from="icmp_ln18" to="br_ln18" fromId="43" toId="45">
</dataflow>
<dataflow id="433" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln18" fromId="432" toId="46">
</dataflow>
<dataflow id="435" from="StgValue_434" to="speclooptripcount_ln18" fromId="434" toId="46">
</dataflow>
<dataflow id="436" from="StgValue_434" to="speclooptripcount_ln18" fromId="434" toId="46">
</dataflow>
<dataflow id="437" from="StgValue_434" to="speclooptripcount_ln18" fromId="434" toId="46">
</dataflow>
<dataflow id="439" from="_ssdm_op_SpecLoopName" to="specloopname_ln18" fromId="438" toId="47">
</dataflow>
<dataflow id="441" from="empty_29" to="specloopname_ln18" fromId="440" toId="47">
</dataflow>
<dataflow id="442" from="StgValue_197" to="c_1" fromId="197" toId="49">
</dataflow>
<dataflow id="444" from="conv2" to="call_ln29" fromId="443" toId="50">
</dataflow>
<dataflow id="445" from="conv2_weights" to="call_ln29" fromId="179" toId="50">
</dataflow>
<dataflow id="446" from="conv2_biases" to="call_ln29" fromId="180" toId="50">
</dataflow>
<dataflow id="447" from="feat1" to="call_ln29" fromId="195" toId="50">
</dataflow>
<dataflow id="448" from="feat2" to="call_ln29" fromId="196" toId="50">
</dataflow>
<dataflow id="450" from="StgValue_449" to="store_ln30" fromId="449" toId="51">
</dataflow>
<dataflow id="451" from="c_1" to="store_ln30" fromId="49" toId="51">
</dataflow>
<dataflow id="452" from="add_ln19" to="y" fromId="60" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="453" from="br_ln19" to="y" fromId="76" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="454" from="StgValue_419" to="y" fromId="419" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="455" from="br_ln19" to="y" fromId="48" toId="52">
</dataflow>
<dataflow id="456" from="y" to="zext_ln21_2" fromId="52" toId="53">
</dataflow>
<dataflow id="457" from="sext_ln18" to="add_ln21" fromId="42" toId="54">
</dataflow>
<dataflow id="458" from="zext_ln21_2" to="add_ln21" fromId="53" toId="54">
</dataflow>
<dataflow id="459" from="add_ln21" to="sext_ln21" fromId="54" toId="55">
</dataflow>
<dataflow id="460" from="add_ln21" to="trunc_ln21" fromId="54" toId="56">
</dataflow>
<dataflow id="462" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl1" fromId="461" toId="57">
</dataflow>
<dataflow id="463" from="trunc_ln21" to="p_shl1" fromId="56" toId="57">
</dataflow>
<dataflow id="464" from="StgValue_419" to="p_shl1" fromId="419" toId="57">
</dataflow>
<dataflow id="465" from="p_shl1" to="sub_ln21_1" fromId="57" toId="58">
</dataflow>
<dataflow id="466" from="sext_ln21" to="sub_ln21_1" fromId="55" toId="58">
</dataflow>
<dataflow id="467" from="y" to="icmp_ln19" fromId="52" toId="59">
</dataflow>
<dataflow id="469" from="StgValue_468" to="icmp_ln19" fromId="468" toId="59">
</dataflow>
<dataflow id="470" from="y" to="add_ln19" fromId="52" toId="60">
</dataflow>
<dataflow id="472" from="StgValue_471" to="add_ln19" fromId="471" toId="60">
</dataflow>
<dataflow id="473" from="icmp_ln19" to="br_ln19" fromId="59" toId="61">
</dataflow>
<dataflow id="474" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln19" fromId="432" toId="62">
</dataflow>
<dataflow id="476" from="StgValue_475" to="speclooptripcount_ln19" fromId="475" toId="62">
</dataflow>
<dataflow id="477" from="StgValue_475" to="speclooptripcount_ln19" fromId="475" toId="62">
</dataflow>
<dataflow id="478" from="StgValue_475" to="speclooptripcount_ln19" fromId="475" toId="62">
</dataflow>
<dataflow id="479" from="_ssdm_op_SpecLoopName" to="specloopname_ln19" fromId="438" toId="63">
</dataflow>
<dataflow id="481" from="empty_10" to="specloopname_ln19" fromId="480" toId="63">
</dataflow>
<dataflow id="482" from="add_ln18" to="store_ln18" fromId="44" toId="65">
</dataflow>
<dataflow id="483" from="c" to="store_ln18" fromId="15" toId="65">
</dataflow>
<dataflow id="484" from="StgValue_419" to="x" fromId="419" toId="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="485" from="br_ln20" to="x" fromId="64" toId="67">
</dataflow>
<dataflow id="486" from="add_ln20" to="x" fromId="73" toId="67">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="487" from="br_ln20" to="x" fromId="92" toId="67">
<BackEdge/>
</dataflow>
<dataflow id="488" from="x" to="zext_ln21_3" fromId="67" toId="68">
</dataflow>
<dataflow id="489" from="sub_ln21_1" to="add_ln21_1" fromId="58" toId="69">
</dataflow>
<dataflow id="490" from="zext_ln21_3" to="add_ln21_1" fromId="68" toId="69">
</dataflow>
<dataflow id="491" from="add_ln21_1" to="zext_ln21_4" fromId="69" toId="70">
</dataflow>
<dataflow id="492" from="feat1" to="feat1_addr" fromId="195" toId="71">
</dataflow>
<dataflow id="494" from="StgValue_493" to="feat1_addr" fromId="493" toId="71">
</dataflow>
<dataflow id="495" from="zext_ln21_4" to="feat1_addr" fromId="70" toId="71">
</dataflow>
<dataflow id="496" from="x" to="icmp_ln20" fromId="67" toId="72">
</dataflow>
<dataflow id="497" from="StgValue_468" to="icmp_ln20" fromId="468" toId="72">
</dataflow>
<dataflow id="498" from="x" to="add_ln20" fromId="67" toId="73">
</dataflow>
<dataflow id="499" from="StgValue_471" to="add_ln20" fromId="471" toId="73">
</dataflow>
<dataflow id="500" from="icmp_ln20" to="br_ln20" fromId="72" toId="74">
</dataflow>
<dataflow id="501" from="feat1_addr" to="feat1_load" fromId="71" toId="75">
</dataflow>
<dataflow id="502" from="feat1_addr" to="feat1_load" fromId="71" toId="77">
</dataflow>
<dataflow id="503" from="feat1_load" to="bitcast_ln21" fromId="77" toId="78">
</dataflow>
<dataflow id="505" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="504" toId="79">
</dataflow>
<dataflow id="506" from="bitcast_ln21" to="tmp" fromId="78" toId="79">
</dataflow>
<dataflow id="508" from="StgValue_507" to="tmp" fromId="507" toId="79">
</dataflow>
<dataflow id="510" from="StgValue_509" to="tmp" fromId="509" toId="79">
</dataflow>
<dataflow id="511" from="bitcast_ln21" to="trunc_ln21_1" fromId="78" toId="80">
</dataflow>
<dataflow id="512" from="tmp" to="icmp_ln21" fromId="79" toId="81">
</dataflow>
<dataflow id="513" from="StgValue_468" to="icmp_ln21" fromId="468" toId="81">
</dataflow>
<dataflow id="514" from="trunc_ln21_1" to="icmp_ln21_1" fromId="80" toId="82">
</dataflow>
<dataflow id="516" from="StgValue_515" to="icmp_ln21_1" fromId="515" toId="82">
</dataflow>
<dataflow id="517" from="feat1_load" to="tmp_1" fromId="77" toId="83">
</dataflow>
<dataflow id="519" from="StgValue_518" to="tmp_1" fromId="518" toId="83">
</dataflow>
<dataflow id="520" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln20" fromId="432" toId="84">
</dataflow>
<dataflow id="521" from="StgValue_475" to="speclooptripcount_ln20" fromId="475" toId="84">
</dataflow>
<dataflow id="522" from="StgValue_475" to="speclooptripcount_ln20" fromId="475" toId="84">
</dataflow>
<dataflow id="523" from="StgValue_475" to="speclooptripcount_ln20" fromId="475" toId="84">
</dataflow>
<dataflow id="524" from="_ssdm_op_SpecLoopName" to="specloopname_ln20" fromId="438" toId="85">
</dataflow>
<dataflow id="526" from="empty_27" to="specloopname_ln20" fromId="525" toId="85">
</dataflow>
<dataflow id="527" from="icmp_ln21_1" to="or_ln21" fromId="82" toId="86">
</dataflow>
<dataflow id="528" from="icmp_ln21" to="or_ln21" fromId="81" toId="86">
</dataflow>
<dataflow id="529" from="feat1_load" to="tmp_1" fromId="77" toId="87">
</dataflow>
<dataflow id="530" from="StgValue_518" to="tmp_1" fromId="518" toId="87">
</dataflow>
<dataflow id="531" from="or_ln21" to="and_ln21" fromId="86" toId="88">
</dataflow>
<dataflow id="532" from="tmp_1" to="and_ln21" fromId="87" toId="88">
</dataflow>
<dataflow id="533" from="and_ln21" to="br_ln21" fromId="88" toId="89">
</dataflow>
<dataflow id="534" from="StgValue_518" to="store_ln22" fromId="518" toId="90">
</dataflow>
<dataflow id="535" from="feat1_addr" to="store_ln22" fromId="71" toId="90">
</dataflow>
<dataflow id="536" from="conv2" to="call_ln29" fromId="443" toId="93">
</dataflow>
<dataflow id="537" from="conv2_weights" to="call_ln29" fromId="179" toId="93">
</dataflow>
<dataflow id="538" from="conv2_biases" to="call_ln29" fromId="180" toId="93">
</dataflow>
<dataflow id="539" from="feat1" to="call_ln29" fromId="195" toId="93">
</dataflow>
<dataflow id="540" from="feat2" to="call_ln29" fromId="196" toId="93">
</dataflow>
<dataflow id="541" from="c_1" to="c_3" fromId="49" toId="95">
</dataflow>
<dataflow id="542" from="c_3" to="zext_ln33" fromId="95" toId="96">
</dataflow>
<dataflow id="544" from="_ssdm_op_BitConcatenate.i14.i6.i8" to="tmp_5" fromId="543" toId="97">
</dataflow>
<dataflow id="545" from="c_3" to="tmp_5" fromId="95" toId="97">
</dataflow>
<dataflow id="546" from="StgValue_419" to="tmp_5" fromId="419" toId="97">
</dataflow>
<dataflow id="547" from="tmp_5" to="zext_ln33_1" fromId="97" toId="98">
</dataflow>
<dataflow id="548" from="zext_ln33_1" to="sub_ln33" fromId="98" toId="99">
</dataflow>
<dataflow id="549" from="zext_ln33" to="sub_ln33" fromId="96" toId="99">
</dataflow>
<dataflow id="550" from="sub_ln33" to="sext_ln30" fromId="99" toId="100">
</dataflow>
<dataflow id="551" from="c_3" to="icmp_ln30" fromId="95" toId="101">
</dataflow>
<dataflow id="553" from="StgValue_552" to="icmp_ln30" fromId="552" toId="101">
</dataflow>
<dataflow id="554" from="c_3" to="add_ln30" fromId="95" toId="102">
</dataflow>
<dataflow id="556" from="StgValue_555" to="add_ln30" fromId="555" toId="102">
</dataflow>
<dataflow id="557" from="icmp_ln30" to="br_ln30" fromId="101" toId="103">
</dataflow>
<dataflow id="558" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="432" toId="104">
</dataflow>
<dataflow id="560" from="StgValue_559" to="speclooptripcount_ln30" fromId="559" toId="104">
</dataflow>
<dataflow id="561" from="StgValue_559" to="speclooptripcount_ln30" fromId="559" toId="104">
</dataflow>
<dataflow id="562" from="StgValue_559" to="speclooptripcount_ln30" fromId="559" toId="104">
</dataflow>
<dataflow id="563" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="438" toId="105">
</dataflow>
<dataflow id="565" from="empty_26" to="specloopname_ln30" fromId="564" toId="105">
</dataflow>
<dataflow id="567" from="_ssdm_op_Read.ap_auto.i32P0A" to="conv3_biases_read" fromId="566" toId="107">
</dataflow>
<dataflow id="568" from="conv3_biases" to="conv3_biases_read" fromId="182" toId="107">
</dataflow>
<dataflow id="569" from="conv3_biases_read" to="empty" fromId="107" toId="108">
</dataflow>
<dataflow id="571" from="conv3" to="call_ln41" fromId="570" toId="109">
</dataflow>
<dataflow id="572" from="conv3_weights" to="call_ln41" fromId="181" toId="109">
</dataflow>
<dataflow id="573" from="empty" to="call_ln41" fromId="108" toId="109">
</dataflow>
<dataflow id="574" from="output_ftmap" to="call_ln41" fromId="183" toId="109">
</dataflow>
<dataflow id="575" from="feat2" to="call_ln41" fromId="196" toId="109">
</dataflow>
<dataflow id="576" from="add_ln31" to="y_1" fromId="118" toId="110">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="577" from="br_ln31" to="y_1" fromId="134" toId="110">
<BackEdge/>
</dataflow>
<dataflow id="578" from="StgValue_419" to="y_1" fromId="419" toId="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="579" from="br_ln31" to="y_1" fromId="106" toId="110">
</dataflow>
<dataflow id="580" from="y_1" to="zext_ln33_2" fromId="110" toId="111">
</dataflow>
<dataflow id="581" from="sext_ln30" to="add_ln33" fromId="100" toId="112">
</dataflow>
<dataflow id="582" from="zext_ln33_2" to="add_ln33" fromId="111" toId="112">
</dataflow>
<dataflow id="583" from="add_ln33" to="sext_ln33" fromId="112" toId="113">
</dataflow>
<dataflow id="584" from="add_ln33" to="trunc_ln33" fromId="112" toId="114">
</dataflow>
<dataflow id="586" from="_ssdm_op_BitConcatenate.i21.i13.i8" to="p_shl3" fromId="585" toId="115">
</dataflow>
<dataflow id="587" from="trunc_ln33" to="p_shl3" fromId="114" toId="115">
</dataflow>
<dataflow id="588" from="StgValue_419" to="p_shl3" fromId="419" toId="115">
</dataflow>
<dataflow id="589" from="p_shl3" to="sub_ln33_1" fromId="115" toId="116">
</dataflow>
<dataflow id="590" from="sext_ln33" to="sub_ln33_1" fromId="113" toId="116">
</dataflow>
<dataflow id="591" from="y_1" to="icmp_ln31" fromId="110" toId="117">
</dataflow>
<dataflow id="592" from="StgValue_468" to="icmp_ln31" fromId="468" toId="117">
</dataflow>
<dataflow id="593" from="y_1" to="add_ln31" fromId="110" toId="118">
</dataflow>
<dataflow id="594" from="StgValue_471" to="add_ln31" fromId="471" toId="118">
</dataflow>
<dataflow id="595" from="icmp_ln31" to="br_ln31" fromId="117" toId="119">
</dataflow>
<dataflow id="596" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln31" fromId="432" toId="120">
</dataflow>
<dataflow id="597" from="StgValue_475" to="speclooptripcount_ln31" fromId="475" toId="120">
</dataflow>
<dataflow id="598" from="StgValue_475" to="speclooptripcount_ln31" fromId="475" toId="120">
</dataflow>
<dataflow id="599" from="StgValue_475" to="speclooptripcount_ln31" fromId="475" toId="120">
</dataflow>
<dataflow id="600" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="438" toId="121">
</dataflow>
<dataflow id="602" from="empty_25" to="specloopname_ln31" fromId="601" toId="121">
</dataflow>
<dataflow id="603" from="add_ln30" to="store_ln30" fromId="102" toId="123">
</dataflow>
<dataflow id="604" from="c_1" to="store_ln30" fromId="49" toId="123">
</dataflow>
<dataflow id="605" from="StgValue_419" to="x_1" fromId="419" toId="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="606" from="br_ln32" to="x_1" fromId="122" toId="125">
</dataflow>
<dataflow id="607" from="add_ln32" to="x_1" fromId="131" toId="125">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="608" from="br_ln32" to="x_1" fromId="150" toId="125">
<BackEdge/>
</dataflow>
<dataflow id="609" from="x_1" to="zext_ln33_3" fromId="125" toId="126">
</dataflow>
<dataflow id="610" from="sub_ln33_1" to="add_ln33_1" fromId="116" toId="127">
</dataflow>
<dataflow id="611" from="zext_ln33_3" to="add_ln33_1" fromId="126" toId="127">
</dataflow>
<dataflow id="612" from="add_ln33_1" to="zext_ln33_4" fromId="127" toId="128">
</dataflow>
<dataflow id="613" from="feat2" to="feat2_addr" fromId="196" toId="129">
</dataflow>
<dataflow id="614" from="StgValue_493" to="feat2_addr" fromId="493" toId="129">
</dataflow>
<dataflow id="615" from="zext_ln33_4" to="feat2_addr" fromId="128" toId="129">
</dataflow>
<dataflow id="616" from="x_1" to="icmp_ln32" fromId="125" toId="130">
</dataflow>
<dataflow id="617" from="StgValue_468" to="icmp_ln32" fromId="468" toId="130">
</dataflow>
<dataflow id="618" from="x_1" to="add_ln32" fromId="125" toId="131">
</dataflow>
<dataflow id="619" from="StgValue_471" to="add_ln32" fromId="471" toId="131">
</dataflow>
<dataflow id="620" from="icmp_ln32" to="br_ln32" fromId="130" toId="132">
</dataflow>
<dataflow id="621" from="feat2_addr" to="feat2_load" fromId="129" toId="133">
</dataflow>
<dataflow id="622" from="feat2_addr" to="feat2_load" fromId="129" toId="135">
</dataflow>
<dataflow id="623" from="feat2_load" to="bitcast_ln33" fromId="135" toId="136">
</dataflow>
<dataflow id="624" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_2" fromId="504" toId="137">
</dataflow>
<dataflow id="625" from="bitcast_ln33" to="tmp_2" fromId="136" toId="137">
</dataflow>
<dataflow id="626" from="StgValue_507" to="tmp_2" fromId="507" toId="137">
</dataflow>
<dataflow id="627" from="StgValue_509" to="tmp_2" fromId="509" toId="137">
</dataflow>
<dataflow id="628" from="bitcast_ln33" to="trunc_ln33_1" fromId="136" toId="138">
</dataflow>
<dataflow id="629" from="tmp_2" to="icmp_ln33" fromId="137" toId="139">
</dataflow>
<dataflow id="630" from="StgValue_468" to="icmp_ln33" fromId="468" toId="139">
</dataflow>
<dataflow id="631" from="trunc_ln33_1" to="icmp_ln33_1" fromId="138" toId="140">
</dataflow>
<dataflow id="632" from="StgValue_515" to="icmp_ln33_1" fromId="515" toId="140">
</dataflow>
<dataflow id="633" from="feat2_load" to="tmp_3" fromId="135" toId="141">
</dataflow>
<dataflow id="634" from="StgValue_518" to="tmp_3" fromId="518" toId="141">
</dataflow>
<dataflow id="635" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln32" fromId="432" toId="142">
</dataflow>
<dataflow id="636" from="StgValue_475" to="speclooptripcount_ln32" fromId="475" toId="142">
</dataflow>
<dataflow id="637" from="StgValue_475" to="speclooptripcount_ln32" fromId="475" toId="142">
</dataflow>
<dataflow id="638" from="StgValue_475" to="speclooptripcount_ln32" fromId="475" toId="142">
</dataflow>
<dataflow id="639" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="438" toId="143">
</dataflow>
<dataflow id="641" from="empty_24" to="specloopname_ln32" fromId="640" toId="143">
</dataflow>
<dataflow id="642" from="icmp_ln33_1" to="or_ln33" fromId="140" toId="144">
</dataflow>
<dataflow id="643" from="icmp_ln33" to="or_ln33" fromId="139" toId="144">
</dataflow>
<dataflow id="644" from="feat2_load" to="tmp_3" fromId="135" toId="145">
</dataflow>
<dataflow id="645" from="StgValue_518" to="tmp_3" fromId="518" toId="145">
</dataflow>
<dataflow id="646" from="or_ln33" to="and_ln33" fromId="144" toId="146">
</dataflow>
<dataflow id="647" from="tmp_3" to="and_ln33" fromId="145" toId="146">
</dataflow>
<dataflow id="648" from="and_ln33" to="br_ln33" fromId="146" toId="147">
</dataflow>
<dataflow id="649" from="StgValue_518" to="store_ln34" fromId="518" toId="148">
</dataflow>
<dataflow id="650" from="feat2_addr" to="store_ln34" fromId="129" toId="148">
</dataflow>
<dataflow id="651" from="conv3" to="call_ln41" fromId="570" toId="151">
</dataflow>
<dataflow id="652" from="conv3_weights" to="call_ln41" fromId="181" toId="151">
</dataflow>
<dataflow id="653" from="empty" to="call_ln41" fromId="108" toId="151">
</dataflow>
<dataflow id="654" from="output_ftmap" to="call_ln41" fromId="183" toId="151">
</dataflow>
<dataflow id="655" from="feat2" to="call_ln41" fromId="196" toId="151">
</dataflow>
<dataflow id="656" from="icmp_ln18" to="StgValue_3" fromId="43" toId="3">
</dataflow>
<dataflow id="657" from="icmp_ln19" to="StgValue_4" fromId="59" toId="4">
</dataflow>
<dataflow id="658" from="icmp_ln20" to="StgValue_5" fromId="72" toId="5">
</dataflow>
<dataflow id="659" from="and_ln21" to="StgValue_7" fromId="88" toId="7">
</dataflow>
<dataflow id="660" from="icmp_ln30" to="StgValue_9" fromId="101" toId="9">
</dataflow>
<dataflow id="661" from="icmp_ln31" to="StgValue_10" fromId="117" toId="10">
</dataflow>
<dataflow id="662" from="icmp_ln32" to="StgValue_11" fromId="130" toId="11">
</dataflow>
<dataflow id="663" from="and_ln33" to="StgValue_13" fromId="146" toId="13">
</dataflow>
</dataflows>


</stg>
