

================================================================
== Vitis HLS Report for 'merge_arrays_1_2'
================================================================
* Date:           Thu Apr 20 09:45:22 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.477 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- merge_arrays  |  10000001|  10000001|         2|          1|          1|  10000000|       yes|
        +----------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      555|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      179|    -|
|Register             |        -|     -|      279|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      279|      734|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_171_p2         |         +|   0|  0|  31|          24|           1|
    |f1_fu_235_p2               |         +|   0|  0|  39|          32|           1|
    |f2_fu_229_p2               |         +|   0|  0|  39|          32|           1|
    |i2_fu_258_p2               |         +|   0|  0|  39|          32|          25|
    |i3_fu_264_p2               |         +|   0|  0|  39|          32|          25|
    |and_ln51_fu_223_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln60_fu_252_p2         |       and|   0|  0|   2|           1|           1|
    |ap_condition_101           |       and|   0|  0|   2|           1|           1|
    |ap_condition_115           |       and|   0|  0|   2|           1|           1|
    |ap_condition_131           |       and|   0|  0|   2|           1|           1|
    |ap_condition_156           |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_165_p2        |      icmp|   0|  0|  16|          24|          24|
    |icmp_ln50_fu_182_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln51_23_fu_211_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln51_fu_206_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln60_23_fu_247_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln60_fu_241_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln64_fu_269_p2        |      icmp|   0|  0|  20|          32|          24|
    |icmp_ln66_fu_283_p2        |      icmp|   0|  0|  20|          32|          24|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_condition_109           |        or|   0|  0|   2|           1|           1|
    |f1_96_fu_305_p3            |    select|   0|  0|  32|           1|          32|
    |f2_73_fu_297_p3            |    select|   0|  0|  32|           1|          32|
    |i2_98_fu_312_p3            |    select|   0|  0|  32|           1|          32|
    |i2_99_fu_275_p3            |    select|   0|  0|  32|           1|          32|
    |i3_92_fu_289_p3            |    select|   0|  0|  32|           1|          32|
    |i3_93_fu_320_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_fu_217_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 555|         416|         489|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_phi_mux_f1_1_phi_fu_122_p4     |  14|          3|   32|         96|
    |ap_phi_mux_f2_1_phi_fu_113_p4     |  14|          3|   32|         96|
    |ap_sig_allocacmp_f1_94            |  14|          3|   32|         96|
    |ap_sig_allocacmp_f2_71            |  14|          3|   32|         96|
    |ap_sig_allocacmp_i2_96            |   9|          2|   32|         64|
    |ap_sig_allocacmp_i3_94            |  14|          3|   32|         96|
    |ap_sig_allocacmp_i_23             |   9|          2|   24|         48|
    |f1_02_fu_58                       |   9|          2|   32|         64|
    |f1_93_fu_46                       |   9|          2|   32|         64|
    |f2_01_fu_54                       |   9|          2|   32|         64|
    |i2_13_fu_42                       |   9|          2|   32|         64|
    |i_fu_50                           |   9|          2|   24|         48|
    |out_r_address0                    |  14|          3|   24|         72|
    |out_r_d0                          |  14|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 179|         39|  426|       1068|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |f1_02_fu_58                       |  32|   0|   32|          0|
    |f1_93_fu_46                       |  32|   0|   32|          0|
    |f1_94_reg_401                     |  32|   0|   32|          0|
    |f2_01_fu_54                       |  32|   0|   32|          0|
    |f2_71_reg_395                     |  32|   0|   32|          0|
    |i2_13_fu_42                       |  32|   0|   32|          0|
    |i3_94_reg_382                     |  32|   0|   32|          0|
    |i_23_reg_390                      |  24|   0|   24|          0|
    |i_fu_50                           |  24|   0|   24|          0|
    |icmp_ln47_reg_408                 |   1|   0|    1|          0|
    |icmp_ln50_reg_417                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 279|   0|  279|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  merge_arrays.1.2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  merge_arrays.1.2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  merge_arrays.1.2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  merge_arrays.1.2|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  merge_arrays.1.2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  merge_arrays.1.2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  merge_arrays.1.2|  return value|
|in_r_address0   |  out|   24|   ap_memory|              in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|              in_r|         array|
|in_r_q0         |   in|   32|   ap_memory|              in_r|         array|
|in_r_address1   |  out|   24|   ap_memory|              in_r|         array|
|in_r_ce1        |  out|    1|   ap_memory|              in_r|         array|
|in_r_q1         |   in|   32|   ap_memory|              in_r|         array|
|out_r_address0  |  out|   24|   ap_memory|             out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|             out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|             out_r|         array|
|out_r_d0        |  out|   32|   ap_memory|             out_r|         array|
+----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i2_13 = alloca i32 1"   --->   Operation 5 'alloca' 'i2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%f1_93 = alloca i32 1"   --->   Operation 6 'alloca' 'f1_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%f2_01 = alloca i32 1"   --->   Operation 8 'alloca' 'f2_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%f1_02 = alloca i32 1"   --->   Operation 9 'alloca' 'f1_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 0, i32 %f1_02" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 11 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 8388608, i32 %f2_01" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 12 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln47 = store i24 0, i24 %i" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 13 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 10000000, i32 %f1_93" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 14 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 16 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i3_94 = load i32 %f1_93" [sort_seperate_bucket/merge_sort.c:63]   --->   Operation 17 'load' 'i3_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_23 = load i24 %i" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 18 'load' 'i_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f2_71 = load i32 %f2_01" [sort_seperate_bucket/merge_sort.c:58]   --->   Operation 19 'load' 'f2_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%f1_94 = load i32 %f1_02" [sort_seperate_bucket/merge_sort.c:53]   --->   Operation 20 'load' 'f1_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.76ns)   --->   "%icmp_ln47 = icmp_eq  i24 %i_23, i24 10000000" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 21 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.83ns)   --->   "%add_ln47 = add i24 %i_23, i24 1" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 22 'add' 'add_ln47' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.body.split, void %for.end" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 23 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i32 %f1_94" [sort_seperate_bucket/merge_sort.c:49]   --->   Operation 24 'zext' 'zext_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln49" [sort_seperate_bucket/merge_sort.c:49]   --->   Operation 25 'getelementptr' 'in_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.24ns)   --->   "%t1 = load i24 %in_addr" [sort_seperate_bucket/merge_sort.c:49]   --->   Operation 26 'load' 't1' <Predicate = (!icmp_ln47)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln50 = icmp_eq  i32 %f2_71, i32 %i3_94" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 27 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %lor.lhs.false, void %if.then11" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 28 'br' 'br_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %f2_71" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 29 'zext' 'zext_ln50' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_addr_23 = getelementptr i32 %in_r, i64 0, i64 %zext_ln50" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 30 'getelementptr' 'in_addr_23' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.24ns)   --->   "%t2 = load i24 %in_addr_23" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 31 'load' 't2' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln47 = store i24 %add_ln47, i24 %i" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 32 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 8388608, i32 %i2_13" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 15 'store' 'store_ln47' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i2_96 = load i32 %i2_13" [sort_seperate_bucket/merge_sort.c:62]   --->   Operation 33 'load' 'i2_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10000000, i64 10000000, i64 10000000"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i24 %i_23" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 35 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [sort_seperate_bucket/merge_sort.c:48]   --->   Operation 36 'specpipeline' 'specpipeline_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [sort_seperate_bucket/merge_sort.c:39]   --->   Operation 37 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.24ns)   --->   "%t1 = load i24 %in_addr" [sort_seperate_bucket/merge_sort.c:49]   --->   Operation 38 'load' 't1' <Predicate = (!icmp_ln47)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 39 [1/2] (1.24ns)   --->   "%t2 = load i24 %in_addr_23" [sort_seperate_bucket/merge_sort.c:50]   --->   Operation 39 'load' 't2' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln51 = icmp_slt  i32 %f1_94, i32 %i2_96" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 40 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln51_23 = icmp_slt  i32 %t2, i32 %t1" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 41 'icmp' 'icmp_ln51_23' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln51)   --->   "%xor_ln51 = xor i1 %icmp_ln51_23, i1 1" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 42 'xor' 'xor_ln51' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln51 = and i1 %icmp_ln51, i1 %xor_ln51" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 43 'and' 'and_ln51' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %and_ln51, void %if.else, void %if.then11" [sort_seperate_bucket/merge_sort.c:51]   --->   Operation 44 'br' 'br_ln51' <Predicate = (!icmp_ln47 & !icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%out_r_addr_1 = getelementptr i32 %out_r, i64 0, i64 %zext_ln47" [sort_seperate_bucket/merge_sort.c:57]   --->   Operation 45 'getelementptr' 'out_r_addr_1' <Predicate = (!icmp_ln47 & !icmp_ln50 & !and_ln51)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.24ns)   --->   "%store_ln57 = store i32 %t2, i24 %out_r_addr_1" [sort_seperate_bucket/merge_sort.c:57]   --->   Operation 46 'store' 'store_ln57' <Predicate = (!icmp_ln47 & !icmp_ln50 & !and_ln51)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 47 [1/1] (0.88ns)   --->   "%f2 = add i32 %f2_71, i32 1" [sort_seperate_bucket/merge_sort.c:58]   --->   Operation 47 'add' 'f2' <Predicate = (!icmp_ln47 & !icmp_ln50 & !and_ln51)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end21_ifconv"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln47 & !icmp_ln50 & !and_ln51)> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln47" [sort_seperate_bucket/merge_sort.c:52]   --->   Operation 49 'getelementptr' 'out_r_addr' <Predicate = (!icmp_ln47 & and_ln51) | (!icmp_ln47 & icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.24ns)   --->   "%store_ln52 = store i32 %t1, i24 %out_r_addr" [sort_seperate_bucket/merge_sort.c:52]   --->   Operation 50 'store' 'store_ln52' <Predicate = (!icmp_ln47 & and_ln51) | (!icmp_ln47 & icmp_ln50)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%f1 = add i32 %f1_94, i32 1" [sort_seperate_bucket/merge_sort.c:53]   --->   Operation 51 'add' 'f1' <Predicate = (!icmp_ln47 & and_ln51) | (!icmp_ln47 & icmp_ln50)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln54 = br void %if.end21_ifconv" [sort_seperate_bucket/merge_sort.c:54]   --->   Operation 52 'br' 'br_ln54' <Predicate = (!icmp_ln47 & and_ln51) | (!icmp_ln47 & icmp_ln50)> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%f2_1 = phi i32 %f2_71, void %if.then11, i32 %f2, void %if.else"   --->   Operation 53 'phi' 'f2_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%f1_1 = phi i32 %f1, void %if.then11, i32 %f1_94, void %if.else"   --->   Operation 54 'phi' 'f1_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln60 = icmp_eq  i32 %f1_1, i32 %i2_96" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 55 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.85ns)   --->   "%icmp_ln60_23 = icmp_eq  i32 %f2_1, i32 %i3_94" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 56 'icmp' 'icmp_ln60_23' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln60 = and i1 %icmp_ln60, i1 %icmp_ln60_23" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 57 'and' 'and_ln60' <Predicate = (!icmp_ln47)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.88ns)   --->   "%i2 = add i32 %i2_96, i32 16777216" [sort_seperate_bucket/merge_sort.c:62]   --->   Operation 58 'add' 'i2' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%i3 = add i32 %i3_94, i32 16777216" [sort_seperate_bucket/merge_sort.c:63]   --->   Operation 59 'add' 'i3' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.85ns)   --->   "%icmp_ln64 = icmp_slt  i32 %i2, i32 10000000" [sort_seperate_bucket/merge_sort.c:64]   --->   Operation 60 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.22ns)   --->   "%i2_99 = select i1 %icmp_ln64, i32 %i2, i32 10000000" [sort_seperate_bucket/merge_sort.c:64]   --->   Operation 61 'select' 'i2_99' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.85ns)   --->   "%icmp_ln66 = icmp_slt  i32 %i3, i32 10000000" [sort_seperate_bucket/merge_sort.c:66]   --->   Operation 62 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln47)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node i3_93)   --->   "%i3_92 = select i1 %icmp_ln66, i32 %i3, i32 10000000" [sort_seperate_bucket/merge_sort.c:66]   --->   Operation 63 'select' 'i3_92' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.22ns)   --->   "%f2_73 = select i1 %and_ln60, i32 %i2_99, i32 %f2_1" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 64 'select' 'f2_73' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.22ns)   --->   "%f1_96 = select i1 %and_ln60, i32 %i3_94, i32 %f1_1" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 65 'select' 'f1_96' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.22ns)   --->   "%i2_98 = select i1 %and_ln60, i32 %i2_99, i32 %i2_96" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 66 'select' 'i2_98' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.22ns) (out node of the LUT)   --->   "%i3_93 = select i1 %and_ln60, i32 %i3_92, i32 %i3_94" [sort_seperate_bucket/merge_sort.c:60]   --->   Operation 67 'select' 'i3_93' <Predicate = (!icmp_ln47)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %f1_96, i32 %f1_02" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 68 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %f2_73, i32 %f2_01" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 69 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %i3_93, i32 %f1_93" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 70 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %i2_98, i32 %i2_13" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 71 'store' 'store_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body" [sort_seperate_bucket/merge_sort.c:47]   --->   Operation 72 'br' 'br_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [sort_seperate_bucket/merge_sort.c:71]   --->   Operation 73 'ret' 'ret_ln71' <Predicate = (icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i2_13             (alloca           ) [ 011]
f1_93             (alloca           ) [ 011]
i                 (alloca           ) [ 010]
f2_01             (alloca           ) [ 011]
f1_02             (alloca           ) [ 011]
specinterface_ln0 (specinterface    ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
br_ln47           (br               ) [ 000]
i3_94             (load             ) [ 011]
i_23              (load             ) [ 011]
f2_71             (load             ) [ 011]
f1_94             (load             ) [ 011]
icmp_ln47         (icmp             ) [ 011]
add_ln47          (add              ) [ 000]
br_ln47           (br               ) [ 000]
zext_ln49         (zext             ) [ 000]
in_addr           (getelementptr    ) [ 011]
icmp_ln50         (icmp             ) [ 011]
br_ln50           (br               ) [ 000]
zext_ln50         (zext             ) [ 000]
in_addr_23        (getelementptr    ) [ 011]
store_ln47        (store            ) [ 000]
i2_96             (load             ) [ 000]
empty             (speclooptripcount) [ 000]
zext_ln47         (zext             ) [ 000]
specpipeline_ln48 (specpipeline     ) [ 000]
specloopname_ln39 (specloopname     ) [ 000]
t1                (load             ) [ 000]
t2                (load             ) [ 000]
icmp_ln51         (icmp             ) [ 000]
icmp_ln51_23      (icmp             ) [ 000]
xor_ln51          (xor              ) [ 000]
and_ln51          (and              ) [ 011]
br_ln51           (br               ) [ 000]
out_r_addr_1      (getelementptr    ) [ 000]
store_ln57        (store            ) [ 000]
f2                (add              ) [ 000]
br_ln0            (br               ) [ 000]
out_r_addr        (getelementptr    ) [ 000]
store_ln52        (store            ) [ 000]
f1                (add              ) [ 000]
br_ln54           (br               ) [ 000]
f2_1              (phi              ) [ 011]
f1_1              (phi              ) [ 011]
icmp_ln60         (icmp             ) [ 000]
icmp_ln60_23      (icmp             ) [ 000]
and_ln60          (and              ) [ 000]
i2                (add              ) [ 000]
i3                (add              ) [ 000]
icmp_ln64         (icmp             ) [ 000]
i2_99             (select           ) [ 000]
icmp_ln66         (icmp             ) [ 000]
i3_92             (select           ) [ 000]
f2_73             (select           ) [ 000]
f1_96             (select           ) [ 000]
i2_98             (select           ) [ 000]
i3_93             (select           ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
store_ln47        (store            ) [ 000]
br_ln47           (br               ) [ 000]
ret_ln71          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i2_13_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2_13/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="f1_93_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f1_93/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="f2_01_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f2_01/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="f1_02_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f1_02/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="in_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="24" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="75" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
<pin id="77" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t1/1 t2/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="in_addr_23_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_23/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="out_r_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="24" slack="0"/>
<pin id="91" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="24" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 store_ln52/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="out_r_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="24" slack="0"/>
<pin id="105" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_r_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="f2_1_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="f2_1 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="f2_1_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f2_1/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="f1_1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="f1_1 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="f1_1_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="32" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f1_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln47_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln47_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="25" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln47_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln47_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="25" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln47_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="25" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i3_94_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i3_94/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_23_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_23/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="f2_71_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f2_71/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="f1_94_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f1_94/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln47_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="24" slack="0"/>
<pin id="167" dir="0" index="1" bw="24" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln47_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="24" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln49_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln50_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln50_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln47_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="24" slack="0"/>
<pin id="195" dir="0" index="1" bw="24" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i2_96_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_96/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln47_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln51_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln51_23_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_23/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="xor_ln51_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln51/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="and_ln51_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="f2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f2/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="f1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln60_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln60_23_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60_23/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="and_ln60_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln60/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="26" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="i3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="26" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i3/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln64_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="i2_99_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i2_99/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln66_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="i3_92_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i3_92/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="f2_73_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f2_73/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="f1_96_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f1_96/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i2_98_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="32" slack="0"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i2_98/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="i3_93_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="1"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i3_93/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln47_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln47_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln47_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="1"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln47_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="1"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="i2_13_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_13 "/>
</bind>
</comp>

<comp id="354" class="1005" name="f1_93_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="f1_93 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="24" slack="0"/>
<pin id="363" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="368" class="1005" name="f2_01_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="f2_01 "/>
</bind>
</comp>

<comp id="375" class="1005" name="f1_02_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="f1_02 "/>
</bind>
</comp>

<comp id="382" class="1005" name="i3_94_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_94 "/>
</bind>
</comp>

<comp id="390" class="1005" name="i_23_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="24" slack="1"/>
<pin id="392" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="i_23 "/>
</bind>
</comp>

<comp id="395" class="1005" name="f2_71_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f2_71 "/>
</bind>
</comp>

<comp id="401" class="1005" name="f1_94_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f1_94 "/>
</bind>
</comp>

<comp id="408" class="1005" name="icmp_ln47_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="412" class="1005" name="in_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="24" slack="1"/>
<pin id="414" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="icmp_ln50_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="421" class="1005" name="in_addr_23_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="24" slack="1"/>
<pin id="423" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="78"><net_src comp="62" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="69" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="69" pin="7"/><net_sink comp="94" pin=1"/></net>

<net id="109"><net_src comp="101" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="169"><net_src comp="156" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="156" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="162" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="186"><net_src comp="159" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="153" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="159" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="197"><net_src comp="171" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="210"><net_src comp="198" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="69" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="69" pin="7"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="206" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="217" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="234"><net_src comp="229" pin="2"/><net_sink comp="113" pin=2"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="240"><net_src comp="235" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="245"><net_src comp="122" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="198" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="113" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="241" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="198" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="258" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="258" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="264" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="20" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="264" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="252" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="275" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="113" pin="4"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="252" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="122" pin="4"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="252" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="275" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="198" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="252" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="289" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="305" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="297" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="320" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="312" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="42" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="357"><net_src comp="46" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="364"><net_src comp="50" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="371"><net_src comp="54" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="378"><net_src comp="58" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="385"><net_src comp="153" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="393"><net_src comp="156" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="398"><net_src comp="159" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="404"><net_src comp="162" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="407"><net_src comp="401" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="411"><net_src comp="165" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="62" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="420"><net_src comp="182" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="79" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="69" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 }
 - Input state : 
	Port: merge_arrays.1.2 : in_r | {1 2 }
	Port: merge_arrays.1.2 : out_r | {}
  - Chain level:
	State 1
		store_ln47 : 1
		store_ln47 : 1
		store_ln47 : 1
		store_ln47 : 1
		i3_94 : 1
		i_23 : 1
		f2_71 : 1
		f1_94 : 1
		icmp_ln47 : 2
		add_ln47 : 2
		br_ln47 : 3
		zext_ln49 : 2
		in_addr : 3
		t1 : 4
		icmp_ln50 : 2
		br_ln50 : 3
		zext_ln50 : 2
		in_addr_23 : 3
		t2 : 4
		store_ln47 : 3
	State 2
		icmp_ln51 : 1
		icmp_ln51_23 : 1
		xor_ln51 : 2
		and_ln51 : 2
		br_ln51 : 2
		out_r_addr_1 : 1
		store_ln57 : 2
		out_r_addr : 1
		store_ln52 : 2
		f2_1 : 1
		f1_1 : 1
		icmp_ln60 : 2
		icmp_ln60_23 : 2
		and_ln60 : 3
		i2 : 1
		icmp_ln64 : 2
		i2_99 : 3
		icmp_ln66 : 1
		i3_92 : 2
		f2_73 : 3
		f1_96 : 3
		i2_98 : 3
		i3_93 : 3
		store_ln47 : 4
		store_ln47 : 4
		store_ln47 : 4
		store_ln47 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |     i2_99_fu_275    |    0    |    32   |
|          |     i3_92_fu_289    |    0    |    32   |
|  select  |     f2_73_fu_297    |    0    |    32   |
|          |     f1_96_fu_305    |    0    |    32   |
|          |     i2_98_fu_312    |    0    |    32   |
|          |     i3_93_fu_320    |    0    |    32   |
|----------|---------------------|---------|---------|
|          |   add_ln47_fu_171   |    0    |    31   |
|          |      f2_fu_229      |    0    |    39   |
|    add   |      f1_fu_235      |    0    |    39   |
|          |      i2_fu_258      |    0    |    39   |
|          |      i3_fu_264      |    0    |    39   |
|----------|---------------------|---------|---------|
|          |   icmp_ln47_fu_165  |    0    |    16   |
|          |   icmp_ln50_fu_182  |    0    |    20   |
|          |   icmp_ln51_fu_206  |    0    |    20   |
|   icmp   | icmp_ln51_23_fu_211 |    0    |    20   |
|          |   icmp_ln60_fu_241  |    0    |    20   |
|          | icmp_ln60_23_fu_247 |    0    |    20   |
|          |   icmp_ln64_fu_269  |    0    |    20   |
|          |   icmp_ln66_fu_283  |    0    |    20   |
|----------|---------------------|---------|---------|
|    and   |   and_ln51_fu_223   |    0    |    2    |
|          |   and_ln60_fu_252   |    0    |    2    |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln51_fu_217   |    0    |    2    |
|----------|---------------------|---------|---------|
|          |   zext_ln49_fu_177  |    0    |    0    |
|   zext   |   zext_ln50_fu_188  |    0    |    0    |
|          |   zext_ln47_fu_201  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   541   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   f1_02_reg_375  |   32   |
|   f1_1_reg_119   |   32   |
|   f1_93_reg_354  |   32   |
|   f1_94_reg_401  |   32   |
|   f2_01_reg_368  |   32   |
|   f2_1_reg_110   |   32   |
|   f2_71_reg_395  |   32   |
|   i2_13_reg_347  |   32   |
|   i3_94_reg_382  |   32   |
|   i_23_reg_390   |   24   |
|     i_reg_361    |   24   |
| icmp_ln47_reg_408|    1   |
| icmp_ln50_reg_417|    1   |
|in_addr_23_reg_421|   24   |
|  in_addr_reg_412 |   24   |
+------------------+--------+
|       Total      |   386  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |  24  |   48   ||    9    |
| grp_access_fu_69 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_94 |  p0  |   2  |  24  |   48   ||    9    |
| grp_access_fu_94 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   160  ||  1.548  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   541  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   386  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   386  |   577  |
+-----------+--------+--------+--------+
