
AVRASM ver. 2.1.52  \\hsnas3\StudentHome\2013\a13adana\Documents\maskinnara_da111g\Snurkh\Snurkh\Snurkh.asm Fri May 23 11:01:27 2014

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.39.1005\avrassembler\Include\m328Pdef.inc'
                 
                 /*
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m328Pdef.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega328P
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega328P
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M328PDEF_INC_
                 #define _M328PDEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega328P
                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x95
                 .equ	SIGNATURE_002	= 0x0f
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                 .equ	PRR	= 0x64	; MEMORY MAPPED
                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	SPMCSR	= 0x37
                 .equ	MCUCR	= 0x35
                 .equ	MCUSR	= 0x34
                 .equ	SMCR	= 0x33
                 .equ	ACSR	= 0x30
                 .equ	SPDR	= 0x2e
                 .equ	SPSR	= 0x2d
                 .equ	SPCR	= 0x2c
                 .equ	GPIOR2	= 0x2b
                 .equ	GPIOR1	= 0x2a
                 .equ	OCR0B	= 0x28
                 .equ	OCR0A	= 0x27
                 .equ	TCNT0	= 0x26
                 .equ	TCCR0B	= 0x25
                 .equ	TCCR0A	= 0x24
                 .equ	GTCCR	= 0x23
                 .equ	EEARH	= 0x22
                 .equ	EEARL	= 0x21
                 .equ	EEDR	= 0x20
                 .equ	EECR	= 0x1f
                 .equ	GPIOR0	= 0x1e
                 .equ	EIMSK	= 0x1d
                 .equ	EIFR	= 0x1c
                 .equ	PCIFR	= 0x1b
                 .equ	TIFR2	= 0x17
                 .equ	TIFR1	= 0x16
                 .equ	TIFR0	= 0x15
                 .equ	PORTD	= 0x0b
                 .equ	DDRD	= 0x0a
                 .equ	PIND	= 0x09
                 .equ	PORTC	= 0x08
                 .equ	DDRC	= 0x07
                 .equ	PINC	= 0x06
                 .equ	PORTB	= 0x05
                 .equ	DDRB	= 0x04
                 .equ	PINB	= 0x03
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCPHA0	= UCSZ00	; For compatibility
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	UDORD0	= UCSZ01	; For compatibility
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL00	= 6	; USART Mode Select
                 .equ	UMSEL0	= UMSEL00	; For compatibility
                 .equ	UMSEL01	= 7	; USART Mode Select
                 .equ	UMSEL1	= UMSEL01	; For compatibility
                 
                 ; UBRR0H - USART Baud Rate Register High Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** TWI **************************
                 ; TWAMR - TWI (Slave) Address Mask Register
                 .equ	TWAM0	= 1	; 
                 .equ	TWAMR0	= TWAM0	; For compatibility
                 .equ	TWAM1	= 2	; 
                 .equ	TWAMR1	= TWAM1	; For compatibility
                 .equ	TWAM2	= 3	; 
                 .equ	TWAMR2	= TWAM2	; For compatibility
                 .equ	TWAM3	= 4	; 
                 .equ	TWAMR3	= TWAM3	; For compatibility
                 .equ	TWAM4	= 5	; 
                 .equ	TWAMR4	= TWAM4	; For compatibility
                 .equ	TWAM5	= 6	; 
                 .equ	TWAMR5	= TWAM5	; For compatibility
                 .equ	TWAM6	= 7	; 
                 .equ	TWAMR6	= TWAM6	; For compatibility
                 
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR1 - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1B	= 6	; 
                 .equ	FOC1A	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	TOIE2A	= TOIE2	; For compatibility
                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                 
                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                 
                 ; TCCR2A - Timer/Counter2 Control Register A
                 .equ	WGM20	= 0	; Waveform Genration Mode
                 .equ	WGM21	= 1	; Waveform Genration Mode
                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                 
                 ; TCCR2B - Timer/Counter2 Control Register B
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM22	= 3	; Waveform Generation Mode
                 .equ	FOC2B	= 6	; Force Output Compare B
                 .equ	FOC2A	= 7	; Force Output Compare A
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2A - Timer/Counter2 Output Compare Register A
                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; OCR2B - Timer/Counter2 Output Compare Register B
                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                 .equ	EXCLK	= 6	; Enable External Clock Input
                 
                 ; GTCCR - General Timer Counter Control register
                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PSR2	= PSRASY	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register A
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCSRB - The ADC Control and Status register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                 .equ	ACME	= 6	; 
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; DIDR0 - Digital Input Disable Register
                 .equ	ADC0D	= 0	; 
                 .equ	ADC1D	= 1	; 
                 .equ	ADC2D	= 2	; 
                 .equ	ADC3D	= 3	; 
                 .equ	ADC4D	= 4	; 
                 .equ	ADC5D	= 5	; 
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR1 - Digital Input Disable Register 1
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                 
                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                 
                 ; TCCR0A - Timer/Counter  Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                 
                 ; TCCR0B - Timer/Counter Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; 
                 .equ	FOC0B	= 6	; Force Output Compare B
                 .equ	FOC0A	= 7	; Force Output Compare A
                 
                 ; TCNT0 - Timer/Counter0
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0A - Timer/Counter0 Output Compare Register
                 .equ	OCR0A_0	= 0	; 
                 .equ	OCR0A_1	= 1	; 
                 .equ	OCR0A_2	= 2	; 
                 .equ	OCR0A_3	= 3	; 
                 .equ	OCR0A_4	= 4	; 
                 .equ	OCR0A_5	= 5	; 
                 .equ	OCR0A_6	= 6	; 
                 .equ	OCR0A_7	= 7	; 
                 
                 ; OCR0B - Timer/Counter0 Output Compare Register
                 .equ	OCR0B_0	= 0	; 
                 .equ	OCR0B_1	= 1	; 
                 .equ	OCR0B_2	= 2	; 
                 .equ	OCR0B_3	= 3	; 
                 .equ	OCR0B_4	= 4	; 
                 .equ	OCR0B_5	= 5	; 
                 .equ	OCR0B_6	= 6	; 
                 .equ	OCR0B_7	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PSR10	= PSRSYNC	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register
                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 
                 ; PCICR - Pin Change Interrupt Control Register
                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                 
                 ; PCMSK2 - Pin Change Mask Register 2
                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                 
                 ; PCMSK1 - Pin Change Mask Register 1
                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                 
                 ; PCMSK0 - Pin Change Mask Register 0
                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                 
                 ; PCIFR - Pin Change Interrupt Flag Register
                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCSR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; CLKPR - Clock Prescale Register
                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                 
                 ; SPMCSR - Store Program Memory Control and Status Register
                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; 
                 .equ	IVSEL	= 1	; 
                 .equ	PUD	= 4	; 
                 .equ	BODSE	= 5	; BOD Sleep Enable
                 .equ	BODS	= 6	; BOD Sleep
                 
                 ; MCUSR - MCU Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	EXTREF	= EXTRF	; For compatibility
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; SMCR - Sleep Mode Control Register
                 .equ	SE	= 0	; Sleep Enable
                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                 
                 ; GPIOR2 - General Purpose I/O Register 2
                 .equ	GPIOR20	= 0	; 
                 .equ	GPIOR21	= 1	; 
                 .equ	GPIOR22	= 2	; 
                 .equ	GPIOR23	= 3	; 
                 .equ	GPIOR24	= 4	; 
                 .equ	GPIOR25	= 5	; 
                 .equ	GPIOR26	= 6	; 
                 .equ	GPIOR27	= 7	; 
                 
                 ; GPIOR1 - General Purpose I/O Register 1
                 .equ	GPIOR10	= 0	; 
                 .equ	GPIOR11	= 1	; 
                 .equ	GPIOR12	= 2	; 
                 .equ	GPIOR13	= 3	; 
                 .equ	GPIOR14	= 4	; 
                 .equ	GPIOR15	= 5	; 
                 .equ	GPIOR16	= 6	; 
                 .equ	GPIOR17	= 7	; 
                 
                 ; GPIOR0 - General Purpose I/O Register 0
                 .equ	GPIOR00	= 0	; 
                 .equ	GPIOR01	= 1	; 
                 .equ	GPIOR02	= 2	; 
                 .equ	GPIOR03	= 3	; 
                 .equ	GPIOR04	= 4	; 
                 .equ	GPIOR05	= 5	; 
                 .equ	GPIOR06	= 6	; 
                 .equ	GPIOR07	= 7	; 
                 
                 ; PRR - Power Reduction Register
                 .equ	PRADC	= 0	; Power Reduction ADC
                 .equ	PRUSART0	= 1	; Power Reduction USART
                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                 .equ	PRTWI	= 7	; Power Reduction TWI
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEARL - EEPROM Address Register Low Byte
                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                 
                 ; EEARH - EEPROM Address Register High Byte
                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                 
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEPE	= 1	; EEPROM Write Enable
                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	CKOUT	= 6	; Clock output
                 .equ	CKDIV8	= 7	; Divide clock by 8
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select reset vector
                 .equ	BOOTSZ0	= 1	; Select boot size
                 .equ	BOOTSZ1	= 2	; Select boot size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	WDTON	= 4	; Watchdog Timer Always On
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	DWEN	= 6	; debugWIRE Enable
                 .equ	RSTDISBL	= 7	; External reset disable
                 
                 ; EXTENDED fuse bits
                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 2048
                 .equ	RAMEND	= 0x08ff
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x03ff
                 .equ	EEPROMEND	= 0x03ff
                 .equ	EEADRBITS	= 10
                 #pragma AVRPART MEMORY PROG_FLASH 32768
                 #pragma AVRPART MEMORY EEPROM 1024
                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0x3800
                 .equ	NRWW_STOP_ADDR	= 0x3fff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0x37ff
                 .equ	PAGESIZE	= 64
                 .equ	FIRSTBOOTSTART	= 0x3f00
                 .equ	SECONDBOOTSTART	= 0x3e00
                 .equ	THIRDBOOTSTART	= 0x3c00
                 .equ	FOURTHBOOTSTART	= 0x3800
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                 
                 #endif  /* _M328PDEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                  *   Snurkh.asm
                  *
                  *   Created: 2014-04-25 13:34:23
                  *   Author: Victor Karlsson, Niklas Lindblad, Adam Nslund, Alexander Milton
                  */ 
                 
                 // ----------- Ephemeral variables -----------
                 .DEF tmp0				= r16
                 .DEF tmp1				= r17
                 .DEF tmp2				= r18
                 .DEF tmp3				= r19
                 .DEF tmp4				= r24
                 .DEF arg0				= r20
                 .DEF arg1				= r21
                 .DEF arg2				= r22
                 
                 // ----------- Non-ephemeral variables -----------
                 .DEF zero				= r0	// Always 0
                 .DEF ticks				= r3	// Most significant bit used to determine whether to update
                 .DEF fruit_pos			= r4	// Uses same coordinate system as snurkh
                 .DEF sav1				= r15
                 .DEF direction			= r23
                 .DEF sav0				= r25
                 
                 .DSEG
000100           light_rows:	.BYTE		8		// light matrix
000108           snurkh_body: .BYTE		64		// F E XXX YYY (F = Ate Fruit Bit, E = End of Snake)
000148           random_store: .BYTE		8		// here we store our randomness
                 
                 .CSEG
                 // ----------------------------- Set interrupt jumps -----------------------------
                 .ORG 0x0000
000000 940c 0022 	jmp init
                 .ORG 0x0020			// Timer overflow interrupt
000020 940c 019c 	jmp on_timer_interrupt
                 init:
                 // ----------------------------- Initialise stack pointer -----------------------------
000022 e008      	ldi tmp0, HIGH(RAMEND)
000023 bf0e      	out SPH,  tmp0 
000024 ef0f      	ldi tmp0, LOW(RAMEND)
000025 bf0d      	out SPL,  tmp0 
                 
                 // ----------------------------- Set zero register -----------------------------
000026 2400      	clr zero
                 
                 // ----------------------------- Zero tick counter -----------------------------
000027 2030      	and ticks, zero
                 	
                 // ----------------------------- Zero out snurkh_body memory -----------------------------
000028 e0b1      	ldi XH, HIGH(snurkh_body)
000029 e0a8      	ldi XL, LOW(snurkh_body)
                 
00002a e410      	ldi tmp1, 64
                 
                 snurkh_body_zero_loop:
00002b 920d      	st	X+, zero
00002c 5011      	subi tmp1, 1
00002d 3011      	cpi tmp1, 1
00002e f7e0      brsh snurkh_body_zero_loop
                 
                 // ----------------------------- Create start Snurkh, set start direction -----------------------------
00002f e0b1      	ldi XH, HIGH(snurkh_body)
000030 e0a8      	ldi XL, LOW(snurkh_body)
                 	
                 	// ------ Create head -------
000031 e10b      	ldi tmp0, 0b00011011		// 7 AFB, 6 EoS, 3-5 Ypos, 0-2 Xpos
000032 930d      	st	X+, tmp0
                 	// ------- Create a body part --------
000033 e10a      	ldi tmp0, 0b00011010		// 7 AFB, 6 EoS, 3-5 Ypos, 0-2 Xpos
000034 930d      	st	X+, tmp0
                 	// ------ Create tail -------
000035 e509      	ldi tmp0, 0b01011001		// 7 AFB, 6 EoS, 3-5 Ypos, 0-2 Xpos
000036 930d      	st	X+, tmp0
                 	// ------ Set direction------
000037 e071      	ldi direction, 0b00000001	// 0000 Down Up Left Right
                 
                 // ----------------------------- Create initial fruit -----------------------------
000038 e306      	ldi tmp0, 0b00110110 // TODO: this should be random
000039 2444      	clr fruit_pos
00003a 2a40      	or fruit_pos, tmp0
                 
                 // ------------------- Set DDR registers to output on LEDs and input on everything else -------------------
00003b e30f      	ldi tmp0 , 0b00111111
00003c b904      	out DDRB, tmp0
00003d e00f      	ldi tmp0 , 0b00001111
00003e b907      	out DDRC, tmp0
00003f ef0c      	ldi tmp0 , 0b11111100
000040 b90a      	out DDRD, tmp0
                 
                 // Write zero to ports
000041 b805      	out PORTB, zero 
000042 b808      	out PORTC, zero 
000043 b80b      	out PORTD, zero 
                 
                 // ----------------------------- Set A/D converter stuff -----------------------------
                 
                 	// Configure ADMUX to use right analog input and 8-bit mode
000044 e600      	ldi tmp0, 0b01100000
000045 9300 007c 	sts ADMUX, tmp0
                 	//sbi ADMUX, 7
                 	//sbi ADMUX, 6
                 	// Configure ADSCRA to enable conversion
000047 e807      	ldi tmp0, 0b10000111
000048 9300 007a 	sts ADCSRA, tmp0
                 	
                 // ----------------------------- Activate interrupt handling and start timer -----------------------------
                 	
                 	// Configure pre-scaling
00004a 9110 0025 	lds tmp1, TCCR0B
00004c ef08      	ldi tmp0, 0b11111000
00004d 2310      	and tmp1, tmp0
00004e e005      	ldi tmp0, 0b00000101
00004f 2b10      	or tmp1, tmp0
000050 bd15      	out TCCR0B, tmp1
                 
                 	// Enable global interrupts
000051 9478      	sei
                 
                 	// Activate overflow interrupt for timer0
000052 e001      	ldi tmp0, 0b00000001
000053 9110 006e 	lds tmp1, TIMSK0
000055 2b10      	or tmp1, tmp0
000056 9310 006e 	sts TIMSK0, tmp1
                 
                 // --------------------------------------------------- Start of main loop ---------------------------------------------------
                 main:
000058 2433      	clr ticks // Zero out ticks at the beginning of every cycle
                 
                 // -------- Zero data in light matrix --------
000059 e0d1      	ldi YH, HIGH(light_rows)
00005a e0c0      	ldi YL, LOW(light_rows)
                 
00005b e008      	ldi tmp0, 8
                 
                 light_matrix_zero_loop:
00005c 9209      	st	Y+, zero
00005d 5001      	subi tmp0, 1
00005e 3001      	cpi tmp0, 1
00005f f7e0      brsh light_matrix_zero_loop
                 
                 // ----------------------- Update direction register using joystick -----------------------
                 // --- Setting up for reading of Y ---
                 // load the current analog settings
000060 9100 007c 	lds tmp0, ADMUX
                 // wipe the settings of input specs
000062 ef10      	ldi tmp1, 0b11110000
000063 2301      	and tmp0, tmp1
                 // set the desired input
000064 e014      	ldi tmp1, 4
000065 2b01      	or tmp0, tmp1
000066 9300 007c 	sts ADMUX, tmp0
                 
                 // Start analog conversion by setting the ADSC bit to 1
000068 9100 007a 	lds tmp0, ADCSRA
00006a e410      	ldi tmp1, 0b01000000
00006b 2b01      	or tmp0, tmp1
00006c 9300 007a 	sts ADCSRA, tmp0
                 
                 // --- Read Y ---
                 update_joystick_wait_Y:
00006e 9100 007a 	lds tmp0, ADCSRA
000070 e410      	ldi tmp1, 0b01000000
000071 2301      	and tmp0, tmp1
000072 3000      	cpi	tmp0 , 0	// check if the ADSC bit is 0 (ready)
000073 f7d1      brne update_joystick_wait_Y
                 
000074 9100 0079 	lds tmp0, ADCH
                 
000076 3600      	cpi tmp0, 96
000077 f020      brlo update_joystick_is_down
000078 3a01      	cpi tmp0, 161
000079 f428      brsh update_joystick_is_up
                 // if neutral
00007a 940c 0082 jmp update_joystick_X
                 
                 update_joystick_is_down:
00007c e028      	ldi tmp2, 0b00001000
00007d 940c 00a4 jmp update_joystick_direction
                 
                 update_joystick_is_up:
00007f e024      	ldi tmp2, 0b00000100
000080 940c 00a4 jmp update_joystick_direction
                 
                 update_joystick_X:
                 // --- Setting up for reading of X ---
                 // load the current analog settings
000082 9100 007c 	lds tmp0, ADMUX
                 // wipe the settings of input specs
000084 ef10      	ldi tmp1, 0b11110000
000085 2301      	and tmp0, tmp1
                 // set the desired input
000086 e015      	ldi tmp1, 5
000087 2b01      	or tmp0, tmp1
000088 9300 007c 	sts ADMUX, tmp0
                 
                 // Start analog conversion by setting the ADSC bit to 1
00008a 9100 007a 	lds tmp0, ADCSRA
00008c e410      	ldi tmp1, 0b01000000
00008d 2b01      	or tmp0, tmp1
00008e 9300 007a 	sts ADCSRA, tmp0
                 // --- Read X ---
                 update_joystick_wait_X:
000090 9100 007a 	lds tmp0, ADCSRA
000092 e410      	ldi tmp1, 0b01000000
000093 2301      	and tmp0, tmp1
000094 3000      	cpi	tmp0, 0			// check if the ADSC bit is 0 (ready)
000095 f7d1      brne update_joystick_wait_X
                 
000096 9100 0079 	lds tmp0, ADCH
                 
000098 3600      	cpi tmp0, 96
000099 f020      	brlo update_joystick_is_right
00009a 3a01      	cpi tmp0, 161
00009b f428      	brsh update_joystick_is_left
                 // we only get here is both directions are neutral
00009c 940c 00a8 jmp dont_update_joystick_direction
                 
                 update_joystick_is_right:
00009e e021      	ldi tmp2, 0b00000001
00009f 940c 00a4 jmp update_joystick_direction
                 
                 update_joystick_is_left:
0000a1 e022      	ldi tmp2, 0b00000010
0000a2 940c 00a4 jmp update_joystick_direction
                 
                 update_joystick_direction:
                 // Update direction using tmp2 which is set by joystick code
0000a4 ef00      	ldi tmp0, 0b11110000
0000a5 2307      	and tmp0, direction		// mask out relevant bits
0000a6 2b02      	or tmp0, tmp2			// or in direction bits
0000a7 2f70      	mov direction, tmp0
                 
                 dont_update_joystick_direction:
                 
                 // TODO: spawn food
                 
                 // ----------------------------- Move and store snurkh -----------------------------
                 update_snurkh:
0000a8 939f      	push sav0
0000a9 92ff      	push sav1
                 // Get head position
0000aa e0b1      	ldi XH, HIGH(snurkh_body)
0000ab e0a8      	ldi XL, LOW(snurkh_body)
                 
0000ac 910c      	ld tmp0, X				// Store head position in tmp0
0000ad 2799      	clr sav0				// Clear sav0
0000ae 2b90      	or sav0, tmp0			// Load head position to sav0
                 	
0000af e017      	ldi tmp1, 0b00000111	// Mask for x
0000b0 2319      	and tmp1, sav0			// Get x value
                 
0000b1 e328      	ldi tmp2, 0b00111000	// Mask for y
0000b2 2329      	and tmp2, sav0			// Get y value
0000b3 9526      	lsr tmp2				// Right align y bits
0000b4 9526      	lsr tmp2
0000b5 9526      	lsr tmp2
                 
                 	// sav0 = headbit
                 	// tmp1 = xpos
                 	// tmp2 = ypos
                 
0000b6 ff70      	sbrs direction, 0		// Skip next if right = 1
0000b7 940c 00be jmp dont_snurkh_right
0000b9 5f1f      	subi tmp1, -1
                 
0000ba fd13      	sbrc tmp1, 3
0000bb 5018      	subi tmp1, 8
0000bc 940c 00d6 jmp snurkh_movement_done // no need to check other movement bits
                 dont_snurkh_right:
                 
0000be ff71      	sbrs direction, 1	// skip next if left = 1
0000bf 940c 00c7 jmp dont_snurkh_left
                 // if we are at 0 then set to 8 to wrap around
0000c1 1110      	cpse tmp1, zero		// skip next skip if tmp1 = 0
0000c2 1000      	cpse zero, zero		// always skip
0000c3 e018      	ldi tmp1, 8
0000c4 5011      	subi tmp1, 1
0000c5 940c 00d6 jmp snurkh_movement_done // no need to check other movement bits
                 dont_snurkh_left:
                 
0000c7 ff72      	sbrs direction, 2	// skip next if up = 1
0000c8 940c 00d0 jmp dont_snurkh_up
                 // if we are at 0 then set to 8 to wrap around
0000ca 1120      	cpse tmp2, zero
0000cb 1000      	cpse zero, zero
0000cc e028      	ldi tmp2, 8
0000cd 5021      	subi tmp2, 1
0000ce 940c 00d6 jmp snurkh_movement_done // no need to check other movement bits
                 dont_snurkh_up:
                 
0000d0 ff73      	sbrs direction, 3	// skip next if down = 1
0000d1 940c 00d6 jmp dont_snurkh_down
0000d3 5f2f      	subi tmp2, -1 // tmp2++
0000d4 fd23      	sbrc tmp2, 3 // if tmp2 = 8
0000d5 e020      	ldi tmp2, 0 // tmp2 = 0
                 dont_snurkh_down:
                 snurkh_movement_done:
                 
                 // Write snurkh head to light matrix
0000d6 2744      	clr arg0
0000d7 2b41      	or arg0, tmp1
0000d8 2755      	clr arg1
0000d9 2b52      	or arg1, tmp2
0000da 940e 01a5 	call set_bit
                 
                 // Write snurkh head to memory
0000dc 0f22      	lsl tmp2		// align y pos properly
0000dd 0f22      	lsl tmp2
0000de 0f22      	lsl tmp2
0000df 2b21      	or tmp2, tmp1	// or-together the positions
                 	
0000e0 24ff      	clr sav1
0000e1 2af2      	or sav1, tmp2	// store new head position in sav1
0000e2 932d      	st X+, tmp2		// store in memory and increment X
                 
                 // Draw fruit
0000e3 e047      	ldi arg0, 0b00000111	// Mask for x
0000e4 2144      	and arg0, fruit_pos		// Get x value
0000e5 e358      	ldi arg1, 0b00111000	// Mask for y
0000e6 2154      	and arg1, fruit_pos		// Get y value
0000e7 9556      	lsr arg1				// Right align y bits
0000e8 9556      	lsr arg1
0000e9 9556      	lsr arg1
0000ea 940e 01a5 	call set_bit			// Draw fruit
                 
                 // sav0 = old head position
                 // sav1 = new head position
                 
                 // Check for food at head pos
0000ec e30f      	ldi tmp0, 0b00111111	// Mask for position
0000ed 2104      	and tmp0, fruit_pos		// Mask out position bits from fruit (prob not needed)
0000ee e31f      	ldi tmp1, 0b00111111	// Mask for position
0000ef 211f      	and tmp1, sav1			// Mask out position bits from new head position
0000f0 1701      	cp tmp0, tmp1			// Check if head is at fruit pos
0000f1 f419      	brne update_snurkh_loop // If positions differ, don't grow
                 
                 	// Grow
0000f2 e800      	ldi tmp0, 0b10000000	// Mask for AFB
0000f3 2af0      	or sav1, tmp0			// Set ate_fruit_bit (AFB) at head
0000f4 2a40      	or fruit_pos, tmp0		// Indicate that a new fruit position needs to be generated
                 update_snurkh_loop:
0000f5 e047      	ldi arg0, 0b00000111	// Mask for x
0000f6 2349      	and arg0, sav0			// Get x value
                 
0000f7 e358      	ldi arg1, 0b00111000	// Mask for y
0000f8 2359      	and arg1, sav0			// Get y value
                 
0000f9 9556      	lsr arg1				// Right align y bits
0000fa 9556      	lsr arg1
0000fb 9556      	lsr arg1
0000fc 940e 01a5 	call set_bit			// Draw snake part
                 	
0000fe e71f      	ldi tmp1, 0b01111111	// Mask for position and EoS
0000ff 2319      	and tmp1, sav0			// Copy target position (except AFB)
000100 919c      	ld sav0, X				// Fetch current position
                 
                 	// --- Check for collision with self ---
000101 e32f      	ldi tmp2, 0b00111111
000102 212f      	and tmp2, sav1
000103 e33f      	ldi tmp3, 0b00111111
000104 2339      	and tmp3, sav0
                 	
                 	// Restart on collision
000105 ff96      	sbrs sav0, 6
000106 1323      	cpse tmp2, tmp3
000107 1000      	cpse zero, zero
000108 940c 0022 	jmp init
                 
00010a fd96      	sbrc sav0, 6			// if this isn't the tail
00010b fef7      	sbrs sav1, 7			// and we have no fruit
00010c 940c 0113 jmp update_snurkh_paste_eos // do a little skip
                 
00010e e32f      	ldi tmp2, 0b00111111	// clear register of eos and AFB flag bit
00010f 2312      	and tmp1, tmp2
000110 931d      	st X+, tmp1				// save this part
                 
000111 2711      	clr tmp1
000112 2b19      	or tmp1, sav0			// copy the new tail piece
                 
                 update_snurkh_paste_eos:
000113 e420      	ldi tmp2, 0b01000000	// paste over the EOS (end of snake) flag bit
000114 2329      	and tmp2, sav0			// using mask
000115 2b12      	or tmp1, tmp2			// and copy the result to target position
000116 931d      	st X+, tmp1				// store target position as current position
                 	
000117 ff96      sbrs sav0, 6
000118 940c 00f5 jmp update_snurkh_loop
                 	
00011a fc47      	sbrc fruit_pos, 7		// If indacation bit to generate new fruit pos is set
00011b 940e 01b4 	call randomize_fruit_pos// Generate new fruit position
                 	
00011d 90ff      	pop sav1
00011e 919f      	pop sav0
                 
                 // ----------------------------- Draw content of light matrix -----------------------------
                 draw:
00011f 2722      	clr tmp2
000120 e0b1      	ldi XH, HIGH(light_rows)
000121 e0a0      	ldi XL, LOW(light_rows)
                 	
                 // --- Iterate over first four rows ---
000122 e001      	ldi	tmp0 , 0b00000001	// first row, port C
                 render_loop1:
                 	
000123 912d      	ld tmp2, X+
                 	// set column(s) to "render"
                 	// tmp2 contains the row to render in "raw form"
                 	// tmp1 is output
                 	
                 // --- Set proper bits for columns ---
                 	// --- Set the D port ---
000124 2711      	clr	tmp1		// clear register used for output
000125 fb20      	bst	tmp2, 0		// copy bit 0
000126 f916      	bld	tmp1, 6		// paste to bit 6
000127 fb21      	bst	tmp2, 1		// copy bit 1
000128 f917      	bld	tmp1, 7		// paste to bit 7
                 	
                 	// --- Set the B port ---
000129 2f32      	mov	tmp3,  tmp2		// tmp3 = tmp2
00012a 9536      	lsr tmp3			// shift right
00012b 9536      	lsr tmp3			// shift right
                 
00012c b808      	out PORTC, zero
                 	// NOPS
00012d 0000      	nop
00012e 0000      	nop
00012f 0000      	nop
000130 0000      	nop
000131 0000      	nop
000132 0000      	nop
000133 0000      	nop
000134 0000      	nop
000135 0000      	nop
000136 0000      	nop
000137 0000      	nop
000138 0000      	nop
000139 0000      	nop
00013a 0000      	nop
                 	// LOL MOAR NOPS
00013b 0000      	nop
00013c 0000      	nop
00013d 0000      	nop
00013e 0000      	nop
00013f 0000      	nop
000140 0000      	nop
000141 0000      	nop
000142 0000      	nop
000143 0000      	nop
000144 0000      	nop
000145 0000      	nop
000146 0000      	nop
000147 0000      	nop
000148 0000      	nop
000149 0000      	nop
00014a 0000      	nop
00014b 0000      	nop
00014c 0000      	nop
00014d 0000      	nop
00014e b935      	out PORTB, tmp3
00014f b91b      	out PORTD, tmp1
000150 b908      	out PORTC, tmp0 
                 
000151 0f00      	lsl	tmp0				// shift left
000152 3100      	cpi	tmp0 , 0b00010000	// check if we have passed the first four rows
000153 f278      	brlo render_loop1		// iterate over first four rows
                 
                 	// we'll get here after the first four rows
                 	
                 	 // we are done with port C
                 // --- Iterate over last for rows ----
000154 e004      	ldi	tmp0 , 0b00000100	// fifth row, port D
                 
                 render_loop2:
                 	// set column(s) to "render"
                 	// tmp2 contains the row to render in "raw form"
                 	// tmp1 is output
                 
000155 912d      	ld tmp2, X+
                 // --- Set proper bits for columns ---
                 	// --- Set the D port ---
                 	// copy iteration reg into output reg so that we don't overwrite the row bits in it
                 	//ld tmp2, X+
000156 2f10      	mov	tmp1, tmp0 
000157 fb20      	bst	tmp2, 0		// copy bit 0
000158 f916      	bld	tmp1, 6		// paste to bit 6
000159 fb21      	bst	tmp2, 1		// copy bit 1
00015a f917      	bld	tmp1, 7		// paste to bit 7
                 	
                 	// --- Set the B port ---
00015b 2f32      	mov	tmp3,  tmp2	// tmp3 = tmp2
00015c 9536      	lsr tmp3		// shift right
00015d 9536      	lsr tmp3		// shift right
                 	
00015e b808      	out PORTC, zero
00015f b80b      	out PORTD, zero
                 
                 	//NOPS
000160 0000      	nop
000161 0000      	nop
000162 0000      	nop
000163 0000      	nop
000164 0000      	nop
000165 0000      	nop
000166 0000      	nop
000167 0000      	nop
000168 0000      	nop
000169 0000      	nop
00016a 0000      	nop
00016b 0000      	nop
00016c 0000      	nop
00016d 0000      	nop
00016e 0000      	nop
00016f 0000      	nop
000170 0000      	nop
000171 0000      	nop
000172 0000      	nop
000173 0000      	nop
000174 0000      	nop
000175 0000      	nop
000176 0000      	nop
000177 0000      	nop
000178 0000      	nop
000179 0000      	nop
00017a 0000      	nop
00017b 0000      	nop
00017c 0000      	nop
00017d 0000      	nop
00017e 0000      	nop
00017f 0000      	nop
000180 0000      	nop
                 
000181 b935      	out PORTB, tmp3
000182 b91b      	out PORTD, tmp1
                 	
000183 0f00      	lsl	tmp0 
000184 3400      	cpi	tmp0 , 0b01000000	// check if we have passed the last for rows
000185 f278      	brlo render_loop2		// iterate over last four rows
                 	// NOPS
000186 0000      	nop
000187 0000      	nop
000188 0000      	nop
000189 0000      	nop
00018a 0000      	nop
00018b 0000      	nop
00018c 0000      	nop
00018d 0000      	nop
00018e 0000      	nop
00018f 0000      	nop
000190 0000      	nop
000191 0000      	nop
000192 0000      	nop
000193 0000      	nop
000194 0000      	nop
000195 0000      	nop
000196 b80b      	out PORTD, zero
000197 fc37      	sbrc ticks, 7	// Check if we should stop draw loop
000198 940c 0058 jmp main			// Restart main loop if bit 7 of ticks is set
00019a 940c 011f jmp draw			// Draw until interrupt from timer
                 // --------------------------------------------------- End of main loop ---------------------------------------------------
                 
                 // --------------------------------------------------- Loose subroutines ---------------------------------------------------
                 // ----------------------------- Timer interrupt code -----------------------------
                 on_timer_interrupt:
00019c 930f      	push tmp0
                 	
00019d 9433      	inc ticks
00019e e109      	ldi tmp0, 25	// ticks/update
00019f 1630      	cp ticks, tmp0
0001a0 f010      	brlo on_timer_interrupt_end
                 // Set update flag
0001a1 e800      	ldi tmp0, 0b10000000
0001a2 2a30      	or ticks, tmp0
                 on_timer_interrupt_end:
0001a3 910f      	pop tmp0
0001a4 9518      reti
                 
                 // ----------------------------- Set bit specified by arguments -----------------------------
                 set_bit:	// arg0 = x, arg1 = y
                 	// Load base addr
0001a5 e0d1      	ldi YH, HIGH(light_rows)
0001a6 e0c0      	ldi YL, LOW(light_rows)
                 	// Offset with rows
                 	// Fuck overflow 4 lyfe #YOLO_SWAG
0001a7 0fc5      	add	YL,	arg1
                 	// Load byte
0001a8 8108      	ld tmp0, Y
                 
0001a9 e080      	ldi tmp4, 0		// counter
0001aa e031      	ldi tmp3, 1		// bitmask
                 
                 	// Shifts the bit until right
                 	loop_start_shifty:
0001ab 1784      	cp tmp4, arg0
0001ac f424      	brge out_of_loop
0001ad 0f33      	lsl tmp3
0001ae 9601      	adiw tmp4, 1
0001af 940c 01ab 	jmp loop_start_shifty
                 	out_of_loop:
                 	
                 	// or and store!
0001b1 2b03      	or tmp0, tmp3
0001b2 8308      	st Y, tmp0
0001b3 9508      ret
                 
                 // ----------------------------- Randomise fruit position -----------------------------
                 randomize_fruit_pos:
                 	rget_pos:
0001b4 940e 01d0 	call get_noise
                 	// do stuff with noise for x, call noise puts stuff in arg0
0001b6 0d43      	add arg0, ticks
0001b7 7047      	andi arg0, 0b00000111
0001b8 2f54      	mov arg1, arg0
                 
0001b9 940e 01d0 	call get_noise
                 	// do stuff with noise for y
0001bb 0d43      	add arg0, ticks
0001bc 7047      	andi arg0, 0b00000111
                 
                 	// check validity
                 	// if not valid try again
                 	/*clr tmp3
                 	or tmp3, arg0
                 
                 	clr tmp4
                 	or tmp4, arg1*/
                 
0001bd 0f44      	lsl arg0
0001be 0f44      	lsl arg0
0001bf 0f44      	lsl arg0
                 
0001c0 2b54      	or arg1, arg0
                 
0001c1 e0b1      	ldi XH, HIGH(snurkh_body)
0001c2 e0a8      	ldi XL, LOW(snurkh_body)
                 rand_loop:
0001c3 910d      	ld tmp0, X+
0001c4 2711      	clr tmp1
0001c5 2b10      	or tmp1, tmp0
                 
0001c6 730f      	andi tmp0, 0b00111111
                 	
0001c7 1305      	cpse tmp0, arg1 // redo randomize if position matches snake body pos
0001c8 1000      	cpse zero, zero
0001c9 940c 01b4 	jmp rget_pos
                 
0001cb ff17      	sbrs tmp1, 7 // end loop if at EOS (end of snake) bit
0001cc 940c 01c3 	jmp rand_loop
                 
                 	/*clr arg0
                 	or arg0, tmp3
                 
                 	clr arg1
                 	or arg1, tmp4
                 
                 	lsl arg1
                 	lsl arg1
                 	lsl arg1*/
                 
                 	/*or arg1, arg0*/
0001ce 2e45      	mov fruit_pos, arg1
                 	
                 	
0001cf 9508      ret
                 
                 
                 get_noise:
                 	// PASTED FROM UPDATE_JOYSTICk_X
0001d0 9100 007c 	lds tmp0, ADMUX
                 // wipe the settings of input specs
0001d2 ef10      	ldi tmp1, 0b11110000
0001d3 2301      	and tmp0, tmp1
                 // set the desired input
0001d4 e015      	ldi tmp1, 5
0001d5 2b01      	or tmp0, tmp1
0001d6 9300 007c 	sts ADMUX, tmp0
                 
                 // Start analog conversion by setting the ADSC bit to 1
0001d8 9100 007a 	lds tmp0, ADCSRA
0001da e410      	ldi tmp1, 0b01000000
0001db 2b01      	or tmp0, tmp1
0001dc 9300 007a 	sts ADCSRA, tmp0
                 // --- Read X ---
                 bring_the_noise:
0001de 9100 007a 	lds tmp0, ADCSRA
0001e0 e410      	ldi tmp1, 0b01000000
0001e1 2301      	and tmp0, tmp1
0001e2 3000      	cpi	tmp0, 0			// check if the ADSC bit is 0 (ready)
0001e3 f7d1      brne bring_the_noise
                 
0001e4 9140 0079 	lds arg0, ADCH


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
r0 :  21 r1 :   0 r2 :   0 r3 :   8 r4 :   8 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   8 
r16: 100 r17:  66 r18:  40 r19:  14 r20:  17 r21:  17 r22:   0 r23:   7 
r24:   3 r25:  16 r26:   5 r27:   5 r28:   3 r29:   2 r30:   0 r31:   0 
x  :  12 y  :   3 z  :   0 
Registers used: 19 out of 35 (54.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   3 adiw  :   1 and   :  22 
andi  :   3 asr   :   0 bclr  :   0 bld   :   4 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   0 brge  :   1 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 brlt  :   0 brmi  :   0 
brne  :   4 brpl  :   0 brsh  :   4 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   4 call  :   6 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  11 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   3 cpc   :   0 
cpi   :  11 cpse  :   8 dec   :   0 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   1 jmp   :  23 
ld    :   6 ldd   :   0 ldi   :  71 lds   :  14 lpm   :   0 lsl   :   9 
lsr   :  13 mov   :   6 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :  82 or    :  23 ori   :   0 out   :  18 pop   :   3 
push  :   3 rcall :   0 ret   :   3 reti  :   1 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   5 sbrs  :   8 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   9 std   :   0 sts   :   9 
sub   :   0 subi  :   7 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 36 out of 113 (31.9%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003ce    914      0    914   32768   2.8%
[.dseg] 0x000100 0x000150      0     80     80    2048   3.9%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
