-- megafunction wizard: %ALTDDIO_IN%
-- GENERATION: STANDARD
-- VERSION: WM1.0
-- MODULE: altddio_in 

-- ============================================================
-- File Name: DDR.tdf
-- Megafunction Name(s):
-- 			altddio_in
--
-- Simulation Library Files(s):
-- 			altera_mf
-- ============================================================
-- ************************************************************
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
--
-- 8.1 Build 163 10/28/2008 SJ Full Version
-- ************************************************************


--Copyright (C) 1991-2008 Altera Corporation
--Your use of Altera Corporation's design tools, logic functions 
--and other software and tools, and its AMPP partner logic 
--functions, and any output files from any of the foregoing 
--(including device programming or simulation files), and any 
--associated documentation or information are expressly subject 
--to the terms and conditions of the Altera Program License 
--Subscription Agreement, Altera MegaCore Function License 
--Agreement, or other applicable license agreement, including, 
--without limitation, that your use is for the sole purpose of 
--programming logic devices manufactured by Altera and sold by 
--Altera or its authorized distributors.  Please refer to the 
--applicable agreement for further details.

INCLUDE "altddio_in.inc";



SUBDESIGN DDR
(
	aclr	 : INPUT = GND;
	datain[11..0]	 : INPUT;
	inclock	 : INPUT;
	dataout_h[11..0]	 : OUTPUT;
	dataout_l[11..0]	 : OUTPUT;
)

VARIABLE

	altddio_in_component : altddio_in WITH (
			INTENDED_DEVICE_FAMILY = "Cyclone III",
			INVERT_INPUT_CLOCKS = "OFF",
			LPM_TYPE = "altddio_in",
			WIDTH = 12
			);

BEGIN

	dataout_h[11..0] = altddio_in_component.dataout_h[11..0];
	dataout_l[11..0] = altddio_in_component.dataout_l[11..0];
	altddio_in_component.datain[11..0] = datain[11..0];
	altddio_in_component.inclock = inclock;
	altddio_in_component.aclr = aclr;
END;



-- ============================================================
-- CNX file retrieval info
-- ============================================================
-- Retrieval info: PRIVATE: ARESET_MODE NUMERIC "0"
-- Retrieval info: PRIVATE: CLKEN NUMERIC "0"
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
-- Retrieval info: PRIVATE: INVERT_INPUT_CLOCKS NUMERIC "0"
-- Retrieval info: PRIVATE: POWER_UP_HIGH NUMERIC "0"
-- Retrieval info: PRIVATE: SRESET_MODE NUMERIC "2"
-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
-- Retrieval info: PRIVATE: WIDTH NUMERIC "12"
-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
-- Retrieval info: CONSTANT: INVERT_INPUT_CLOCKS STRING "OFF"
-- Retrieval info: CONSTANT: LPM_TYPE STRING "altddio_in"
-- Retrieval info: CONSTANT: WIDTH NUMERIC "12"
-- Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT GND aclr
-- Retrieval info: USED_PORT: datain 0 0 12 0 INPUT NODEFVAL datain[11..0]
-- Retrieval info: USED_PORT: dataout_h 0 0 12 0 OUTPUT NODEFVAL dataout_h[11..0]
-- Retrieval info: USED_PORT: dataout_l 0 0 12 0 OUTPUT NODEFVAL dataout_l[11..0]
-- Retrieval info: USED_PORT: inclock 0 0 0 0 INPUT_CLK_EXT NODEFVAL inclock
-- Retrieval info: CONNECT: @datain 0 0 12 0 datain 0 0 12 0
-- Retrieval info: CONNECT: dataout_h 0 0 12 0 @dataout_h 0 0 12 0
-- Retrieval info: CONNECT: dataout_l 0 0 12 0 @dataout_l 0 0 12 0
-- Retrieval info: CONNECT: @inclock 0 0 0 0 inclock 0 0 0 0
-- Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0
-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
-- Retrieval info: GEN_FILE: TYPE_NORMAL DDR.tdf TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL DDR.inc TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL DDR.cmp TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL DDR.bsf FALSE
-- Retrieval info: GEN_FILE: TYPE_NORMAL DDR_inst.tdf FALSE
-- Retrieval info: GEN_FILE: TYPE_NORMAL DDR.ppf TRUE
-- Retrieval info: LIB_FILE: altera_mf
