{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725291111445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725291111446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  2 10:31:51 2024 " "Processing started: Mon Sep  2 10:31:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725291111446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291111446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ili9163 -c ili9163_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ili9163 -c ili9163_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291111446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725291112116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725291112117 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ili9163_top.v(48) " "Verilog HDL information at ili9163_top.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725291129970 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ili9163_top.v 1 1 " "Using design file ili9163_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ili9163_top " "Found entity 1: ili9163_top" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725291129971 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725291129971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ili9163_top " "Elaborating entity \"ili9163_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725291129972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ili9163_top.v(58) " "Verilog HDL assignment warning at ili9163_top.v(58): truncated value with size 32 to match size of target (14)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725291129983 "|ili9163_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AMARILLO ili9163_top.v(48) " "Verilog HDL Always Construct warning at ili9163_top.v(48): inferring latch(es) for variable \"AMARILLO\", which holds its previous value in one or more paths through the always construct" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725291129983 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[0\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[0\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129984 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[1\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[1\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129984 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[2\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[2\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129984 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[3\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[3\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129984 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[4\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[4\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129984 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[5\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[5\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129984 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[6\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[6\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129984 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[7\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[7\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129984 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[8\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[8\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129984 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[9\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[9\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129984 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[10\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[10\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129984 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[11\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[11\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129984 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[12\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[12\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129985 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[13\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[13\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129985 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[14\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[14\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129985 "|ili9163_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMARILLO\[15\] ili9163_top.v(55) " "Inferred latch for \"AMARILLO\[15\]\" at ili9163_top.v(55)" {  } { { "ili9163_top.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291129985 "|ili9163_top"}
{ "Warning" "WSGN_SEARCH_FILE" "freq_divider.v 1 1 " "Using design file freq_divider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "freq_divider.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725291130010 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725291130010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:freq_divider20MHz " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:freq_divider20MHz\"" {  } { { "ili9163_top.v" "freq_divider20MHz" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725291130011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 freq_divider.v(23) " "Verilog HDL assignment warning at freq_divider.v(23): truncated value with size 32 to match size of target (1)" {  } { { "freq_divider.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/freq_divider.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725291130013 "|ili9163_top|freq_divider:freq_divider12MHz"}
{ "Warning" "WSGN_SEARCH_FILE" "ili9163_controller.v 1 1 " "Using design file ili9163_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ili9163_controller " "Found entity 1: ili9163_controller" {  } { { "ili9163_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725291130039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725291130039 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle ili9163_controller.v(55) " "Verilog HDL Implicit Net warning at ili9163_controller.v(55): created implicit net for \"idle\"" {  } { { "ili9163_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_controller.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725291130039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili9163_controller ili9163_controller:ili9163 " "Elaborating entity \"ili9163_controller\" for hierarchy \"ili9163_controller:ili9163\"" {  } { { "ili9163_top.v" "ili9163" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725291130043 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 ili9163_controller.v(241) " "Verilog HDL assignment warning at ili9163_controller.v(241): truncated value with size 32 to match size of target (22)" {  } { { "ili9163_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725291130053 "|ili9163_top|ili9163_controller:ili9163"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ili9163_controller.v(296) " "Verilog HDL assignment warning at ili9163_controller.v(296): truncated value with size 32 to match size of target (7)" {  } { { "ili9163_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_controller.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725291130054 "|ili9163_top|ili9163_controller:ili9163"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.data_a 0 ili9163_controller.v(25) " "Net \"INIT_SEQ.data_a\" at ili9163_controller.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ili9163_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_controller.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725291130059 "|ili9163_top|ili9163_controller:ili9163"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.waddr_a 0 ili9163_controller.v(25) " "Net \"INIT_SEQ.waddr_a\" at ili9163_controller.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ili9163_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_controller.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725291130059 "|ili9163_top|ili9163_controller:ili9163"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.we_a 0 ili9163_controller.v(25) " "Net \"INIT_SEQ.we_a\" at ili9163_controller.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ili9163_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_controller.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725291130059 "|ili9163_top|ili9163_controller:ili9163"}
{ "Warning" "WSGN_SEARCH_FILE" "spi_master.v 1 1 " "Using design file spi_master.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725291130118 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725291130118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master ili9163_controller:ili9163\|spi_master:spi " "Elaborating entity \"spi_master\" for hierarchy \"ili9163_controller:ili9163\|spi_master:spi\"" {  } { { "ili9163_controller.v" "spi" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_controller.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725291130120 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 84 C:/Users/usuario/Documents/Prueba_Pantalla_2/db/ili9163_top.ram0_ili9163_controller_1316e1cd.hdl.mif " "Memory depth (128) in the design file differs from memory depth (84) in the Memory Initialization File \"C:/Users/usuario/Documents/Prueba_Pantalla_2/db/ili9163_top.ram0_ili9163_controller_1316e1cd.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1725291130657 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/usuario/Documents/Prueba_Pantalla_2/db/ili9163_top.ram0_ili9163_controller_1316e1cd.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/usuario/Documents/Prueba_Pantalla_2/db/ili9163_top.ram0_ili9163_controller_1316e1cd.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1725291130658 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/spi_master.v" 15 -1 0 } } { "spi_master.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/spi_master.v" 8 -1 0 } } { "spi_master.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/spi_master.v" 11 -1 0 } } { "ili9163_controller.v" "" { Text "C:/Users/usuario/Documents/Prueba_Pantalla_2/ili9163_controller.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725291131233 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725291131233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725291131548 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725291133317 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/usuario/Documents/Prueba_Pantalla_2/output_files/ili9163_top.map.smsg " "Generated suppressed messages file C:/Users/usuario/Documents/Prueba_Pantalla_2/output_files/ili9163_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291133367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725291133532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725291133532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725291133616 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725291133616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "288 " "Implemented 288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725291133616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725291133616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725291133636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  2 10:32:13 2024 " "Processing ended: Mon Sep  2 10:32:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725291133636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725291133636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725291133636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725291133636 ""}
