@W: CG730 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":5:7:5:16|Top-level module blinkTests has no ports
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v":84:1:84:2|Latch generated from always block for signal DIN[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Duncan\git\ForthCPU\devBoard\source\devBoard.v":84:1:84:2|Latch generated from always block for signal DIN_GPIO[7:0]; possible missing assignment in an if or case statement.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.
@W: CL208 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.
@W: CG294 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":55:0:55:5|always block should contain at least one event control
@W: CG532 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":59:0:59:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG204 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":59:0:59:6|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":15:5:15:12|Object PIN_INT0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":16:5:16:12|Object PIN_INT1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":17:5:17:12|Object PIN_INT2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":18:5:18:12|Object PIN_INT3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":19:5:19:12|Object PIN_INT4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":20:5:20:12|Object PIN_INT5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":21:5:21:12|Object PIN_INT6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":27:5:27:11|Object PIN_RXD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":30:11:30:19|Object PIN_DIPSW is declared but not assigned. Either assign a value or remove the declaration.
@W: FX105 :"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":56:19:56:29|Found combinational loop at PIN_CLK_X1
@W: CL177 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":256:0:256:5|Sharing sequential element REGB_EN and merging REGA_EN. Add a syn_preserve attribute to the element to prevent sharing.

