# Reading D:/Install/Quartus_13/modelsim_ase/tcl/vsim/pref.tcl 
# do Controller_ASK2_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying D:\Install\Quartus_13\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Install\Quartus_13\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {Controller_ASK2_7_1200mv_100c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller_ASK2
# 
# Top level modules:
# 	Controller_ASK2
# 
# vlog -vlog01compat -work work +incdir+D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/AD7687/simulation/modelsim {D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/AD7687/simulation/modelsim/AD7687.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AD7687_vlg_tst
# 
# Top level modules:
# 	AD7687_vlg_tst
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneiii_ver -L gate_work -L work -voptargs="+acc"  AD7687_vlg_test
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneiii_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps AD7687_vlg_test 
# ** Error: (vsim-3170) Could not find 'D:/work/RADIONIX/KOORDINATOR/ALTERA_13/Controller_ASK2/simulation/modelsim/gate_work.AD7687_vlg_test'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./Controller_ASK2_run_msim_gate_verilog.do PAUSED at line 12
