 Timing Path to M64/c_reg[62]/D 
  
 Path Start Point : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[62] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 58.699   67.9393  126.638           67      32.1209  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0110 0.0110 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0540 0.1790 46.834   30.3889  77.223            32      32.1209  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.1010 0.0360 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[18]/Q        DFF_X1        Fall  0.2070 0.1060 0.0080 0.42588  3.25089  3.67677           1       26.2612                | 
|    inRegA/Q[18]                            Fall  0.2070 0.0000                                                                           | 
|    M64/a[18]                               Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/a[18]                           Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/i_2398/A          INV_X2        Fall  0.2070 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2398/ZN         INV_X2        Rise  0.3020 0.0950 0.0850 43.7912  27.9812  71.7724           18      26.2612                | 
|    M64/i_1/sgo__L1_c198/A    CLKBUF_X1     Rise  0.3100 0.0080 0.0850          0.77983                                                   | 
|    M64/i_1/sgo__L1_c198/Z    CLKBUF_X1     Rise  0.3910 0.0810 0.0350 3.79833  9.90807  13.7064           6       67.8013                | 
|    M64/i_1/i_1582/A2         NOR2_X1       Rise  0.3910 0.0000 0.0350          1.65135                                                   | 
|    M64/i_1/i_1582/ZN         NOR2_X1       Fall  0.4110 0.0200 0.0140 0.511186 3.74571  4.25689           1       67.8013                | 
|    M64/i_1/i_384/A           FA_X1         Fall  0.4110 0.0000 0.0140          3.6056                                                    | 
|    M64/i_1/i_384/CO          FA_X1         Fall  0.4910 0.0800 0.0160 0.444132 3.47198  3.91612           1       66.3281                | 
|    M64/i_1/i_417/B           FA_X1         Fall  0.4910 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_417/CO          FA_X1         Fall  0.5760 0.0850 0.0170 0.80716  3.47198  4.27914           1       66.3281                | 
|    M64/i_1/i_449/B           FA_X1         Fall  0.5760 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_449/S           FA_X1         Rise  0.7060 0.1300 0.0180 1.60022  3.47198  5.0722            1       66.3281                | 
|    M64/i_1/i_456/B           FA_X1         Rise  0.7060 0.0000 0.0180          3.47199                                                   | 
|    M64/i_1/i_456/S           FA_X1         Fall  0.8380 0.1320 0.0380 20.9895  3.47198  24.4615           1       51.2054                | 
|    M64/i_1/i_460/B           FA_X1         Fall  0.8440 0.0060 0.0390          3.39955                                                   | 
|    M64/i_1/i_460/CO          FA_X1         Fall  0.9760 0.1320 0.0400 22.6573  2.76208  25.4194           1       47.8237                | 
|    M64/i_1/i_491/CI          FA_X1         Fall  0.9830 0.0070 0.0410          2.66475                                                   | 
|    M64/i_1/i_491/S           FA_X1         Rise  1.1610 0.1780 0.0610 21.0262  3.74571  24.772            1       51.2054                | 
|    M64/i_1/i_493/A           FA_X1         Rise  1.1670 0.0060 0.0610          3.74571                                                   | 
|    M64/i_1/i_493/S           FA_X1         Fall  1.2990 0.1320 0.0300 12.9943  3.44779  16.4421           1       62.8906                | 
|    M64/i_1/i_494/B           HA_X1         Fall  1.3020 0.0030 0.0300          3.34175                                                   | 
|    M64/i_1/i_494/S           HA_X1         Fall  1.3730 0.0710 0.0170 0.50193  5.04715  5.54908           2       54.6875                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Fall  1.3730 0.0000 0.0170          3.17833                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Rise  1.4110 0.0380 0.0220 1.19214  4.86836  6.06051           2       54.6875                | 
|    M64/i_1/i_2305/A          INV_X2        Rise  1.4110 0.0000 0.0220          3.25089                                                   | 
|    M64/i_1/i_2305/ZN         INV_X2        Fall  1.4220 0.0110 0.0080 0.473031 4.64852  5.12155           2       54.6875                | 
|    M64/i_1/i_2300/A1         NAND3_X2      Fall  1.4220 0.0000 0.0080          2.92717                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X2      Rise  1.4390 0.0170 0.0130 1.46378  2.5234   3.98718           2       54.096                 | 
|    M64/i_1/i_2298/A1         OR2_X1        Rise  1.4390 0.0000 0.0130          0.946814                                                  | 
|    M64/i_1/i_2298/ZN         OR2_X1        Rise  1.4650 0.0260 0.0090 0.473031 1.89363  2.36666           2       54.096                 | 
|    M64/i_1/i_2288/A1         OR2_X1        Rise  1.4650 0.0000 0.0090          0.946814                                                  | 
|    M64/i_1/i_2288/ZN         OR2_X1        Rise  1.4940 0.0290 0.0130 0.906193 3.34966  4.25586           2       54.096                 | 
|    M64/i_1/i_2287/A2         OR2_X2        Rise  1.4940 0.0000 0.0130          1.69429                                                   | 
|    M64/i_1/i_2287/ZN         OR2_X2        Rise  1.5200 0.0260 0.0090 0.557698 3.33325  3.89094           2       54.5536                | 
|    M64/i_1/sgo__sro_c220/C1  OAI221_X1     Rise  1.5200 0.0000 0.0090          1.56968                                                   | 
|    M64/i_1/sgo__sro_c220/ZN  OAI221_X1     Fall  1.5430 0.0230 0.0320 0.42588  1.66384  2.08972           1       54.5536                | 
|    M64/i_1/i_2251/A2         NOR3_X1       Fall  1.5430 0.0000 0.0320          1.4768                                                    | 
|    M64/i_1/i_2251/ZN         NOR3_X1       Rise  1.6130 0.0700 0.0420 0.42588  3.40189  3.82777           1       54.5536                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X4        Rise  1.6130 0.0000 0.0420          3.40189                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X4        Rise  1.6600 0.0470 0.0240 27.8731  9.25581  37.1289           4       54.5536                | 
|    M64/i_1/i_2215/A3         NOR3_X1       Rise  1.6620 0.0020 0.0240          1.6163                                                    | 
|    M64/i_1/i_2215/ZN         NOR3_X1       Fall  1.6850 0.0230 0.0180 0.42588  6.10536  6.53124           1       54.6875                | 
|    M64/i_1/i_2186/A3         NOR3_X4       Fall  1.6850 0.0000 0.0180          5.83306                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Rise  1.7430 0.0580 0.0350 0.876658 7.32194  8.1986            3       54.6875                | 
|    M64/i_1/i_2180/A3         NOR3_X2       Rise  1.7430 0.0000 0.0350          3.44279                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X2       Fall  1.7600 0.0170 0.0120 0.42588  3.29331  3.71919           1       54.6875                | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Fall  1.7600 0.0000 0.0120          2.69887                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Rise  1.7940 0.0340 0.0240 1.45127  5.49545  6.94672           3       54.6875                | 
|    M64/i_1/i_2166/A3         NOR3_X1       Rise  1.7940 0.0000 0.0240          1.6163                                                    | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Fall  1.8170 0.0230 0.0130 0.492543 6.02656  6.51911           1       54.096                 | 
|    M64/i_1/i_2158/A4         NOR4_X4       Fall  1.8170 0.0000 0.0130          5.80025                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X4       Rise  1.9000 0.0830 0.0430 1.0723   5.49545  6.56775           3       54.096                 | 
|    M64/i_1/i_2151/A3         NOR3_X1       Rise  1.9000 0.0000 0.0430          1.6163                                                    | 
|    M64/i_1/i_2151/ZN         NOR3_X1       Fall  1.9180 0.0180 0.0140 0.42588  1.63691  2.06279           1       61.8304                | 
|    M64/i_1/i_2142/A4         OR4_X2        Fall  1.9180 0.0000 0.0140          1.58724                                                   | 
|    M64/i_1/i_2142/ZN         OR4_X2        Fall  2.0340 0.1160 0.0190 1.21561  5.56529  6.7809            2       61.8304                | 
|    M64/i_1/i_2141/B2         OAI22_X2      Fall  2.0340 0.0000 0.0190          3.20412                                                   | 
|    M64/i_1/i_2141/ZN         OAI22_X2      Rise  2.0850 0.0510 0.0340 1.10881  3.90961  5.01842           2       60.997                 | 
|    M64/i_1/i_2138/A          XNOR2_X1      Rise  2.0850 0.0000 0.0340          2.23275                                                   | 
|    M64/i_1/i_2138/ZN         XNOR2_X1      Rise  2.1300 0.0450 0.0180 0.497465 1.12828  1.62574           1       60.997                 | 
|    M64/i_1/p_0[62]                         Rise  2.1300 0.0000                                                                           | 
|    M64/c_reg[62]/D           DFFR_X1       Rise  2.1300 0.0000 0.0180          1.12828                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[62]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.2480 58.699   61.3673  120.066           67      32.1209  c    K        | 
|    M64/clk                  Rise  0.0000 0.0000                                                                           | 
|    M64/c_reg[62]/CK DFFR_X1 Rise  0.1350 0.1350 0.2480          0.976605                                    OL            | 
-----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1350 2.1350 | 
| library setup check                       | -0.0500 2.0850 | 
| data required time                        |  2.0850        | 
|                                           |                | 
| data required time                        |  2.0850        | 
| data arrival time                         | -2.1300        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0450        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[59]/D 
  
 Path Start Point : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[59] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 58.699   67.9393  126.638           67      32.1209  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0110 0.0110 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0540 0.1790 46.834   30.3889  77.223            32      32.1209  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.1010 0.0360 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[18]/Q        DFF_X1        Fall  0.2070 0.1060 0.0080 0.42588  3.25089  3.67677           1       26.2612                | 
|    inRegA/Q[18]                            Fall  0.2070 0.0000                                                                           | 
|    M64/a[18]                               Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/a[18]                           Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/i_2398/A          INV_X2        Fall  0.2070 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2398/ZN         INV_X2        Rise  0.3020 0.0950 0.0850 43.7912  27.9812  71.7724           18      26.2612                | 
|    M64/i_1/sgo__L1_c198/A    CLKBUF_X1     Rise  0.3100 0.0080 0.0850          0.77983                                                   | 
|    M64/i_1/sgo__L1_c198/Z    CLKBUF_X1     Rise  0.3910 0.0810 0.0350 3.79833  9.90807  13.7064           6       67.8013                | 
|    M64/i_1/i_1582/A2         NOR2_X1       Rise  0.3910 0.0000 0.0350          1.65135                                                   | 
|    M64/i_1/i_1582/ZN         NOR2_X1       Fall  0.4110 0.0200 0.0140 0.511186 3.74571  4.25689           1       67.8013                | 
|    M64/i_1/i_384/A           FA_X1         Fall  0.4110 0.0000 0.0140          3.6056                                                    | 
|    M64/i_1/i_384/CO          FA_X1         Fall  0.4910 0.0800 0.0160 0.444132 3.47198  3.91612           1       66.3281                | 
|    M64/i_1/i_417/B           FA_X1         Fall  0.4910 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_417/CO          FA_X1         Fall  0.5760 0.0850 0.0170 0.80716  3.47198  4.27914           1       66.3281                | 
|    M64/i_1/i_449/B           FA_X1         Fall  0.5760 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_449/S           FA_X1         Fall  0.6810 0.1050 0.0190 1.60022  3.47198  5.0722            1       66.3281                | 
|    M64/i_1/i_456/B           FA_X1         Fall  0.6810 0.0000 0.0190          3.39955                                                   | 
|    M64/i_1/i_456/S           FA_X1         Rise  0.8570 0.1760 0.0600 20.9895  3.47198  24.4615           1       51.2054                | 
|    M64/i_1/i_460/B           FA_X1         Rise  0.8640 0.0070 0.0600          3.47199                                                   | 
|    M64/i_1/i_460/CO          FA_X1         Rise  0.9830 0.1190 0.0630 22.6573  2.76208  25.4194           1       47.8237                | 
|    M64/i_1/i_491/CI          FA_X1         Rise  0.9900 0.0070 0.0630          2.76208                                                   | 
|    M64/i_1/i_491/S           FA_X1         Fall  1.1340 0.1440 0.0380 21.0262  3.74571  24.772            1       51.2054                | 
|    M64/i_1/i_493/A           FA_X1         Fall  1.1400 0.0060 0.0390          3.6056                                                    | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.2980 0.1580 0.0430 12.9943  3.44779  16.4421           1       62.8906                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3010 0.0030 0.0430          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.3740 0.0730 0.0400 0.50193  5.04715  5.54908           2       54.6875                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.3740 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.3920 0.0180 0.0130 1.19214  4.86836  6.06051           2       54.6875                | 
|    M64/i_1/i_2305/A          INV_X2        Fall  1.3920 0.0000 0.0130          2.94332                                                   | 
|    M64/i_1/i_2305/ZN         INV_X2        Rise  1.4090 0.0170 0.0100 0.473031 4.64852  5.12155           2       54.6875                | 
|    M64/i_1/i_2300/A1         NAND3_X2      Rise  1.4090 0.0000 0.0100          2.9778                                                    | 
|    M64/i_1/i_2300/ZN         NAND3_X2      Fall  1.4280 0.0190 0.0120 1.46378  2.5234   3.98718           2       54.096                 | 
|    M64/i_1/i_2298/A1         OR2_X1        Fall  1.4280 0.0000 0.0120          0.792385                                                  | 
|    M64/i_1/i_2298/ZN         OR2_X1        Fall  1.4760 0.0480 0.0100 0.473031 1.89363  2.36666           2       54.096                 | 
|    M64/i_1/i_2288/A1         OR2_X1        Fall  1.4760 0.0000 0.0100          0.792385                                                  | 
|    M64/i_1/i_2288/ZN         OR2_X1        Fall  1.5270 0.0510 0.0120 0.906193 3.34966  4.25586           2       54.096                 | 
|    M64/i_1/i_2287/A2         OR2_X2        Fall  1.5270 0.0000 0.0120          1.59381                                                   | 
|    M64/i_1/i_2287/ZN         OR2_X2        Fall  1.5760 0.0490 0.0090 0.557698 3.33325  3.89094           2       54.5536                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.5760 0.0000 0.0090          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.6130 0.0370 0.0300 0.498379 1.6163   2.11468           1       54.5536                | 
|    M64/i_1/i_2251/A3         NOR3_X1       Rise  1.6130 0.0000 0.0300          1.6163                                                    | 
|    M64/i_1/i_2251/ZN         NOR3_X1       Fall  1.6330 0.0200 0.0150 0.42588  3.40189  3.82777           1       54.5536                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X4        Fall  1.6330 0.0000 0.0150          3.0037                                                    | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X4        Fall  1.6720 0.0390 0.0130 27.8731  9.25581  37.1289           4       54.5536                | 
|    M64/i_1/i_2215/A3         NOR3_X1       Fall  1.6740 0.0020 0.0130          1.55272                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X1       Rise  1.7630 0.0890 0.0610 0.42588  6.10536  6.53124           1       54.6875                | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.7630 0.0000 0.0610          6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.7820 0.0190 0.0260 0.876658 7.32194  8.1986            3       54.6875                | 
|    M64/i_1/i_2180/A3         NOR3_X2       Fall  1.7820 0.0000 0.0260          3.31987                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X2       Rise  1.8390 0.0570 0.0290 0.42588  3.29331  3.71919           1       54.6875                | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.8390 0.0000 0.0290          3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.8540 0.0150 0.0100 1.45127  5.49545  6.94672           3       54.6875                | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.8540 0.0000 0.0100          1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  1.9420 0.0880 0.0610 0.492543 6.02656  6.51911           1       54.096                 | 
|    M64/i_1/i_2158/A4         NOR4_X4       Rise  1.9420 0.0000 0.0610          6.02656                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X4       Fall  1.9620 0.0200 0.0180 1.0723   5.49545  6.56775           3       54.096                 | 
|    M64/i_1/i_2133/B1         AOI21_X1      Fall  1.9620 0.0000 0.0180          1.44682                                                   | 
|    M64/i_1/i_2133/ZN         AOI21_X1      Rise  2.0150 0.0530 0.0430 0.759381 5.5188   6.27818           3       61.8304                | 
|    M64/i_1/i_2127/B2         OAI22_X1      Rise  2.0150 0.0000 0.0430          1.61561                                                   | 
|    M64/i_1/i_2127/ZN         OAI22_X1      Fall  2.0480 0.0330 0.0150 0.498379 2.57361  3.07199           1       61.8304                | 
|    M64/i_1/i_2126/B          XNOR2_X1      Fall  2.0480 0.0000 0.0150          2.36817                                                   | 
|    M64/i_1/i_2126/ZN         XNOR2_X1      Rise  2.0820 0.0340 0.0180 0.500209 1.12828  1.62849           1       65.9524                | 
|    M64/i_1/p_0[59]                         Rise  2.0820 0.0000                                                                           | 
|    M64/c_reg[59]/D           DFFR_X1       Rise  2.0820 0.0000 0.0180          1.12828                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[59]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.2480 58.699   61.3673  120.066           67      32.1209  c    K        | 
|    M64/clk                  Rise  0.0000 0.0000                                                                           | 
|    M64/c_reg[59]/CK DFFR_X1 Rise  0.1010 0.1010 0.2480          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1010 2.1010 | 
| library setup check                       | -0.0500 2.0510 | 
| data required time                        |  2.0510        | 
|                                           |                | 
| data required time                        |  2.0510        | 
| data arrival time                         | -2.0820        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0310        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[47]/D 
  
 Path Start Point : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[47] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 58.699   67.9393  126.638           67      32.1209  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0110 0.0110 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0540 0.1790 46.834   30.3889  77.223            32      32.1209  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.1010 0.0360 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[18]/Q        DFF_X1        Fall  0.2070 0.1060 0.0080 0.42588  3.25089  3.67677           1       26.2612                | 
|    inRegA/Q[18]                            Fall  0.2070 0.0000                                                                           | 
|    M64/a[18]                               Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/a[18]                           Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/i_2398/A          INV_X2        Fall  0.2070 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2398/ZN         INV_X2        Rise  0.3020 0.0950 0.0850 43.7912  27.9812  71.7724           18      26.2612                | 
|    M64/i_1/sgo__L1_c198/A    CLKBUF_X1     Rise  0.3100 0.0080 0.0850          0.77983                                                   | 
|    M64/i_1/sgo__L1_c198/Z    CLKBUF_X1     Rise  0.3910 0.0810 0.0350 3.79833  9.90807  13.7064           6       67.8013                | 
|    M64/i_1/i_1582/A2         NOR2_X1       Rise  0.3910 0.0000 0.0350          1.65135                                                   | 
|    M64/i_1/i_1582/ZN         NOR2_X1       Fall  0.4110 0.0200 0.0140 0.511186 3.74571  4.25689           1       67.8013                | 
|    M64/i_1/i_384/A           FA_X1         Fall  0.4110 0.0000 0.0140          3.6056                                                    | 
|    M64/i_1/i_384/CO          FA_X1         Fall  0.4910 0.0800 0.0160 0.444132 3.47198  3.91612           1       66.3281                | 
|    M64/i_1/i_417/B           FA_X1         Fall  0.4910 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_417/CO          FA_X1         Fall  0.5760 0.0850 0.0170 0.80716  3.47198  4.27914           1       66.3281                | 
|    M64/i_1/i_449/B           FA_X1         Fall  0.5760 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_449/S           FA_X1         Rise  0.7060 0.1300 0.0180 1.60022  3.47198  5.0722            1       66.3281                | 
|    M64/i_1/i_456/B           FA_X1         Rise  0.7060 0.0000 0.0180          3.47199                                                   | 
|    M64/i_1/i_456/S           FA_X1         Fall  0.8380 0.1320 0.0380 20.9895  3.47198  24.4615           1       51.2054                | 
|    M64/i_1/i_460/B           FA_X1         Fall  0.8440 0.0060 0.0390          3.39955                                                   | 
|    M64/i_1/i_460/CO          FA_X1         Fall  0.9760 0.1320 0.0400 22.6573  2.76208  25.4194           1       47.8237                | 
|    M64/i_1/i_491/CI          FA_X1         Fall  0.9830 0.0070 0.0410          2.66475                                                   | 
|    M64/i_1/i_491/S           FA_X1         Rise  1.1610 0.1780 0.0610 21.0262  3.74571  24.772            1       51.2054                | 
|    M64/i_1/i_493/A           FA_X1         Rise  1.1670 0.0060 0.0610          3.74571                                                   | 
|    M64/i_1/i_493/S           FA_X1         Fall  1.2990 0.1320 0.0300 12.9943  3.44779  16.4421           1       62.8906                | 
|    M64/i_1/i_494/B           HA_X1         Fall  1.3020 0.0030 0.0300          3.34175                                                   | 
|    M64/i_1/i_494/S           HA_X1         Fall  1.3730 0.0710 0.0170 0.50193  5.04715  5.54908           2       54.6875                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Fall  1.3730 0.0000 0.0170          3.17833                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Rise  1.4110 0.0380 0.0220 1.19214  4.86836  6.06051           2       54.6875                | 
|    M64/i_1/i_2305/A          INV_X2        Rise  1.4110 0.0000 0.0220          3.25089                                                   | 
|    M64/i_1/i_2305/ZN         INV_X2        Fall  1.4220 0.0110 0.0080 0.473031 4.64852  5.12155           2       54.6875                | 
|    M64/i_1/i_2300/A1         NAND3_X2      Fall  1.4220 0.0000 0.0080          2.92717                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X2      Rise  1.4390 0.0170 0.0130 1.46378  2.5234   3.98718           2       54.096                 | 
|    M64/i_1/i_2298/A1         OR2_X1        Rise  1.4390 0.0000 0.0130          0.946814                                                  | 
|    M64/i_1/i_2298/ZN         OR2_X1        Rise  1.4650 0.0260 0.0090 0.473031 1.89363  2.36666           2       54.096                 | 
|    M64/i_1/i_2288/A1         OR2_X1        Rise  1.4650 0.0000 0.0090          0.946814                                                  | 
|    M64/i_1/i_2288/ZN         OR2_X1        Rise  1.4940 0.0290 0.0130 0.906193 3.34966  4.25586           2       54.096                 | 
|    M64/i_1/i_2287/A2         OR2_X2        Rise  1.4940 0.0000 0.0130          1.69429                                                   | 
|    M64/i_1/i_2287/ZN         OR2_X2        Rise  1.5200 0.0260 0.0090 0.557698 3.33325  3.89094           2       54.5536                | 
|    M64/i_1/sgo__sro_c220/C1  OAI221_X1     Rise  1.5200 0.0000 0.0090          1.56968                                                   | 
|    M64/i_1/sgo__sro_c220/ZN  OAI221_X1     Fall  1.5430 0.0230 0.0320 0.42588  1.66384  2.08972           1       54.5536                | 
|    M64/i_1/i_2251/A2         NOR3_X1       Fall  1.5430 0.0000 0.0320          1.4768                                                    | 
|    M64/i_1/i_2251/ZN         NOR3_X1       Rise  1.6130 0.0700 0.0420 0.42588  3.40189  3.82777           1       54.5536                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X4        Rise  1.6130 0.0000 0.0420          3.40189                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X4        Rise  1.6600 0.0470 0.0240 27.8731  9.25581  37.1289           4       54.5536                | 
|    M64/i_1/i_2098/B1         OAI21_X1      Rise  1.6700 0.0100 0.0260          1.66205                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Fall  1.6890 0.0190 0.0180 0.42588  1.70023  2.12611           1       51.2054                | 
|    M64/i_1/i_2097/A          INV_X1        Fall  1.6890 0.0000 0.0180          1.54936                                                   | 
|    M64/i_1/i_2097/ZN         INV_X1        Rise  1.8000 0.1110 0.0950 35.0821  5.48089  40.563            3       51.2054                | 
|    M64/i_1/i_2096/B2         OAI21_X1      Rise  1.8190 0.0190 0.0970          1.57189                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Fall  1.8480 0.0290 0.0260 0.42588  1.70023  2.12611           1       62.4665                | 
|    M64/i_1/i_2095/A          INV_X1        Fall  1.8480 0.0000 0.0260          1.54936                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Rise  1.8810 0.0330 0.0190 1.12409  5.48089  6.60498           3       62.4665                | 
|    M64/i_1/i_2094/B2         OAI21_X1      Rise  1.8810 0.0000 0.0190          1.57189                                                   | 
|    M64/i_1/i_2094/ZN         OAI21_X1      Fall  1.9080 0.0270 0.0220 1.44097  3.84836  5.28933           2       57.0424                | 
|    M64/i_1/i_2092/B2         OAI22_X1      Fall  1.9080 0.0000 0.0220          1.55047                                                   | 
|    M64/i_1/i_2092/ZN         OAI22_X1      Rise  1.9670 0.0590 0.0400 0.531746 3.35061  3.88235           2       38.9286                | 
|    M64/i_1/i_2091/A          INV_X1        Rise  1.9670 0.0000 0.0400          1.70023                                                   | 
|    M64/i_1/i_2091/ZN         INV_X1        Fall  1.9860 0.0190 0.0140 1.3085   3.84775  5.15625           2       38.9286                | 
|    M64/i_1/i_2085/B2         OAI22_X1      Fall  1.9860 0.0000 0.0140          1.55047                                                   | 
|    M64/i_1/i_2085/ZN         OAI22_X1      Rise  2.0370 0.0510 0.0360 0.42588  2.57361  2.99949           1       38.9286                | 
|    M64/i_1/i_2084/B          XNOR2_X1      Rise  2.0370 0.0000 0.0360          2.57361                                                   | 
|    M64/i_1/i_2084/ZN         XNOR2_X1      Rise  2.0810 0.0440 0.0180 0.42588  1.12828  1.55416           1       38.9286                | 
|    M64/i_1/p_0[47]                         Rise  2.0810 0.0000                                                                           | 
|    M64/c_reg[47]/D           DFFR_X1       Rise  2.0810 0.0000 0.0180          1.12828                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[47]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.2480 58.699   61.3673  120.066           67      32.1209  c    K        | 
|    M64/clk                  Rise  0.0000 0.0000                                                                           | 
|    M64/c_reg[47]/CK DFFR_X1 Rise  0.1010 0.1010 0.2480          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1010 2.1010 | 
| library setup check                       | -0.0500 2.0510 | 
| data required time                        |  2.0510        | 
|                                           |                | 
| data required time                        |  2.0510        | 
| data arrival time                         | -2.0810        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0300        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[63]/D 
  
 Path Start Point : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[63] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 58.699   67.9393  126.638           67      32.1209  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0110 0.0110 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0540 0.1790 46.834   30.3889  77.223            32      32.1209  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.1010 0.0360 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[18]/Q        DFF_X1        Fall  0.2070 0.1060 0.0080 0.42588  3.25089  3.67677           1       26.2612                | 
|    inRegA/Q[18]                            Fall  0.2070 0.0000                                                                           | 
|    M64/a[18]                               Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/a[18]                           Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/i_2398/A          INV_X2        Fall  0.2070 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2398/ZN         INV_X2        Rise  0.3020 0.0950 0.0850 43.7912  27.9812  71.7724           18      26.2612                | 
|    M64/i_1/sgo__L1_c198/A    CLKBUF_X1     Rise  0.3100 0.0080 0.0850          0.77983                                                   | 
|    M64/i_1/sgo__L1_c198/Z    CLKBUF_X1     Rise  0.3910 0.0810 0.0350 3.79833  9.90807  13.7064           6       67.8013                | 
|    M64/i_1/i_1582/A2         NOR2_X1       Rise  0.3910 0.0000 0.0350          1.65135                                                   | 
|    M64/i_1/i_1582/ZN         NOR2_X1       Fall  0.4110 0.0200 0.0140 0.511186 3.74571  4.25689           1       67.8013                | 
|    M64/i_1/i_384/A           FA_X1         Fall  0.4110 0.0000 0.0140          3.6056                                                    | 
|    M64/i_1/i_384/CO          FA_X1         Fall  0.4910 0.0800 0.0160 0.444132 3.47198  3.91612           1       66.3281                | 
|    M64/i_1/i_417/B           FA_X1         Fall  0.4910 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_417/CO          FA_X1         Fall  0.5760 0.0850 0.0170 0.80716  3.47198  4.27914           1       66.3281                | 
|    M64/i_1/i_449/B           FA_X1         Fall  0.5760 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_449/S           FA_X1         Fall  0.6810 0.1050 0.0190 1.60022  3.47198  5.0722            1       66.3281                | 
|    M64/i_1/i_456/B           FA_X1         Fall  0.6810 0.0000 0.0190          3.39955                                                   | 
|    M64/i_1/i_456/S           FA_X1         Rise  0.8570 0.1760 0.0600 20.9895  3.47198  24.4615           1       51.2054                | 
|    M64/i_1/i_460/B           FA_X1         Rise  0.8640 0.0070 0.0600          3.47199                                                   | 
|    M64/i_1/i_460/CO          FA_X1         Rise  0.9830 0.1190 0.0630 22.6573  2.76208  25.4194           1       47.8237                | 
|    M64/i_1/i_491/CI          FA_X1         Rise  0.9900 0.0070 0.0630          2.76208                                                   | 
|    M64/i_1/i_491/S           FA_X1         Fall  1.1340 0.1440 0.0380 21.0262  3.74571  24.772            1       51.2054                | 
|    M64/i_1/i_493/A           FA_X1         Fall  1.1400 0.0060 0.0390          3.6056                                                    | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.2980 0.1580 0.0430 12.9943  3.44779  16.4421           1       62.8906                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3010 0.0030 0.0430          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.3740 0.0730 0.0400 0.50193  5.04715  5.54908           2       54.6875                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.3740 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.3920 0.0180 0.0130 1.19214  4.86836  6.06051           2       54.6875                | 
|    M64/i_1/i_2305/A          INV_X2        Fall  1.3920 0.0000 0.0130          2.94332                                                   | 
|    M64/i_1/i_2305/ZN         INV_X2        Rise  1.4090 0.0170 0.0100 0.473031 4.64852  5.12155           2       54.6875                | 
|    M64/i_1/i_2300/A1         NAND3_X2      Rise  1.4090 0.0000 0.0100          2.9778                                                    | 
|    M64/i_1/i_2300/ZN         NAND3_X2      Fall  1.4280 0.0190 0.0120 1.46378  2.5234   3.98718           2       54.096                 | 
|    M64/i_1/i_2298/A1         OR2_X1        Fall  1.4280 0.0000 0.0120          0.792385                                                  | 
|    M64/i_1/i_2298/ZN         OR2_X1        Fall  1.4760 0.0480 0.0100 0.473031 1.89363  2.36666           2       54.096                 | 
|    M64/i_1/i_2288/A1         OR2_X1        Fall  1.4760 0.0000 0.0100          0.792385                                                  | 
|    M64/i_1/i_2288/ZN         OR2_X1        Fall  1.5270 0.0510 0.0120 0.906193 3.34966  4.25586           2       54.096                 | 
|    M64/i_1/i_2287/A2         OR2_X2        Fall  1.5270 0.0000 0.0120          1.59381                                                   | 
|    M64/i_1/i_2287/ZN         OR2_X2        Fall  1.5760 0.0490 0.0090 0.557698 3.33325  3.89094           2       54.5536                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.5760 0.0000 0.0090          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.6130 0.0370 0.0300 0.498379 1.6163   2.11468           1       54.5536                | 
|    M64/i_1/i_2251/A3         NOR3_X1       Rise  1.6130 0.0000 0.0300          1.6163                                                    | 
|    M64/i_1/i_2251/ZN         NOR3_X1       Fall  1.6330 0.0200 0.0150 0.42588  3.40189  3.82777           1       54.5536                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X4        Fall  1.6330 0.0000 0.0150          3.0037                                                    | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X4        Fall  1.6720 0.0390 0.0130 27.8731  9.25581  37.1289           4       54.5536                | 
|    M64/i_1/i_2215/A3         NOR3_X1       Fall  1.6740 0.0020 0.0130          1.55272                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X1       Rise  1.7630 0.0890 0.0610 0.42588  6.10536  6.53124           1       54.6875                | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.7630 0.0000 0.0610          6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.7820 0.0190 0.0260 0.876658 7.32194  8.1986            3       54.6875                | 
|    M64/i_1/i_2180/A3         NOR3_X2       Fall  1.7820 0.0000 0.0260          3.31987                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X2       Rise  1.8390 0.0570 0.0290 0.42588  3.29331  3.71919           1       54.6875                | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.8390 0.0000 0.0290          3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.8540 0.0150 0.0100 1.45127  5.49545  6.94672           3       54.6875                | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.8540 0.0000 0.0100          1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  1.9420 0.0880 0.0610 0.492543 6.02656  6.51911           1       54.096                 | 
|    M64/i_1/i_2158/A4         NOR4_X4       Rise  1.9420 0.0000 0.0610          6.02656                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X4       Fall  1.9620 0.0200 0.0180 1.0723   5.49545  6.56775           3       54.096                 | 
|    M64/i_1/i_2151/A3         NOR3_X1       Fall  1.9620 0.0000 0.0180          1.55272                                                   | 
|    M64/i_1/i_2151/ZN         NOR3_X1       Rise  2.0170 0.0550 0.0290 0.42588  1.63691  2.06279           1       61.8304                | 
|    M64/i_1/i_2142/A4         OR4_X2        Rise  2.0170 0.0000 0.0290          1.63691                                                   | 
|    M64/i_1/i_2142/ZN         OR4_X2        Rise  2.0550 0.0380 0.0120 1.21561  5.56529  6.7809            2       61.8304                | 
|    M64/i_1/i_2141/B2         OAI22_X2      Rise  2.0550 0.0000 0.0120          3.33315                                                   | 
|    M64/i_1/i_2141/ZN         OAI22_X2      Fall  2.0790 0.0240 0.0130 1.10881  3.90961  5.01842           2       60.997                 | 
|    M64/i_1/i_2140/B2         AOI21_X1      Fall  2.0790 0.0000 0.0130          1.40993                                                   | 
|    M64/i_1/i_2140/ZN         AOI21_X1      Rise  2.1120 0.0330 0.0220 0.617526 1.12828  1.7458            1       60.997                 | 
|    M64/i_1/p_0[63]                         Rise  2.1120 0.0000                                                                           | 
|    M64/c_reg[63]/D           DFFR_X1       Rise  2.1120 0.0000 0.0220          1.12828                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[63]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.2480 58.699   61.3673  120.066           67      32.1209  c    K        | 
|    M64/clk                  Rise  0.0000 0.0000                                                                           | 
|    M64/c_reg[63]/CK DFFR_X1 Rise  0.1350 0.1350 0.2480          0.976605                                    OL            | 
-----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1350 2.1350 | 
| library setup check                       | -0.0510 2.0840 | 
| data required time                        |  2.0840        | 
|                                           |                | 
| data required time                        |  2.0840        | 
| data arrival time                         | -2.1120        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0280        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[60]/D 
  
 Path Start Point : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[60] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 58.699   67.9393  126.638           67      32.1209  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0110 0.0110 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0540 0.1790 46.834   30.3889  77.223            32      32.1209  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.1010 0.0360 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[18]/Q        DFF_X1        Fall  0.2070 0.1060 0.0080 0.42588  3.25089  3.67677           1       26.2612                | 
|    inRegA/Q[18]                            Fall  0.2070 0.0000                                                                           | 
|    M64/a[18]                               Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/a[18]                           Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/i_2398/A          INV_X2        Fall  0.2070 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2398/ZN         INV_X2        Rise  0.3020 0.0950 0.0850 43.7912  27.9812  71.7724           18      26.2612                | 
|    M64/i_1/sgo__L1_c198/A    CLKBUF_X1     Rise  0.3100 0.0080 0.0850          0.77983                                                   | 
|    M64/i_1/sgo__L1_c198/Z    CLKBUF_X1     Rise  0.3910 0.0810 0.0350 3.79833  9.90807  13.7064           6       67.8013                | 
|    M64/i_1/i_1582/A2         NOR2_X1       Rise  0.3910 0.0000 0.0350          1.65135                                                   | 
|    M64/i_1/i_1582/ZN         NOR2_X1       Fall  0.4110 0.0200 0.0140 0.511186 3.74571  4.25689           1       67.8013                | 
|    M64/i_1/i_384/A           FA_X1         Fall  0.4110 0.0000 0.0140          3.6056                                                    | 
|    M64/i_1/i_384/CO          FA_X1         Fall  0.4910 0.0800 0.0160 0.444132 3.47198  3.91612           1       66.3281                | 
|    M64/i_1/i_417/B           FA_X1         Fall  0.4910 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_417/CO          FA_X1         Fall  0.5760 0.0850 0.0170 0.80716  3.47198  4.27914           1       66.3281                | 
|    M64/i_1/i_449/B           FA_X1         Fall  0.5760 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_449/S           FA_X1         Fall  0.6810 0.1050 0.0190 1.60022  3.47198  5.0722            1       66.3281                | 
|    M64/i_1/i_456/B           FA_X1         Fall  0.6810 0.0000 0.0190          3.39955                                                   | 
|    M64/i_1/i_456/S           FA_X1         Rise  0.8570 0.1760 0.0600 20.9895  3.47198  24.4615           1       51.2054                | 
|    M64/i_1/i_460/B           FA_X1         Rise  0.8640 0.0070 0.0600          3.47199                                                   | 
|    M64/i_1/i_460/CO          FA_X1         Rise  0.9830 0.1190 0.0630 22.6573  2.76208  25.4194           1       47.8237                | 
|    M64/i_1/i_491/CI          FA_X1         Rise  0.9900 0.0070 0.0630          2.76208                                                   | 
|    M64/i_1/i_491/S           FA_X1         Fall  1.1340 0.1440 0.0380 21.0262  3.74571  24.772            1       51.2054                | 
|    M64/i_1/i_493/A           FA_X1         Fall  1.1400 0.0060 0.0390          3.6056                                                    | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.2980 0.1580 0.0430 12.9943  3.44779  16.4421           1       62.8906                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3010 0.0030 0.0430          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.3740 0.0730 0.0400 0.50193  5.04715  5.54908           2       54.6875                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.3740 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.3920 0.0180 0.0130 1.19214  4.86836  6.06051           2       54.6875                | 
|    M64/i_1/i_2305/A          INV_X2        Fall  1.3920 0.0000 0.0130          2.94332                                                   | 
|    M64/i_1/i_2305/ZN         INV_X2        Rise  1.4090 0.0170 0.0100 0.473031 4.64852  5.12155           2       54.6875                | 
|    M64/i_1/i_2300/A1         NAND3_X2      Rise  1.4090 0.0000 0.0100          2.9778                                                    | 
|    M64/i_1/i_2300/ZN         NAND3_X2      Fall  1.4280 0.0190 0.0120 1.46378  2.5234   3.98718           2       54.096                 | 
|    M64/i_1/i_2298/A1         OR2_X1        Fall  1.4280 0.0000 0.0120          0.792385                                                  | 
|    M64/i_1/i_2298/ZN         OR2_X1        Fall  1.4760 0.0480 0.0100 0.473031 1.89363  2.36666           2       54.096                 | 
|    M64/i_1/i_2288/A1         OR2_X1        Fall  1.4760 0.0000 0.0100          0.792385                                                  | 
|    M64/i_1/i_2288/ZN         OR2_X1        Fall  1.5270 0.0510 0.0120 0.906193 3.34966  4.25586           2       54.096                 | 
|    M64/i_1/i_2287/A2         OR2_X2        Fall  1.5270 0.0000 0.0120          1.59381                                                   | 
|    M64/i_1/i_2287/ZN         OR2_X2        Fall  1.5760 0.0490 0.0090 0.557698 3.33325  3.89094           2       54.5536                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.5760 0.0000 0.0090          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.6130 0.0370 0.0300 0.498379 1.6163   2.11468           1       54.5536                | 
|    M64/i_1/i_2251/A3         NOR3_X1       Rise  1.6130 0.0000 0.0300          1.6163                                                    | 
|    M64/i_1/i_2251/ZN         NOR3_X1       Fall  1.6330 0.0200 0.0150 0.42588  3.40189  3.82777           1       54.5536                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X4        Fall  1.6330 0.0000 0.0150          3.0037                                                    | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X4        Fall  1.6720 0.0390 0.0130 27.8731  9.25581  37.1289           4       54.5536                | 
|    M64/i_1/i_2215/A3         NOR3_X1       Fall  1.6740 0.0020 0.0130          1.55272                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X1       Rise  1.7630 0.0890 0.0610 0.42588  6.10536  6.53124           1       54.6875                | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.7630 0.0000 0.0610          6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.7820 0.0190 0.0260 0.876658 7.32194  8.1986            3       54.6875                | 
|    M64/i_1/i_2180/A3         NOR3_X2       Fall  1.7820 0.0000 0.0260          3.31987                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X2       Rise  1.8390 0.0570 0.0290 0.42588  3.29331  3.71919           1       54.6875                | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.8390 0.0000 0.0290          3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.8540 0.0150 0.0100 1.45127  5.49545  6.94672           3       54.6875                | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.8540 0.0000 0.0100          1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  1.9420 0.0880 0.0610 0.492543 6.02656  6.51911           1       54.096                 | 
|    M64/i_1/i_2158/A4         NOR4_X4       Rise  1.9420 0.0000 0.0610          6.02656                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X4       Fall  1.9620 0.0200 0.0180 1.0723   5.49545  6.56775           3       54.096                 | 
|    M64/i_1/i_2133/B1         AOI21_X1      Fall  1.9620 0.0000 0.0180          1.44682                                                   | 
|    M64/i_1/i_2133/ZN         AOI21_X1      Rise  2.0150 0.0530 0.0430 0.759381 5.5188   6.27818           3       61.8304                | 
|    M64/i_1/i_2130/A1         OAI22_X1      Rise  2.0150 0.0000 0.0430          1.67104                                                   | 
|    M64/i_1/i_2130/ZN         OAI22_X1      Fall  2.0440 0.0290 0.0170 0.498379 2.57361  3.07199           1       61.8304                | 
|    M64/i_1/i_2129/B          XNOR2_X1      Fall  2.0440 0.0000 0.0170          2.36817                                                   | 
|    M64/i_1/i_2129/ZN         XNOR2_X1      Rise  2.0780 0.0340 0.0180 0.42588  1.12828  1.55416           1       65.9524                | 
|    M64/i_1/p_0[60]                         Rise  2.0780 0.0000                                                                           | 
|    M64/c_reg[60]/D           DFFR_X1       Rise  2.0780 0.0000 0.0180          1.12828                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[60]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.2480 58.699   61.3673  120.066           67      32.1209  c    K        | 
|    M64/clk                  Rise  0.0000 0.0000                                                                           | 
|    M64/c_reg[60]/CK DFFR_X1 Rise  0.1010 0.1010 0.2480          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1010 2.1010 | 
| library setup check                       | -0.0500 2.0510 | 
| data required time                        |  2.0510        | 
|                                           |                | 
| data required time                        |  2.0510        | 
| data arrival time                         | -2.0780        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0270        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[61]/D 
  
 Path Start Point : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[61] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 58.699   67.9393  126.638           67      32.1209  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0110 0.0110 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0540 0.1790 46.834   30.3889  77.223            32      32.1209  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.1010 0.0360 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[18]/Q        DFF_X1        Fall  0.2070 0.1060 0.0080 0.42588  3.25089  3.67677           1       26.2612                | 
|    inRegA/Q[18]                            Fall  0.2070 0.0000                                                                           | 
|    M64/a[18]                               Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/a[18]                           Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/i_2398/A          INV_X2        Fall  0.2070 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2398/ZN         INV_X2        Rise  0.3020 0.0950 0.0850 43.7912  27.9812  71.7724           18      26.2612                | 
|    M64/i_1/sgo__L1_c198/A    CLKBUF_X1     Rise  0.3100 0.0080 0.0850          0.77983                                                   | 
|    M64/i_1/sgo__L1_c198/Z    CLKBUF_X1     Rise  0.3910 0.0810 0.0350 3.79833  9.90807  13.7064           6       67.8013                | 
|    M64/i_1/i_1582/A2         NOR2_X1       Rise  0.3910 0.0000 0.0350          1.65135                                                   | 
|    M64/i_1/i_1582/ZN         NOR2_X1       Fall  0.4110 0.0200 0.0140 0.511186 3.74571  4.25689           1       67.8013                | 
|    M64/i_1/i_384/A           FA_X1         Fall  0.4110 0.0000 0.0140          3.6056                                                    | 
|    M64/i_1/i_384/CO          FA_X1         Fall  0.4910 0.0800 0.0160 0.444132 3.47198  3.91612           1       66.3281                | 
|    M64/i_1/i_417/B           FA_X1         Fall  0.4910 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_417/CO          FA_X1         Fall  0.5760 0.0850 0.0170 0.80716  3.47198  4.27914           1       66.3281                | 
|    M64/i_1/i_449/B           FA_X1         Fall  0.5760 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_449/S           FA_X1         Fall  0.6810 0.1050 0.0190 1.60022  3.47198  5.0722            1       66.3281                | 
|    M64/i_1/i_456/B           FA_X1         Fall  0.6810 0.0000 0.0190          3.39955                                                   | 
|    M64/i_1/i_456/S           FA_X1         Rise  0.8570 0.1760 0.0600 20.9895  3.47198  24.4615           1       51.2054                | 
|    M64/i_1/i_460/B           FA_X1         Rise  0.8640 0.0070 0.0600          3.47199                                                   | 
|    M64/i_1/i_460/CO          FA_X1         Rise  0.9830 0.1190 0.0630 22.6573  2.76208  25.4194           1       47.8237                | 
|    M64/i_1/i_491/CI          FA_X1         Rise  0.9900 0.0070 0.0630          2.76208                                                   | 
|    M64/i_1/i_491/S           FA_X1         Fall  1.1340 0.1440 0.0380 21.0262  3.74571  24.772            1       51.2054                | 
|    M64/i_1/i_493/A           FA_X1         Fall  1.1400 0.0060 0.0390          3.6056                                                    | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.2980 0.1580 0.0430 12.9943  3.44779  16.4421           1       62.8906                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3010 0.0030 0.0430          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.3740 0.0730 0.0400 0.50193  5.04715  5.54908           2       54.6875                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.3740 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.3920 0.0180 0.0130 1.19214  4.86836  6.06051           2       54.6875                | 
|    M64/i_1/i_2305/A          INV_X2        Fall  1.3920 0.0000 0.0130          2.94332                                                   | 
|    M64/i_1/i_2305/ZN         INV_X2        Rise  1.4090 0.0170 0.0100 0.473031 4.64852  5.12155           2       54.6875                | 
|    M64/i_1/i_2300/A1         NAND3_X2      Rise  1.4090 0.0000 0.0100          2.9778                                                    | 
|    M64/i_1/i_2300/ZN         NAND3_X2      Fall  1.4280 0.0190 0.0120 1.46378  2.5234   3.98718           2       54.096                 | 
|    M64/i_1/i_2298/A1         OR2_X1        Fall  1.4280 0.0000 0.0120          0.792385                                                  | 
|    M64/i_1/i_2298/ZN         OR2_X1        Fall  1.4760 0.0480 0.0100 0.473031 1.89363  2.36666           2       54.096                 | 
|    M64/i_1/i_2288/A1         OR2_X1        Fall  1.4760 0.0000 0.0100          0.792385                                                  | 
|    M64/i_1/i_2288/ZN         OR2_X1        Fall  1.5270 0.0510 0.0120 0.906193 3.34966  4.25586           2       54.096                 | 
|    M64/i_1/i_2287/A2         OR2_X2        Fall  1.5270 0.0000 0.0120          1.59381                                                   | 
|    M64/i_1/i_2287/ZN         OR2_X2        Fall  1.5760 0.0490 0.0090 0.557698 3.33325  3.89094           2       54.5536                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.5760 0.0000 0.0090          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.6130 0.0370 0.0300 0.498379 1.6163   2.11468           1       54.5536                | 
|    M64/i_1/i_2251/A3         NOR3_X1       Rise  1.6130 0.0000 0.0300          1.6163                                                    | 
|    M64/i_1/i_2251/ZN         NOR3_X1       Fall  1.6330 0.0200 0.0150 0.42588  3.40189  3.82777           1       54.5536                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X4        Fall  1.6330 0.0000 0.0150          3.0037                                                    | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X4        Fall  1.6720 0.0390 0.0130 27.8731  9.25581  37.1289           4       54.5536                | 
|    M64/i_1/i_2215/A3         NOR3_X1       Fall  1.6740 0.0020 0.0130          1.55272                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X1       Rise  1.7630 0.0890 0.0610 0.42588  6.10536  6.53124           1       54.6875                | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.7630 0.0000 0.0610          6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.7820 0.0190 0.0260 0.876658 7.32194  8.1986            3       54.6875                | 
|    M64/i_1/i_2180/A3         NOR3_X2       Fall  1.7820 0.0000 0.0260          3.31987                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X2       Rise  1.8390 0.0570 0.0290 0.42588  3.29331  3.71919           1       54.6875                | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.8390 0.0000 0.0290          3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.8540 0.0150 0.0100 1.45127  5.49545  6.94672           3       54.6875                | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.8540 0.0000 0.0100          1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  1.9420 0.0880 0.0610 0.492543 6.02656  6.51911           1       54.096                 | 
|    M64/i_1/i_2158/A4         NOR4_X4       Rise  1.9420 0.0000 0.0610          6.02656                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X4       Fall  1.9620 0.0200 0.0180 1.0723   5.49545  6.56775           3       54.096                 | 
|    M64/i_1/i_2151/A3         NOR3_X1       Fall  1.9620 0.0000 0.0180          1.55272                                                   | 
|    M64/i_1/i_2151/ZN         NOR3_X1       Rise  2.0170 0.0550 0.0290 0.42588  1.63691  2.06279           1       61.8304                | 
|    M64/i_1/i_2142/A4         OR4_X2        Rise  2.0170 0.0000 0.0290          1.63691                                                   | 
|    M64/i_1/i_2142/ZN         OR4_X2        Rise  2.0550 0.0380 0.0120 1.21561  5.56529  6.7809            2       61.8304                | 
|    M64/i_1/i_2136/A          XOR2_X1       Rise  2.0550 0.0000 0.0120          2.23214                                                   | 
|    M64/i_1/i_2136/Z          XOR2_X1       Rise  2.1020 0.0470 0.0210 0.42588  1.12828  1.55416           1       54.096                 | 
|    M64/i_1/p_0[61]                         Rise  2.1020 0.0000                                                                           | 
|    M64/c_reg[61]/D           DFFR_X1       Rise  2.1020 0.0000 0.0210          1.12828                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[61]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.2480 58.699   61.3673  120.066           67      32.1209  c    K        | 
|    M64/clk                  Rise  0.0000 0.0000                                                                           | 
|    M64/c_reg[61]/CK DFFR_X1 Rise  0.1350 0.1350 0.2480          0.976605                                    OL            | 
-----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1350 2.1350 | 
| library setup check                       | -0.0500 2.0850 | 
| data required time                        |  2.0850        | 
|                                           |                | 
| data required time                        |  2.0850        | 
| data arrival time                         | -2.1020        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0170        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[58]/D 
  
 Path Start Point : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[58] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 58.699   67.9393  126.638           67      32.1209  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0110 0.0110 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0540 0.1790 46.834   30.3889  77.223            32      32.1209  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.1010 0.0360 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[18]/Q        DFF_X1        Fall  0.2070 0.1060 0.0080 0.42588  3.25089  3.67677           1       26.2612                | 
|    inRegA/Q[18]                            Fall  0.2070 0.0000                                                                           | 
|    M64/a[18]                               Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/a[18]                           Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/i_2398/A          INV_X2        Fall  0.2070 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2398/ZN         INV_X2        Rise  0.3020 0.0950 0.0850 43.7912  27.9812  71.7724           18      26.2612                | 
|    M64/i_1/sgo__L1_c198/A    CLKBUF_X1     Rise  0.3100 0.0080 0.0850          0.77983                                                   | 
|    M64/i_1/sgo__L1_c198/Z    CLKBUF_X1     Rise  0.3910 0.0810 0.0350 3.79833  9.90807  13.7064           6       67.8013                | 
|    M64/i_1/i_1582/A2         NOR2_X1       Rise  0.3910 0.0000 0.0350          1.65135                                                   | 
|    M64/i_1/i_1582/ZN         NOR2_X1       Fall  0.4110 0.0200 0.0140 0.511186 3.74571  4.25689           1       67.8013                | 
|    M64/i_1/i_384/A           FA_X1         Fall  0.4110 0.0000 0.0140          3.6056                                                    | 
|    M64/i_1/i_384/CO          FA_X1         Fall  0.4910 0.0800 0.0160 0.444132 3.47198  3.91612           1       66.3281                | 
|    M64/i_1/i_417/B           FA_X1         Fall  0.4910 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_417/CO          FA_X1         Fall  0.5760 0.0850 0.0170 0.80716  3.47198  4.27914           1       66.3281                | 
|    M64/i_1/i_449/B           FA_X1         Fall  0.5760 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_449/S           FA_X1         Fall  0.6810 0.1050 0.0190 1.60022  3.47198  5.0722            1       66.3281                | 
|    M64/i_1/i_456/B           FA_X1         Fall  0.6810 0.0000 0.0190          3.39955                                                   | 
|    M64/i_1/i_456/S           FA_X1         Rise  0.8570 0.1760 0.0600 20.9895  3.47198  24.4615           1       51.2054                | 
|    M64/i_1/i_460/B           FA_X1         Rise  0.8640 0.0070 0.0600          3.47199                                                   | 
|    M64/i_1/i_460/CO          FA_X1         Rise  0.9830 0.1190 0.0630 22.6573  2.76208  25.4194           1       47.8237                | 
|    M64/i_1/i_491/CI          FA_X1         Rise  0.9900 0.0070 0.0630          2.76208                                                   | 
|    M64/i_1/i_491/S           FA_X1         Fall  1.1340 0.1440 0.0380 21.0262  3.74571  24.772            1       51.2054                | 
|    M64/i_1/i_493/A           FA_X1         Fall  1.1400 0.0060 0.0390          3.6056                                                    | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.2980 0.1580 0.0430 12.9943  3.44779  16.4421           1       62.8906                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3010 0.0030 0.0430          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.3740 0.0730 0.0400 0.50193  5.04715  5.54908           2       54.6875                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.3740 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.3920 0.0180 0.0130 1.19214  4.86836  6.06051           2       54.6875                | 
|    M64/i_1/i_2305/A          INV_X2        Fall  1.3920 0.0000 0.0130          2.94332                                                   | 
|    M64/i_1/i_2305/ZN         INV_X2        Rise  1.4090 0.0170 0.0100 0.473031 4.64852  5.12155           2       54.6875                | 
|    M64/i_1/i_2300/A1         NAND3_X2      Rise  1.4090 0.0000 0.0100          2.9778                                                    | 
|    M64/i_1/i_2300/ZN         NAND3_X2      Fall  1.4280 0.0190 0.0120 1.46378  2.5234   3.98718           2       54.096                 | 
|    M64/i_1/i_2298/A1         OR2_X1        Fall  1.4280 0.0000 0.0120          0.792385                                                  | 
|    M64/i_1/i_2298/ZN         OR2_X1        Fall  1.4760 0.0480 0.0100 0.473031 1.89363  2.36666           2       54.096                 | 
|    M64/i_1/i_2288/A1         OR2_X1        Fall  1.4760 0.0000 0.0100          0.792385                                                  | 
|    M64/i_1/i_2288/ZN         OR2_X1        Fall  1.5270 0.0510 0.0120 0.906193 3.34966  4.25586           2       54.096                 | 
|    M64/i_1/i_2287/A2         OR2_X2        Fall  1.5270 0.0000 0.0120          1.59381                                                   | 
|    M64/i_1/i_2287/ZN         OR2_X2        Fall  1.5760 0.0490 0.0090 0.557698 3.33325  3.89094           2       54.5536                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.5760 0.0000 0.0090          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.6130 0.0370 0.0300 0.498379 1.6163   2.11468           1       54.5536                | 
|    M64/i_1/i_2251/A3         NOR3_X1       Rise  1.6130 0.0000 0.0300          1.6163                                                    | 
|    M64/i_1/i_2251/ZN         NOR3_X1       Fall  1.6330 0.0200 0.0150 0.42588  3.40189  3.82777           1       54.5536                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X4        Fall  1.6330 0.0000 0.0150          3.0037                                                    | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X4        Fall  1.6720 0.0390 0.0130 27.8731  9.25581  37.1289           4       54.5536                | 
|    M64/i_1/i_2215/A3         NOR3_X1       Fall  1.6740 0.0020 0.0130          1.55272                                                   | 
|    M64/i_1/i_2215/ZN         NOR3_X1       Rise  1.7630 0.0890 0.0610 0.42588  6.10536  6.53124           1       54.6875                | 
|    M64/i_1/i_2186/A3         NOR3_X4       Rise  1.7630 0.0000 0.0610          6.10536                                                   | 
|    M64/i_1/i_2186/ZN         NOR3_X4       Fall  1.7820 0.0190 0.0260 0.876658 7.32194  8.1986            3       54.6875                | 
|    M64/i_1/i_2180/A3         NOR3_X2       Fall  1.7820 0.0000 0.0260          3.31987                                                   | 
|    M64/i_1/i_2180/ZN         NOR3_X2       Rise  1.8390 0.0570 0.0290 0.42588  3.29331  3.71919           1       54.6875                | 
|    M64/i_1/sgo__sro_c233/A1  NOR2_X2       Rise  1.8390 0.0000 0.0290          3.29331                                                   | 
|    M64/i_1/sgo__sro_c233/ZN  NOR2_X2       Fall  1.8540 0.0150 0.0100 1.45127  5.49545  6.94672           3       54.6875                | 
|    M64/i_1/i_2166/A3         NOR3_X1       Fall  1.8540 0.0000 0.0100          1.55272                                                   | 
|    M64/i_1/i_2166/ZN         NOR3_X1       Rise  1.9420 0.0880 0.0610 0.492543 6.02656  6.51911           1       54.096                 | 
|    M64/i_1/i_2158/A4         NOR4_X4       Rise  1.9420 0.0000 0.0610          6.02656                                                   | 
|    M64/i_1/i_2158/ZN         NOR4_X4       Fall  1.9620 0.0200 0.0180 1.0723   5.49545  6.56775           3       54.096                 | 
|    M64/i_1/i_2133/B1         AOI21_X1      Fall  1.9620 0.0000 0.0180          1.44682                                                   | 
|    M64/i_1/i_2133/ZN         AOI21_X1      Rise  2.0150 0.0530 0.0430 0.759381 5.5188   6.27818           3       61.8304                | 
|    M64/i_1/i_2125/A          XOR2_X1       Rise  2.0150 0.0000 0.0430          2.23214                                                   | 
|    M64/i_1/i_2125/Z          XOR2_X1       Rise  2.0670 0.0520 0.0210 0.42588  1.12828  1.55416           1       61.8304                | 
|    M64/i_1/p_0[58]                         Rise  2.0670 0.0000                                                                           | 
|    M64/c_reg[58]/D           DFFR_X1       Rise  2.0670 0.0000 0.0210          1.12828                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[58]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.2480 58.699   61.3673  120.066           67      32.1209  c    K        | 
|    M64/clk                  Rise  0.0000 0.0000                                                                           | 
|    M64/c_reg[58]/CK DFFR_X1 Rise  0.1010 0.1010 0.2480          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1010 2.1010 | 
| library setup check                       | -0.0500 2.0510 | 
| data required time                        |  2.0510        | 
|                                           |                | 
| data required time                        |  2.0510        | 
| data arrival time                         | -2.0670        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0160        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[48]/D 
  
 Path Start Point : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[48] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 58.699   67.9393  126.638           67      32.1209  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0110 0.0110 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0540 0.1790 46.834   30.3889  77.223            32      32.1209  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.1010 0.0360 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[18]/Q        DFF_X1        Fall  0.2070 0.1060 0.0080 0.42588  3.25089  3.67677           1       26.2612                | 
|    inRegA/Q[18]                            Fall  0.2070 0.0000                                                                           | 
|    M64/a[18]                               Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/a[18]                           Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/i_2398/A          INV_X2        Fall  0.2070 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2398/ZN         INV_X2        Rise  0.3020 0.0950 0.0850 43.7912  27.9812  71.7724           18      26.2612                | 
|    M64/i_1/sgo__L1_c198/A    CLKBUF_X1     Rise  0.3100 0.0080 0.0850          0.77983                                                   | 
|    M64/i_1/sgo__L1_c198/Z    CLKBUF_X1     Rise  0.3910 0.0810 0.0350 3.79833  9.90807  13.7064           6       67.8013                | 
|    M64/i_1/i_1582/A2         NOR2_X1       Rise  0.3910 0.0000 0.0350          1.65135                                                   | 
|    M64/i_1/i_1582/ZN         NOR2_X1       Fall  0.4110 0.0200 0.0140 0.511186 3.74571  4.25689           1       67.8013                | 
|    M64/i_1/i_384/A           FA_X1         Fall  0.4110 0.0000 0.0140          3.6056                                                    | 
|    M64/i_1/i_384/CO          FA_X1         Fall  0.4910 0.0800 0.0160 0.444132 3.47198  3.91612           1       66.3281                | 
|    M64/i_1/i_417/B           FA_X1         Fall  0.4910 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_417/CO          FA_X1         Fall  0.5760 0.0850 0.0170 0.80716  3.47198  4.27914           1       66.3281                | 
|    M64/i_1/i_449/B           FA_X1         Fall  0.5760 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_449/S           FA_X1         Rise  0.7060 0.1300 0.0180 1.60022  3.47198  5.0722            1       66.3281                | 
|    M64/i_1/i_456/B           FA_X1         Rise  0.7060 0.0000 0.0180          3.47199                                                   | 
|    M64/i_1/i_456/S           FA_X1         Fall  0.8380 0.1320 0.0380 20.9895  3.47198  24.4615           1       51.2054                | 
|    M64/i_1/i_460/B           FA_X1         Fall  0.8440 0.0060 0.0390          3.39955                                                   | 
|    M64/i_1/i_460/CO          FA_X1         Fall  0.9760 0.1320 0.0400 22.6573  2.76208  25.4194           1       47.8237                | 
|    M64/i_1/i_491/CI          FA_X1         Fall  0.9830 0.0070 0.0410          2.66475                                                   | 
|    M64/i_1/i_491/S           FA_X1         Rise  1.1610 0.1780 0.0610 21.0262  3.74571  24.772            1       51.2054                | 
|    M64/i_1/i_493/A           FA_X1         Rise  1.1670 0.0060 0.0610          3.74571                                                   | 
|    M64/i_1/i_493/S           FA_X1         Fall  1.2990 0.1320 0.0300 12.9943  3.44779  16.4421           1       62.8906                | 
|    M64/i_1/i_494/B           HA_X1         Fall  1.3020 0.0030 0.0300          3.34175                                                   | 
|    M64/i_1/i_494/S           HA_X1         Fall  1.3730 0.0710 0.0170 0.50193  5.04715  5.54908           2       54.6875                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Fall  1.3730 0.0000 0.0170          3.17833                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Rise  1.4110 0.0380 0.0220 1.19214  4.86836  6.06051           2       54.6875                | 
|    M64/i_1/i_2305/A          INV_X2        Rise  1.4110 0.0000 0.0220          3.25089                                                   | 
|    M64/i_1/i_2305/ZN         INV_X2        Fall  1.4220 0.0110 0.0080 0.473031 4.64852  5.12155           2       54.6875                | 
|    M64/i_1/i_2300/A1         NAND3_X2      Fall  1.4220 0.0000 0.0080          2.92717                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X2      Rise  1.4390 0.0170 0.0130 1.46378  2.5234   3.98718           2       54.096                 | 
|    M64/i_1/i_2298/A1         OR2_X1        Rise  1.4390 0.0000 0.0130          0.946814                                                  | 
|    M64/i_1/i_2298/ZN         OR2_X1        Rise  1.4650 0.0260 0.0090 0.473031 1.89363  2.36666           2       54.096                 | 
|    M64/i_1/i_2288/A1         OR2_X1        Rise  1.4650 0.0000 0.0090          0.946814                                                  | 
|    M64/i_1/i_2288/ZN         OR2_X1        Rise  1.4940 0.0290 0.0130 0.906193 3.34966  4.25586           2       54.096                 | 
|    M64/i_1/i_2287/A2         OR2_X2        Rise  1.4940 0.0000 0.0130          1.69429                                                   | 
|    M64/i_1/i_2287/ZN         OR2_X2        Rise  1.5200 0.0260 0.0090 0.557698 3.33325  3.89094           2       54.5536                | 
|    M64/i_1/sgo__sro_c220/C1  OAI221_X1     Rise  1.5200 0.0000 0.0090          1.56968                                                   | 
|    M64/i_1/sgo__sro_c220/ZN  OAI221_X1     Fall  1.5430 0.0230 0.0320 0.42588  1.66384  2.08972           1       54.5536                | 
|    M64/i_1/i_2251/A2         NOR3_X1       Fall  1.5430 0.0000 0.0320          1.4768                                                    | 
|    M64/i_1/i_2251/ZN         NOR3_X1       Rise  1.6130 0.0700 0.0420 0.42588  3.40189  3.82777           1       54.5536                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X4        Rise  1.6130 0.0000 0.0420          3.40189                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X4        Rise  1.6600 0.0470 0.0240 27.8731  9.25581  37.1289           4       54.5536                | 
|    M64/i_1/i_2098/B1         OAI21_X1      Rise  1.6700 0.0100 0.0260          1.66205                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Fall  1.6890 0.0190 0.0180 0.42588  1.70023  2.12611           1       51.2054                | 
|    M64/i_1/i_2097/A          INV_X1        Fall  1.6890 0.0000 0.0180          1.54936                                                   | 
|    M64/i_1/i_2097/ZN         INV_X1        Rise  1.8000 0.1110 0.0950 35.0821  5.48089  40.563            3       51.2054                | 
|    M64/i_1/i_2096/B2         OAI21_X1      Rise  1.8190 0.0190 0.0970          1.57189                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Fall  1.8480 0.0290 0.0260 0.42588  1.70023  2.12611           1       62.4665                | 
|    M64/i_1/i_2095/A          INV_X1        Fall  1.8480 0.0000 0.0260          1.54936                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Rise  1.8810 0.0330 0.0190 1.12409  5.48089  6.60498           3       62.4665                | 
|    M64/i_1/i_2094/B2         OAI21_X1      Rise  1.8810 0.0000 0.0190          1.57189                                                   | 
|    M64/i_1/i_2094/ZN         OAI21_X1      Fall  1.9080 0.0270 0.0220 1.44097  3.84836  5.28933           2       57.0424                | 
|    M64/i_1/i_2092/B2         OAI22_X1      Fall  1.9080 0.0000 0.0220          1.55047                                                   | 
|    M64/i_1/i_2092/ZN         OAI22_X1      Rise  1.9670 0.0590 0.0400 0.531746 3.35061  3.88235           2       38.9286                | 
|    M64/i_1/i_2089/A3         NAND3_X1      Rise  1.9670 0.0000 0.0400          1.65038                                                   | 
|    M64/i_1/i_2089/ZN         NAND3_X1      Fall  1.9940 0.0270 0.0140 0.473031 1.67072  2.14375           1       38.9286                | 
|    M64/i_1/i_2088/A          OAI21_X1      Fall  1.9940 0.0000 0.0140          1.51857                                                   | 
|    M64/i_1/i_2088/ZN         OAI21_X1      Rise  2.0200 0.0260 0.0240 0.42588  2.57361  2.99949           1       38.9286                | 
|    M64/i_1/i_2087/B          XNOR2_X1      Rise  2.0200 0.0000 0.0240          2.57361                                                   | 
|    M64/i_1/i_2087/ZN         XNOR2_X1      Rise  2.0630 0.0430 0.0210 0.801567 1.12828  1.92984           1       38.9286                | 
|    M64/i_1/p_0[48]                         Rise  2.0630 0.0000                                                                           | 
|    M64/c_reg[48]/D           DFFR_X1       Rise  2.0630 0.0000 0.0210          1.12828                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[48]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.2480 58.699   61.3673  120.066           67      32.1209  c    K        | 
|    M64/clk                  Rise  0.0000 0.0000                                                                           | 
|    M64/c_reg[48]/CK DFFR_X1 Rise  0.1010 0.1010 0.2480          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1010 2.1010 | 
| library setup check                       | -0.0500 2.0510 | 
| data required time                        |  2.0510        | 
|                                           |                | 
| data required time                        |  2.0510        | 
| data arrival time                         | -2.0630        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     | -0.0120        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[44]/D 
  
 Path Start Point : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[44] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 58.699   67.9393  126.638           67      32.1209  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0110 0.0110 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0540 0.1790 46.834   30.3889  77.223            32      32.1209  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.1010 0.0360 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[18]/Q        DFF_X1        Fall  0.2070 0.1060 0.0080 0.42588  3.25089  3.67677           1       26.2612                | 
|    inRegA/Q[18]                            Fall  0.2070 0.0000                                                                           | 
|    M64/a[18]                               Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/a[18]                           Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/i_2398/A          INV_X2        Fall  0.2070 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2398/ZN         INV_X2        Rise  0.3020 0.0950 0.0850 43.7912  27.9812  71.7724           18      26.2612                | 
|    M64/i_1/sgo__L1_c198/A    CLKBUF_X1     Rise  0.3100 0.0080 0.0850          0.77983                                                   | 
|    M64/i_1/sgo__L1_c198/Z    CLKBUF_X1     Rise  0.3910 0.0810 0.0350 3.79833  9.90807  13.7064           6       67.8013                | 
|    M64/i_1/i_1582/A2         NOR2_X1       Rise  0.3910 0.0000 0.0350          1.65135                                                   | 
|    M64/i_1/i_1582/ZN         NOR2_X1       Fall  0.4110 0.0200 0.0140 0.511186 3.74571  4.25689           1       67.8013                | 
|    M64/i_1/i_384/A           FA_X1         Fall  0.4110 0.0000 0.0140          3.6056                                                    | 
|    M64/i_1/i_384/CO          FA_X1         Fall  0.4910 0.0800 0.0160 0.444132 3.47198  3.91612           1       66.3281                | 
|    M64/i_1/i_417/B           FA_X1         Fall  0.4910 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_417/CO          FA_X1         Fall  0.5760 0.0850 0.0170 0.80716  3.47198  4.27914           1       66.3281                | 
|    M64/i_1/i_449/B           FA_X1         Fall  0.5760 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_449/S           FA_X1         Rise  0.7060 0.1300 0.0180 1.60022  3.47198  5.0722            1       66.3281                | 
|    M64/i_1/i_456/B           FA_X1         Rise  0.7060 0.0000 0.0180          3.47199                                                   | 
|    M64/i_1/i_456/S           FA_X1         Fall  0.8380 0.1320 0.0380 20.9895  3.47198  24.4615           1       51.2054                | 
|    M64/i_1/i_460/B           FA_X1         Fall  0.8440 0.0060 0.0390          3.39955                                                   | 
|    M64/i_1/i_460/CO          FA_X1         Fall  0.9760 0.1320 0.0400 22.6573  2.76208  25.4194           1       47.8237                | 
|    M64/i_1/i_491/CI          FA_X1         Fall  0.9830 0.0070 0.0410          2.66475                                                   | 
|    M64/i_1/i_491/S           FA_X1         Rise  1.1610 0.1780 0.0610 21.0262  3.74571  24.772            1       51.2054                | 
|    M64/i_1/i_493/A           FA_X1         Rise  1.1670 0.0060 0.0610          3.74571                                                   | 
|    M64/i_1/i_493/S           FA_X1         Fall  1.2990 0.1320 0.0300 12.9943  3.44779  16.4421           1       62.8906                | 
|    M64/i_1/i_494/B           HA_X1         Fall  1.3020 0.0030 0.0300          3.34175                                                   | 
|    M64/i_1/i_494/S           HA_X1         Fall  1.3730 0.0710 0.0170 0.50193  5.04715  5.54908           2       54.6875                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Fall  1.3730 0.0000 0.0170          3.17833                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Rise  1.4110 0.0380 0.0220 1.19214  4.86836  6.06051           2       54.6875                | 
|    M64/i_1/i_2305/A          INV_X2        Rise  1.4110 0.0000 0.0220          3.25089                                                   | 
|    M64/i_1/i_2305/ZN         INV_X2        Fall  1.4220 0.0110 0.0080 0.473031 4.64852  5.12155           2       54.6875                | 
|    M64/i_1/i_2300/A1         NAND3_X2      Fall  1.4220 0.0000 0.0080          2.92717                                                   | 
|    M64/i_1/i_2300/ZN         NAND3_X2      Rise  1.4390 0.0170 0.0130 1.46378  2.5234   3.98718           2       54.096                 | 
|    M64/i_1/i_2298/A1         OR2_X1        Rise  1.4390 0.0000 0.0130          0.946814                                                  | 
|    M64/i_1/i_2298/ZN         OR2_X1        Rise  1.4650 0.0260 0.0090 0.473031 1.89363  2.36666           2       54.096                 | 
|    M64/i_1/i_2288/A1         OR2_X1        Rise  1.4650 0.0000 0.0090          0.946814                                                  | 
|    M64/i_1/i_2288/ZN         OR2_X1        Rise  1.4940 0.0290 0.0130 0.906193 3.34966  4.25586           2       54.096                 | 
|    M64/i_1/i_2287/A2         OR2_X2        Rise  1.4940 0.0000 0.0130          1.69429                                                   | 
|    M64/i_1/i_2287/ZN         OR2_X2        Rise  1.5200 0.0260 0.0090 0.557698 3.33325  3.89094           2       54.5536                | 
|    M64/i_1/sgo__sro_c220/C1  OAI221_X1     Rise  1.5200 0.0000 0.0090          1.56968                                                   | 
|    M64/i_1/sgo__sro_c220/ZN  OAI221_X1     Fall  1.5430 0.0230 0.0320 0.42588  1.66384  2.08972           1       54.5536                | 
|    M64/i_1/i_2251/A2         NOR3_X1       Fall  1.5430 0.0000 0.0320          1.4768                                                    | 
|    M64/i_1/i_2251/ZN         NOR3_X1       Rise  1.6130 0.0700 0.0420 0.42588  3.40189  3.82777           1       54.5536                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X4        Rise  1.6130 0.0000 0.0420          3.40189                                                   | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X4        Rise  1.6600 0.0470 0.0240 27.8731  9.25581  37.1289           4       54.5536                | 
|    M64/i_1/i_2098/B1         OAI21_X1      Rise  1.6700 0.0100 0.0260          1.66205                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Fall  1.6890 0.0190 0.0180 0.42588  1.70023  2.12611           1       51.2054                | 
|    M64/i_1/i_2097/A          INV_X1        Fall  1.6890 0.0000 0.0180          1.54936                                                   | 
|    M64/i_1/i_2097/ZN         INV_X1        Rise  1.8000 0.1110 0.0950 35.0821  5.48089  40.563            3       51.2054                | 
|    M64/i_1/i_2096/B2         OAI21_X1      Rise  1.8190 0.0190 0.0970          1.57189                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Fall  1.8480 0.0290 0.0260 0.42588  1.70023  2.12611           1       62.4665                | 
|    M64/i_1/i_2095/A          INV_X1        Fall  1.8480 0.0000 0.0260          1.54936                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Rise  1.8810 0.0330 0.0190 1.12409  5.48089  6.60498           3       62.4665                | 
|    M64/i_1/i_2079/B2         AOI21_X1      Rise  1.8810 0.0000 0.0190          1.67685                                                   | 
|    M64/i_1/i_2079/ZN         AOI21_X1      Fall  1.9050 0.0240 0.0140 1.0723   3.80404  4.87634           2       57.0424                | 
|    M64/i_1/i_2078/B2         OAI21_X1      Fall  1.9050 0.0000 0.0140          1.55833                                                   | 
|    M64/i_1/i_2078/ZN         OAI21_X1      Rise  1.9410 0.0360 0.0200 0.42588  1.70023  2.12611           1       57.0424                | 
|    M64/i_1/i_2077/A          INV_X1        Rise  1.9410 0.0000 0.0200          1.70023                                                   | 
|    M64/i_1/i_2077/ZN         INV_X1        Fall  1.9560 0.0150 0.0090 1.026    3.80404  4.83003           2       57.0424                | 
|    M64/i_1/i_2075/B2         OAI21_X1      Fall  1.9560 0.0000 0.0090          1.55833                                                   | 
|    M64/i_1/i_2075/ZN         OAI21_X1      Rise  1.9940 0.0380 0.0240 0.42588  2.57361  2.99949           1       57.0424                | 
|    M64/i_1/i_2074/B          XNOR2_X1      Rise  1.9940 0.0000 0.0240          2.57361                                                   | 
|    M64/i_1/i_2074/ZN         XNOR2_X1      Rise  2.0380 0.0440 0.0220 1.33272  1.12828  2.461             1       57.0424                | 
|    M64/i_1/p_0[44]                         Rise  2.0380 0.0000                                                                           | 
|    M64/c_reg[44]/D           DFFR_X1       Rise  2.0380 0.0000 0.0220          1.12828                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[44]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.2480 58.699   61.3673  120.066           67      32.1209  c    K        | 
|    M64/clk                  Rise  0.0000 0.0000                                                                           | 
|    M64/c_reg[44]/CK DFFR_X1 Rise  0.1010 0.1010 0.2480          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1010 2.1010 | 
| library setup check                       | -0.0510 2.0500 | 
| data required time                        |  2.0500        | 
|                                           |                | 
| data required time                        |  2.0500        | 
| data arrival time                         | -2.0380        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0120        | 
--------------------------------------------------------------


 Timing Path to M64/c_reg[46]/D 
  
 Path Start Point : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : M64/c_reg[46] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.2480 58.699   67.9393  126.638           67      32.1209  c    K        | 
|    inRegA/clk                              Rise  0.0000 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X1 Rise  0.0110 0.0110 0.2480          1.8122                                      AL            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0540 0.1790 46.834   30.3889  77.223            32      32.1209  AL   K        | 
| Data Path:                                                                                                                               | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.1010 0.0360 0.2480          0.949653                                    L             | 
|    inRegA/Q_reg[18]/Q        DFF_X1        Fall  0.2070 0.1060 0.0080 0.42588  3.25089  3.67677           1       26.2612                | 
|    inRegA/Q[18]                            Fall  0.2070 0.0000                                                                           | 
|    M64/a[18]                               Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/a[18]                           Fall  0.2070 0.0000                                                                           | 
|    M64/i_1/i_2398/A          INV_X2        Fall  0.2070 0.0000 0.0080          2.94332                                                   | 
|    M64/i_1/i_2398/ZN         INV_X2        Rise  0.3020 0.0950 0.0850 43.7912  27.9812  71.7724           18      26.2612                | 
|    M64/i_1/sgo__L1_c198/A    CLKBUF_X1     Rise  0.3100 0.0080 0.0850          0.77983                                                   | 
|    M64/i_1/sgo__L1_c198/Z    CLKBUF_X1     Rise  0.3910 0.0810 0.0350 3.79833  9.90807  13.7064           6       67.8013                | 
|    M64/i_1/i_1582/A2         NOR2_X1       Rise  0.3910 0.0000 0.0350          1.65135                                                   | 
|    M64/i_1/i_1582/ZN         NOR2_X1       Fall  0.4110 0.0200 0.0140 0.511186 3.74571  4.25689           1       67.8013                | 
|    M64/i_1/i_384/A           FA_X1         Fall  0.4110 0.0000 0.0140          3.6056                                                    | 
|    M64/i_1/i_384/CO          FA_X1         Fall  0.4910 0.0800 0.0160 0.444132 3.47198  3.91612           1       66.3281                | 
|    M64/i_1/i_417/B           FA_X1         Fall  0.4910 0.0000 0.0160          3.39955                                                   | 
|    M64/i_1/i_417/CO          FA_X1         Fall  0.5760 0.0850 0.0170 0.80716  3.47198  4.27914           1       66.3281                | 
|    M64/i_1/i_449/B           FA_X1         Fall  0.5760 0.0000 0.0170          3.39955                                                   | 
|    M64/i_1/i_449/S           FA_X1         Fall  0.6810 0.1050 0.0190 1.60022  3.47198  5.0722            1       66.3281                | 
|    M64/i_1/i_456/B           FA_X1         Fall  0.6810 0.0000 0.0190          3.39955                                                   | 
|    M64/i_1/i_456/S           FA_X1         Rise  0.8570 0.1760 0.0600 20.9895  3.47198  24.4615           1       51.2054                | 
|    M64/i_1/i_460/B           FA_X1         Rise  0.8640 0.0070 0.0600          3.47199                                                   | 
|    M64/i_1/i_460/CO          FA_X1         Rise  0.9830 0.1190 0.0630 22.6573  2.76208  25.4194           1       47.8237                | 
|    M64/i_1/i_491/CI          FA_X1         Rise  0.9900 0.0070 0.0630          2.76208                                                   | 
|    M64/i_1/i_491/S           FA_X1         Fall  1.1340 0.1440 0.0380 21.0262  3.74571  24.772            1       51.2054                | 
|    M64/i_1/i_493/A           FA_X1         Fall  1.1400 0.0060 0.0390          3.6056                                                    | 
|    M64/i_1/i_493/S           FA_X1         Rise  1.2980 0.1580 0.0430 12.9943  3.44779  16.4421           1       62.8906                | 
|    M64/i_1/i_494/B           HA_X1         Rise  1.3010 0.0030 0.0430          3.44779                                                   | 
|    M64/i_1/i_494/S           HA_X1         Rise  1.3740 0.0730 0.0400 0.50193  5.04715  5.54908           2       54.6875                | 
|    M64/i_1/i_2306/A2         NOR2_X2       Rise  1.3740 0.0000 0.0400          3.34692                                                   | 
|    M64/i_1/i_2306/ZN         NOR2_X2       Fall  1.3920 0.0180 0.0130 1.19214  4.86836  6.06051           2       54.6875                | 
|    M64/i_1/i_2305/A          INV_X2        Fall  1.3920 0.0000 0.0130          2.94332                                                   | 
|    M64/i_1/i_2305/ZN         INV_X2        Rise  1.4090 0.0170 0.0100 0.473031 4.64852  5.12155           2       54.6875                | 
|    M64/i_1/i_2300/A1         NAND3_X2      Rise  1.4090 0.0000 0.0100          2.9778                                                    | 
|    M64/i_1/i_2300/ZN         NAND3_X2      Fall  1.4280 0.0190 0.0120 1.46378  2.5234   3.98718           2       54.096                 | 
|    M64/i_1/i_2298/A1         OR2_X1        Fall  1.4280 0.0000 0.0120          0.792385                                                  | 
|    M64/i_1/i_2298/ZN         OR2_X1        Fall  1.4760 0.0480 0.0100 0.473031 1.89363  2.36666           2       54.096                 | 
|    M64/i_1/i_2288/A1         OR2_X1        Fall  1.4760 0.0000 0.0100          0.792385                                                  | 
|    M64/i_1/i_2288/ZN         OR2_X1        Fall  1.5270 0.0510 0.0120 0.906193 3.34966  4.25586           2       54.096                 | 
|    M64/i_1/i_2287/A2         OR2_X2        Fall  1.5270 0.0000 0.0120          1.59381                                                   | 
|    M64/i_1/i_2287/ZN         OR2_X2        Fall  1.5760 0.0490 0.0090 0.557698 3.33325  3.89094           2       54.5536                | 
|    M64/i_1/i_2277/A1         NOR3_X1       Fall  1.5760 0.0000 0.0090          1.4005                                                    | 
|    M64/i_1/i_2277/ZN         NOR3_X1       Rise  1.6130 0.0370 0.0300 0.498379 1.6163   2.11468           1       54.5536                | 
|    M64/i_1/i_2251/A3         NOR3_X1       Rise  1.6130 0.0000 0.0300          1.6163                                                    | 
|    M64/i_1/i_2251/ZN         NOR3_X1       Fall  1.6330 0.0200 0.0150 0.42588  3.40189  3.82777           1       54.5536                | 
|    M64/i_1/sgo__L1_c208/A    BUF_X4        Fall  1.6330 0.0000 0.0150          3.0037                                                    | 
|    M64/i_1/sgo__L1_c208/Z    BUF_X4        Fall  1.6720 0.0390 0.0130 27.8731  9.25581  37.1289           4       54.5536                | 
|    M64/i_1/i_2098/B1         OAI21_X1      Fall  1.6810 0.0090 0.0170          1.45983                                                   | 
|    M64/i_1/i_2098/ZN         OAI21_X1      Rise  1.7130 0.0320 0.0210 0.42588  1.70023  2.12611           1       51.2054                | 
|    M64/i_1/i_2097/A          INV_X1        Rise  1.7130 0.0000 0.0210          1.70023                                                   | 
|    M64/i_1/i_2097/ZN         INV_X1        Fall  1.7740 0.0610 0.0440 35.0821  5.48089  40.563            3       51.2054                | 
|    M64/i_1/i_2096/B2         OAI21_X1      Fall  1.7910 0.0170 0.0480          1.55833                                                   | 
|    M64/i_1/i_2096/ZN         OAI21_X1      Rise  1.8390 0.0480 0.0240 0.42588  1.70023  2.12611           1       62.4665                | 
|    M64/i_1/i_2095/A          INV_X1        Rise  1.8390 0.0000 0.0240          1.70023                                                   | 
|    M64/i_1/i_2095/ZN         INV_X1        Fall  1.8580 0.0190 0.0110 1.12409  5.48089  6.60498           3       62.4665                | 
|    M64/i_1/i_2094/B2         OAI21_X1      Fall  1.8580 0.0000 0.0110          1.55833                                                   | 
|    M64/i_1/i_2094/ZN         OAI21_X1      Rise  1.9090 0.0510 0.0350 1.44097  3.84836  5.28933           2       57.0424                | 
|    M64/i_1/i_2092/B2         OAI22_X1      Rise  1.9090 0.0000 0.0350          1.61561                                                   | 
|    M64/i_1/i_2092/ZN         OAI22_X1      Fall  1.9420 0.0330 0.0160 0.531746 3.35061  3.88235           2       38.9286                | 
|    M64/i_1/i_2091/A          INV_X1        Fall  1.9420 0.0000 0.0160          1.54936                                                   | 
|    M64/i_1/i_2091/ZN         INV_X1        Rise  1.9670 0.0250 0.0150 1.3085   3.84775  5.15625           2       38.9286                | 
|    M64/i_1/i_2083/A          XOR2_X1       Rise  1.9670 0.0000 0.0150          2.23214                                                   | 
|    M64/i_1/i_2083/Z          XOR2_X1       Rise  2.0160 0.0490 0.0220 0.675324 1.12828  1.8036            1       38.9286                | 
|    M64/i_1/p_0[46]                         Rise  2.0160 0.0000                                                                           | 
|    M64/c_reg[46]/D           DFFR_X1       Rise  2.0160 0.0000 0.0220          1.12828                                                   | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to M64/c_reg[46]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.2480 58.699   61.3673  120.066           67      32.1209  c    K        | 
|    M64/clk                  Rise  0.0000 0.0000                                                                           | 
|    M64/c_reg[46]/CK DFFR_X1 Rise  0.1010 0.1010 0.2480          0.976605                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock ideal network latency        |  0.1010 2.1010 | 
| library setup check                       | -0.0510 2.0500 | 
| data required time                        |  2.0500        | 
|                                           |                | 
| data required time                        |  2.0500        | 
| data arrival time                         | -2.0160        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 424M, CVMEM - 2140M, PVMEM - 2939M)
