
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2692
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 999.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstrMem' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/InstrMem.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:/vivado/lab_15/main.hex' is read successfully [E:/vivado/lab_15/lab_15.srcs/sources_1/new/InstrMem.v:35]
INFO: [Synth 8-6155] done synthesizing module 'InstrMem' (1#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/InstrMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_15/lab_15.srcs/sources_1/new/Control.v:50]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_15/lab_15.srcs/sources_1/new/Control.v:59]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_15/lab_15.srcs/sources_1/new/Control.v:69]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_15/lab_15.srcs/sources_1/new/Control.v:71]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_15/lab_15.srcs/sources_1/new/Control.v:82]
INFO: [Synth 8-6155] done synthesizing module 'Control' (2#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (3#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstrToImm' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/InstrToImm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstrToImm' (4#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/InstrToImm.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/MUX2.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_15/lab_15.srcs/sources_1/new/MUX2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'MUX2' (5#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/MUX2.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX3' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/MUX3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX3' (6#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/MUX3.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:/vivado/lab_15/main_d.hex' is read successfully [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:46]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:48]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:49]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:50]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:51]
INFO: [Common 17-14] Message 'Synth 8-311' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (8#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchControl' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchControl' (9#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (10#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCcount' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/PCcount.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCcount' (11#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/PCcount.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/vivado/lab_15/lab_15.runs/synth_1/.Xil/Vivado-1656-dummy/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (12#1) [E:/vivado/lab_15/lab_15.runs/synth_1/.Xil/Vivado-1656-dummy/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'digitalclk' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/digitalclk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'digitalclk' (13#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/digitalclk.v:23]
INFO: [Synth 8-6157] synthesizing module 'inoutlab' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/inoutlab.v:23]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (14#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado/lab_15/lab_15.srcs/sources_1/new/PS2Receiver.v:55]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (15#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/PS2Receiver.v:23]
WARNING: [Synth 8-7071] port 'key' of module 'PS2Receiver' is unconnected for instance 'kbscancode' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/inoutlab.v:64]
WARNING: [Synth 8-7023] instance 'kbscancode' of module 'PS2Receiver' has 6 connections declared, but only 5 given [E:/vivado/lab_15/lab_15.srcs/sources_1/new/inoutlab.v:64]
INFO: [Synth 8-6157] synthesizing module 'scancode_to_ascii' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/scancode_to_ascii.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:/vivado/lab9/lab9/scancode.txt' is read successfully [E:/vivado/lab_15/lab_15.srcs/sources_1/new/scancode_to_ascii.v:29]
INFO: [Synth 8-6155] done synthesizing module 'scancode_to_ascii' (16#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/scancode_to_ascii.v:23]
INFO: [Synth 8-6155] done synthesizing module 'inoutlab' (17#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/inoutlab.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7decimal' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/seg7decimal.v:23]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_15/lab_15.srcs/sources_1/new/seg7decimal.v:48]
INFO: [Synth 8-226] default block is never used [E:/vivado/lab_15/lab_15.srcs/sources_1/new/seg7decimal.v:65]
INFO: [Synth 8-6155] done synthesizing module 'seg7decimal' (18#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/seg7decimal.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_ctrl' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/vga_ctrl.v:23]
	Parameter H_Sync_Width bound to: 96 - type: integer 
	Parameter H_Back_Porche bound to: 48 - type: integer 
	Parameter H_Active_Pixels bound to: 640 - type: integer 
	Parameter H_Front_Porch bound to: 16 - type: integer 
	Parameter H_Totals bound to: 799 - type: integer 
	Parameter V_Sync_Width bound to: 2 - type: integer 
	Parameter V_Back_Porche bound to: 33 - type: integer 
	Parameter V_Active_Pixels bound to: 480 - type: integer 
	Parameter V_Front_Porch bound to: 10 - type: integer 
	Parameter V_Totals bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_ctrl' (19#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/vga_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_display' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/vga_display.v:23]
	Parameter RED bound to: 12'b111100000000 
	Parameter ORANGE bound to: 12'b111110000000 
	Parameter YELLOW bound to: 12'b111111110000 
	Parameter GREEN bound to: 12'b000011110000 
	Parameter CYAN bound to: 12'b000011111111 
	Parameter BLUE bound to: 12'b000000001111 
	Parameter PURPLE bound to: 12'b111100001111 
	Parameter BLACK bound to: 12'b000000000000 
	Parameter WHITE bound to: 12'b111111111111 
	Parameter GRAY bound to: 12'b110111011101 
INFO: [Synth 8-3876] $readmem data file 'E:/vivado/lab10_new/ascii16_96.txt' is read successfully [E:/vivado/lab_15/lab_15.srcs/sources_1/new/vga_display.v:63]
INFO: [Synth 8-3876] $readmem data file 'E:/vivado/lab_15/welcome.txt' is read successfully [E:/vivado/lab_15/lab_15.srcs/sources_1/new/vga_display.v:64]
INFO: [Synth 8-6155] done synthesizing module 'vga_display' (20#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/vga_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga' (21#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (22#1) [E:/vivado/lab_15/lab_15.srcs/sources_1/new/CPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1140.402 ; gain = 140.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1140.402 ; gain = 140.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1140.402 ; gain = 140.672
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1140.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado/lab_15/lab_15.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'my25m_clk'
Finished Parsing XDC File [e:/vivado/lab_15/lab_15.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'my25m_clk'
Parsing XDC File [E:/vivado/lab_15/lab_15.srcs/constrs_1/new/CPU.xdc]
Finished Parsing XDC File [E:/vivado/lab_15/lab_15.srcs/constrs_1/new/CPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/lab_15/lab_15.srcs/constrs_1/new/CPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1541.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.496 . Memory (MB): peak = 1541.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'instr_reg' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/InstrMem.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'DataOut_reg' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/DataMem.v:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2283  
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---RAMs : 
	              64K Bit	(8193 X 8 bit)          RAMs := 1     
	              40K Bit	(5120 X 8 bit)          RAMs := 1     
+---Muxes : 
	 131 Input  125 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 8     
	2048 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 11    
	 257 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	  17 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2248  
	   2 Input    1 Bit        Muxes := 60    
	   8 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'addr2_reg[7]' (FDE_1) to 'addr2_reg[14]'
INFO: [Synth 8-3886] merging instance 'addr2_reg[8]' (FDE_1) to 'addr2_reg[14]'
INFO: [Synth 8-3886] merging instance 'addr2_reg[9]' (FDE_1) to 'addr2_reg[14]'
INFO: [Synth 8-3886] merging instance 'addr2_reg[10]' (FDE_1) to 'addr2_reg[14]'
INFO: [Synth 8-3886] merging instance 'addr2_reg[11]' (FDE_1) to 'addr2_reg[14]'
INFO: [Synth 8-3886] merging instance 'addr2_reg[12]' (FDE_1) to 'addr2_reg[14]'
INFO: [Synth 8-3886] merging instance 'addr2_reg[13]' (FDE_1) to 'addr2_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addr2_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\addr2_reg[15] )
INFO: [Synth 8-3886] merging instance 'data3_reg[8]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[9]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[10]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[11]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[12]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[13]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[14]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[15]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[16]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[17]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[18]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[19]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[20]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[21]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[22]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[23]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[24]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[25]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[26]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[27]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[28]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[29]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3886] merging instance 'data3_reg[30]' (FDE_1) to 'data3_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data3_reg[31] )
INFO: [Synth 8-4471] merging register 'start_row_reg[5:0]' into 'start_row_reg[5:0]' [E:/vivado/lab_15/lab_15.srcs/sources_1/new/vga_display.v:97]
DSP Report: Generating DSP ascii_count1, operation Mode is: C+(D+(A:0x1))*(B:0x50).
DSP Report: operator ascii_count1 is absorbed into DSP ascii_count1.
DSP Report: operator ascii_count2 is absorbed into DSP ascii_count1.
DSP Report: operator ascii_count3 is absorbed into DSP ascii_count1.
WARNING: [Synth 8-7129] Port vga_datain[31] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[30] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[29] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[28] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[27] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[26] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[25] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[24] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[23] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[22] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[21] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[20] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[19] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[18] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[17] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[16] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[15] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[14] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[13] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[12] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[11] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[10] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[9] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_datain[8] in module vga_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[15] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[14] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[13] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[12] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[11] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[10] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[9] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[8] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module vga is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module vga is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'addr3_reg[0]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[1]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[6]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[7]' (FDE_1) to 'addr3_reg[15]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[8]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[9]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[10]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[11]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[12]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[13]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[14]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\addr3_reg[15] )
INFO: [Synth 8-3886] merging instance 'addr3_reg[16]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[17]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[18]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[19]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[20]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[21]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[22]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[23]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[24]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[25]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[26]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[27]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[28]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[29]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3886] merging instance 'addr3_reg[30]' (FDE_1) to 'addr3_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addr3_reg[31] )
INFO: [Synth 8-3886] merging instance 'data2_reg[8]' (FDRE_1) to 'data2_reg[9]'
INFO: [Synth 8-3886] merging instance 'data2_reg[9]' (FDRE_1) to 'data2_reg[10]'
INFO: [Synth 8-3886] merging instance 'data2_reg[10]' (FDRE_1) to 'data2_reg[11]'
INFO: [Synth 8-3886] merging instance 'data2_reg[11]' (FDRE_1) to 'data2_reg[12]'
INFO: [Synth 8-3886] merging instance 'data2_reg[12]' (FDRE_1) to 'data2_reg[13]'
INFO: [Synth 8-3886] merging instance 'data2_reg[13]' (FDRE_1) to 'data2_reg[14]'
INFO: [Synth 8-3886] merging instance 'data2_reg[14]' (FDRE_1) to 'data2_reg[15]'
INFO: [Synth 8-3886] merging instance 'data2_reg[15]' (FDRE_1) to 'data2_reg[16]'
INFO: [Synth 8-3886] merging instance 'data2_reg[16]' (FDRE_1) to 'data2_reg[17]'
INFO: [Synth 8-3886] merging instance 'data2_reg[17]' (FDRE_1) to 'data2_reg[18]'
INFO: [Synth 8-3886] merging instance 'data2_reg[18]' (FDRE_1) to 'data2_reg[19]'
INFO: [Synth 8-3886] merging instance 'data2_reg[19]' (FDRE_1) to 'data2_reg[20]'
INFO: [Synth 8-3886] merging instance 'data2_reg[20]' (FDRE_1) to 'data2_reg[21]'
INFO: [Synth 8-3886] merging instance 'data2_reg[21]' (FDRE_1) to 'data2_reg[22]'
INFO: [Synth 8-3886] merging instance 'data2_reg[22]' (FDRE_1) to 'data2_reg[23]'
INFO: [Synth 8-3886] merging instance 'data2_reg[23]' (FDRE_1) to 'data2_reg[24]'
INFO: [Synth 8-3886] merging instance 'data2_reg[24]' (FDRE_1) to 'data2_reg[25]'
INFO: [Synth 8-3886] merging instance 'data2_reg[25]' (FDRE_1) to 'data2_reg[26]'
INFO: [Synth 8-3886] merging instance 'data2_reg[26]' (FDRE_1) to 'data2_reg[27]'
INFO: [Synth 8-3886] merging instance 'data2_reg[27]' (FDRE_1) to 'data2_reg[28]'
INFO: [Synth 8-3886] merging instance 'data2_reg[28]' (FDRE_1) to 'data2_reg[29]'
INFO: [Synth 8-3886] merging instance 'data2_reg[29]' (FDRE_1) to 'data2_reg[30]'
INFO: [Synth 8-3886] merging instance 'data2_reg[30]' (FDRE_1) to 'data2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data2_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:51 ; elapsed = 00:04:19 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------+-----------+----------------------+-------------------------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives                    | 
+------------+----------------------+-----------+----------------------+-------------------------------+
|CPU         | mem_reg              | Implied   | 16 K x 8             | RAM16X1S x 8	RAM256X1S x 256	 | 
|my_vga_top  | my_diaplay/ascii_reg | Implied   | 8 K x 8              | RAM64X1D x 480	RAM64M x 480	  | 
+------------+----------------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_display | C+(D+(A:0x1))*(B:0x50) | 1      | 7      | 13     | 9      | 16     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:03 ; elapsed = 00:04:32 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:22 ; elapsed = 00:04:52 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+----------------------+-----------+----------------------+-------------------------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives                    | 
+------------+----------------------+-----------+----------------------+-------------------------------+
|CPU         | mem_reg              | Implied   | 16 K x 8             | RAM16X1S x 8	RAM256X1S x 256	 | 
|my_vga_top  | my_diaplay/ascii_reg | Implied   | 8 K x 8              | RAM64X1D x 480	RAM64M x 480	  | 
+------------+----------------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\rf/rf_reg[0][31] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:53 ; elapsed = 00:05:39 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:08 ; elapsed = 00:05:56 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:09 ; elapsed = 00:05:56 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:16 ; elapsed = 00:06:04 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:17 ; elapsed = 00:06:04 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:20 ; elapsed = 00:06:08 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:20 ; elapsed = 00:06:08 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz   |     1|
|2     |BUFG      |     2|
|3     |CARRY4    |   380|
|4     |DSP48E1   |     1|
|5     |LUT1      |   191|
|6     |LUT2      |   831|
|7     |LUT3      |   458|
|8     |LUT4      |   836|
|9     |LUT5      |  1098|
|10    |LUT6      | 23984|
|11    |MUXF7     |  9835|
|12    |MUXF8     |  4704|
|13    |RAM16X1S  |     8|
|14    |RAM256X1S |   256|
|15    |RAM64M    |   480|
|16    |RAM64X1D  |   480|
|17    |FDRE      | 68000|
|18    |FDSE      |     1|
|19    |IBUF      |     4|
|20    |OBUF      |    30|
|21    |OBUFT     |    16|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:20 ; elapsed = 00:06:08 . Memory (MB): peak = 1541.230 ; gain = 541.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:48 ; elapsed = 00:05:54 . Memory (MB): peak = 1541.230 ; gain = 140.672
Synthesis Optimization Complete : Time (s): cpu = 00:05:20 ; elapsed = 00:06:09 . Memory (MB): peak = 1541.230 ; gain = 541.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1541.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CPU' is not ideal for floorplanning, since the cellview 'DataMem' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 264 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1541.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1224 instances were transformed.
  RAM16X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 8 instances
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7(x2), MUXF8, RAMS64E(x4)): 256 instances
  RAM64M => RAM64M (RAMD64E(x4)): 480 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 480 instances

INFO: [Common 17-83] Releasing license: Synthesis
193 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:55 ; elapsed = 00:06:46 . Memory (MB): peak = 1541.230 ; gain = 541.500
INFO: [Common 17-1381] The checkpoint 'E:/vivado/lab_15/lab_15.runs/synth_1/CPU.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1541.230 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  5 10:03:00 2023...
