{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744378031231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744378031231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 10:27:11 2025 " "Processing started: Fri Apr 11 10:27:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744378031231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744378031231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SomadorSubtrator -c SomadorSubtrator " "Command: quartus_map --read_settings_files=on --write_settings_files=off SomadorSubtrator -c SomadorSubtrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744378031231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744378031428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744378031428 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg SomadorSubtrator.v(2) " "Verilog HDL Port Declaration error at SomadorSubtrator.v(2): input port(s) cannot be declared with type \"reg\"" {  } { { "SomadorSubtrator.v" "" { Text "C:/Users/aluno/Documents/Fred-Embarcados/ModelSim-Quartus/Quartus/SomadorSubtrator/SomadorSubtrator.v" 2 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744378036061 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg SomadorSubtrator.v(3) " "Verilog HDL Port Declaration error at SomadorSubtrator.v(3): input port(s) cannot be declared with type \"reg\"" {  } { { "SomadorSubtrator.v" "" { Text "C:/Users/aluno/Documents/Fred-Embarcados/ModelSim-Quartus/Quartus/SomadorSubtrator/SomadorSubtrator.v" 3 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744378036061 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SomadorSubtrator SomadorSubtrator.v(1) " "Ignored design unit \"SomadorSubtrator\" at SomadorSubtrator.v(1) due to previous errors" {  } { { "SomadorSubtrator.v" "" { Text "C:/Users/aluno/Documents/Fred-Embarcados/ModelSim-Quartus/Quartus/SomadorSubtrator/SomadorSubtrator.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1744378036061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsubtrator.v 0 0 " "Found 0 design units, including 0 entities, in source file somadorsubtrator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744378036061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 SimSomadorSubtrator.v(13) " "Verilog HDL Expression warning at SimSomadorSubtrator.v(13): truncated literal to match 1 bits" {  } { { "SimSomadorSubtrator.v" "" { Text "C:/Users/aluno/Documents/Fred-Embarcados/ModelSim-Quartus/Quartus/SomadorSubtrator/SimSomadorSubtrator.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744378036061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 SimSomadorSubtrator.v(14) " "Verilog HDL Expression warning at SimSomadorSubtrator.v(14): truncated literal to match 1 bits" {  } { { "SimSomadorSubtrator.v" "" { Text "C:/Users/aluno/Documents/Fred-Embarcados/ModelSim-Quartus/Quartus/SomadorSubtrator/SimSomadorSubtrator.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744378036061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 SimSomadorSubtrator.v(17) " "Verilog HDL Expression warning at SimSomadorSubtrator.v(17): truncated literal to match 1 bits" {  } { { "SimSomadorSubtrator.v" "" { Text "C:/Users/aluno/Documents/Fred-Embarcados/ModelSim-Quartus/Quartus/SomadorSubtrator/SimSomadorSubtrator.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744378036061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 SimSomadorSubtrator.v(18) " "Verilog HDL Expression warning at SimSomadorSubtrator.v(18): truncated literal to match 1 bits" {  } { { "SimSomadorSubtrator.v" "" { Text "C:/Users/aluno/Documents/Fred-Embarcados/ModelSim-Quartus/Quartus/SomadorSubtrator/SimSomadorSubtrator.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1744378036061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simsomadorsubtrator.v 1 1 " "Found 1 design units, including 1 entities, in source file simsomadorsubtrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimSomadorSubtrator " "Found entity 1: SimSomadorSubtrator" {  } { { "SimSomadorSubtrator.v" "" { Text "C:/Users/aluno/Documents/Fred-Embarcados/ModelSim-Quartus/Quartus/SomadorSubtrator/SimSomadorSubtrator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744378036065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744378036065 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744378036115 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 11 10:27:16 2025 " "Processing ended: Fri Apr 11 10:27:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744378036115 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744378036115 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744378036115 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744378036115 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744378036740 ""}
