* Z:\mnt\design.r\spice\examples\6657-4.096.asc
C1 OUT 0 1µ
V1 IN 0 PWL(0 0 3m 4.6 7m 4.6 10m 0)
R1 OUT 0 1K
C2 IN 0 .1µ
XU1 IN IN OUT 0 LT6657-4.096
.tran 10m
.lib LT6657.lib
.backanno
.end
