###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        62600   # Number of WRITE/WRITEP commands
num_reads_done                 =       729420   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       580580   # Number of read row buffer hits
num_read_cmds                  =       729426   # Number of READ/READP commands
num_writes_done                =        62643   # Number of read requests issued
num_write_row_hits             =        37009   # Number of write row buffer hits
num_act_cmds                   =       175223   # Number of ACT commands
num_pre_cmds                   =       175196   # Number of PRE commands
num_ondemand_pres              =       152798   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9397717   # Cyles of rank active rank.0
rank_active_cycles.1           =      9027337   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       602283   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       972663   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       735699   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12606   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6300   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6810   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2052   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1662   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2277   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3338   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          969   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          581   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19843   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           18   # Write cmd latency (cycles)
write_latency[60-79]           =           72   # Write cmd latency (cycles)
write_latency[80-99]           =          175   # Write cmd latency (cycles)
write_latency[100-119]         =          244   # Write cmd latency (cycles)
write_latency[120-139]         =          428   # Write cmd latency (cycles)
write_latency[140-159]         =          597   # Write cmd latency (cycles)
write_latency[160-179]         =          857   # Write cmd latency (cycles)
write_latency[180-199]         =         1224   # Write cmd latency (cycles)
write_latency[200-]            =        58972   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       283455   # Read request latency (cycles)
read_latency[40-59]            =        91380   # Read request latency (cycles)
read_latency[60-79]            =        92788   # Read request latency (cycles)
read_latency[80-99]            =        43149   # Read request latency (cycles)
read_latency[100-119]          =        33358   # Read request latency (cycles)
read_latency[120-139]          =        29113   # Read request latency (cycles)
read_latency[140-159]          =        19561   # Read request latency (cycles)
read_latency[160-179]          =        16135   # Read request latency (cycles)
read_latency[180-199]          =        13209   # Read request latency (cycles)
read_latency[200-]             =       107272   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.12499e+08   # Write energy
read_energy                    =  2.94105e+09   # Read energy
act_energy                     =   4.7941e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.89096e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.66878e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86418e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63306e+09   # Active standby energy rank.1
average_read_latency           =      121.858   # Average read request latency (cycles)
average_interarrival           =      12.6241   # Average request interarrival latency (cycles)
total_energy                   =  1.66908e+10   # Total energy (pJ)
average_power                  =      1669.08   # Average power (mW)
average_bandwidth              =      6.75894   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        68077   # Number of WRITE/WRITEP commands
num_reads_done                 =       825313   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       648334   # Number of read row buffer hits
num_read_cmds                  =       825315   # Number of READ/READP commands
num_writes_done                =        68116   # Number of read requests issued
num_write_row_hits             =        39247   # Number of write row buffer hits
num_act_cmds                   =       206833   # Number of ACT commands
num_pre_cmds                   =       206805   # Number of PRE commands
num_ondemand_pres              =       182869   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9215252   # Cyles of rank active rank.0
rank_active_cycles.1           =      9173844   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       784748   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       826156   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       839144   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11063   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6421   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6490   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1906   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1628   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2272   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3312   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          900   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          594   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19763   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =           18   # Write cmd latency (cycles)
write_latency[60-79]           =           63   # Write cmd latency (cycles)
write_latency[80-99]           =          142   # Write cmd latency (cycles)
write_latency[100-119]         =          211   # Write cmd latency (cycles)
write_latency[120-139]         =          406   # Write cmd latency (cycles)
write_latency[140-159]         =          563   # Write cmd latency (cycles)
write_latency[160-179]         =          781   # Write cmd latency (cycles)
write_latency[180-199]         =         1158   # Write cmd latency (cycles)
write_latency[200-]            =        64726   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       283815   # Read request latency (cycles)
read_latency[40-59]            =       102120   # Read request latency (cycles)
read_latency[60-79]            =       105839   # Read request latency (cycles)
read_latency[80-99]            =        54046   # Read request latency (cycles)
read_latency[100-119]          =        41121   # Read request latency (cycles)
read_latency[120-139]          =        35483   # Read request latency (cycles)
read_latency[140-159]          =        25565   # Read request latency (cycles)
read_latency[160-179]          =        20587   # Read request latency (cycles)
read_latency[180-199]          =        17032   # Read request latency (cycles)
read_latency[200-]             =       139702   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.3984e+08   # Write energy
read_energy                    =  3.32767e+09   # Read energy
act_energy                     =  5.65895e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.76679e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.96555e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75032e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72448e+09   # Active standby energy rank.1
average_read_latency           =      133.696   # Average read request latency (cycles)
average_interarrival           =       11.192   # Average request interarrival latency (cycles)
total_energy                   =  1.71861e+10   # Total energy (pJ)
average_power                  =      1718.61   # Average power (mW)
average_bandwidth              =      7.62393   # Average bandwidth
