<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>STZG -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">STZG</h2><p>Store Allocation Tag, zeroing</p>
      <p class="aml">This instruction stores an Allocation Tag to memory, zeroing the
associated data location. The address used for the store is calculated from
the base register and an immediate signed offset scaled by the Tag Granule.
The Allocation Tag is calculated from the Logical Address Tag in the source
register.</p>
      <p class="aml">This instruction generates an Unchecked access.</p>
    
    <p class="desc">
      It has encodings from 3 classes:
      <a href="#iclass_post_index">Post-index</a>
      , 
      <a href="#iclass_pre_index">Pre-index</a>
       and 
      <a href="#iclass_signed_offset">Signed offset</a>
    </p>
    <h3 class="classheading"><a id="iclass_post_index"/>Post-index<span style="font-size:smaller;"><br/>(FEAT_MTE)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="lr">1</td><td colspan="9" class="lr">imm9</td><td class="l">0</td><td class="r">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="4"/><td/><td/><td/><td/><td colspan="2" class="droppedname">opc</td><td/><td colspan="9"/><td colspan="2" class="droppedname">op2</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="STZG_64Spost_ldsttags"/><p class="asm-code">STZG  <a href="#XtSP_option" title="Is the 64-bit name of the general-purpose source register or stack pointer, encoded in the &quot;Rt&quot; field.">&lt;Xt|SP&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>], #<a href="#simm__2" title="Is the optional signed immediate offset, a multiple of 16 in the range -4096 to 4080, defaulting to 0 and encoded in the &quot;imm9&quot; field.">&lt;simm&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_MTE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let t : integer{} = UInt(Rt);
let n : integer{} = UInt(Rn);
let offset : bits(64) = LSL(SignExtend{64}(imm9), <a href="shared_pseudocode.html#global_LOG2_TAG_GRANULE" title="">LOG2_TAG_GRANULE</a>);
let writeback : boolean = TRUE;
let postindex : boolean = TRUE;</p>
    <h3 class="classheading"><a id="iclass_pre_index"/>Pre-index<span style="font-size:smaller;"><br/>(FEAT_MTE)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="lr">1</td><td colspan="9" class="lr">imm9</td><td class="l">1</td><td class="r">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="4"/><td/><td/><td/><td/><td colspan="2" class="droppedname">opc</td><td/><td colspan="9"/><td colspan="2" class="droppedname">op2</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="STZG_64Spre_ldsttags"/><p class="asm-code">STZG  <a href="#XtSP_option" title="Is the 64-bit name of the general-purpose source register or stack pointer, encoded in the &quot;Rt&quot; field.">&lt;Xt|SP&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, #<a href="#simm__2" title="Is the optional signed immediate offset, a multiple of 16 in the range -4096 to 4080, defaulting to 0 and encoded in the &quot;imm9&quot; field.">&lt;simm&gt;</a>]!</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_MTE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let t : integer{} = UInt(Rt);
let n : integer{} = UInt(Rn);
let offset : bits(64) = LSL(SignExtend{64}(imm9), <a href="shared_pseudocode.html#global_LOG2_TAG_GRANULE" title="">LOG2_TAG_GRANULE</a>);
let writeback : boolean = TRUE;
let postindex : boolean = FALSE;</p>
    <h3 class="classheading"><a id="iclass_signed_offset"/>Signed offset<span style="font-size:smaller;"><br/>(FEAT_MTE)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="lr">1</td><td colspan="9" class="lr">imm9</td><td class="l">1</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="4"/><td/><td/><td/><td/><td colspan="2" class="droppedname">opc</td><td/><td colspan="9"/><td colspan="2" class="droppedname">op2</td><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="STZG_64Soffset_ldsttags"/><p class="asm-code">STZG  <a href="#XtSP_option" title="Is the 64-bit name of the general-purpose source register or stack pointer, encoded in the &quot;Rt&quot; field.">&lt;Xt|SP&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #<a href="#simm__2" title="Is the optional signed immediate offset, a multiple of 16 in the range -4096 to 4080, defaulting to 0 and encoded in the &quot;imm9&quot; field.">&lt;simm&gt;</a>}]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_MTE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let t : integer{} = UInt(Rt);
let n : integer{} = UInt(Rn);
let offset : bits(64) = LSL(SignExtend{64}(imm9), <a href="shared_pseudocode.html#global_LOG2_TAG_GRANULE" title="">LOG2_TAG_GRANULE</a>);
let writeback : boolean = FALSE;
let postindex : boolean = FALSE;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt|SP&gt;</td><td><a id="XtSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose source register or stack pointer, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;simm&gt;</td><td><a id="simm__2"/>
        
          <p class="aml">Is the optional signed immediate offset, a multiple of 16 in the range -4096 to 4080, defaulting to 0 and encoded in the "imm9" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">var address : bits(64);

if n == 31 then
    CheckSPAlignment();
    address = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    address = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

let stzgm : boolean = FALSE;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescLDGSTG(MemOp_STORE, stzgm, t);

if !postindex then
    address = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(address, offset, accdesc);
end;

if !IsAlignedSize(address, <a href="shared_pseudocode.html#global_TAG_GRANULE" title="">TAG_GRANULE</a>) then
    let fault : <a href="shared_pseudocode.html#type_FaultRecord" title="">FaultRecord</a> = <a href="shared_pseudocode.html#func_AlignmentFault_2" title="">AlignmentFault</a>(accdesc, address);
    AArch64_Abort(fault);
end;

<a href="shared_pseudocode.html#accessor_Mem_3" title="">Mem</a>{8*<a href="shared_pseudocode.html#global_TAG_GRANULE" title="">TAG_GRANULE</a>}(address, accdesc) = Zeros{<a href="shared_pseudocode.html#global_TAG_GRANULE" title="">TAG_GRANULE</a> * 8};

let data : bits(64) = if t == 31 then <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}() else <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(t);
let tag : bits(4) = <a href="shared_pseudocode.html#func_AArch64_AllocationTagFromAddress_1" title="">AArch64_AllocationTagFromAddress</a>(data);
<a href="shared_pseudocode.html#accessor_AArch64_MemTag_2" title="">AArch64_MemTag</a>(address, accdesc) = tag;

if writeback then
    if postindex then
        address = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(address, offset, accdesc);
    end;

    if n == 31 then
        <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}() = address;
    else
        <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n) = address;
    end;
end;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
