#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* E */
#define E__0__MASK 0x04u
#define E__0__PC CYREG_PRT12_PC2
#define E__0__PORT 12u
#define E__0__SHIFT 2
#define E__AG CYREG_PRT12_AG
#define E__BIE CYREG_PRT12_BIE
#define E__BIT_MASK CYREG_PRT12_BIT_MASK
#define E__BYP CYREG_PRT12_BYP
#define E__DM0 CYREG_PRT12_DM0
#define E__DM1 CYREG_PRT12_DM1
#define E__DM2 CYREG_PRT12_DM2
#define E__DR CYREG_PRT12_DR
#define E__INP_DIS CYREG_PRT12_INP_DIS
#define E__MASK 0x04u
#define E__PORT 12u
#define E__PRT CYREG_PRT12_PRT
#define E__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define E__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define E__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define E__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define E__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define E__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define E__PS CYREG_PRT12_PS
#define E__SHIFT 2
#define E__SIO_CFG CYREG_PRT12_SIO_CFG
#define E__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define E__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define E__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define E__SLW CYREG_PRT12_SLW

/* D4 */
#define D4__0__MASK 0x01u
#define D4__0__PC CYREG_PRT4_PC0
#define D4__0__PORT 4u
#define D4__0__SHIFT 0
#define D4__AG CYREG_PRT4_AG
#define D4__AMUX CYREG_PRT4_AMUX
#define D4__BIE CYREG_PRT4_BIE
#define D4__BIT_MASK CYREG_PRT4_BIT_MASK
#define D4__BYP CYREG_PRT4_BYP
#define D4__CTL CYREG_PRT4_CTL
#define D4__DM0 CYREG_PRT4_DM0
#define D4__DM1 CYREG_PRT4_DM1
#define D4__DM2 CYREG_PRT4_DM2
#define D4__DR CYREG_PRT4_DR
#define D4__INP_DIS CYREG_PRT4_INP_DIS
#define D4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define D4__LCD_EN CYREG_PRT4_LCD_EN
#define D4__MASK 0x01u
#define D4__PORT 4u
#define D4__PRT CYREG_PRT4_PRT
#define D4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define D4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define D4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define D4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define D4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define D4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define D4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define D4__PS CYREG_PRT4_PS
#define D4__SHIFT 0
#define D4__SLW CYREG_PRT4_SLW

/* D5 */
#define D5__0__MASK 0x02u
#define D5__0__PC CYREG_PRT4_PC1
#define D5__0__PORT 4u
#define D5__0__SHIFT 1
#define D5__AG CYREG_PRT4_AG
#define D5__AMUX CYREG_PRT4_AMUX
#define D5__BIE CYREG_PRT4_BIE
#define D5__BIT_MASK CYREG_PRT4_BIT_MASK
#define D5__BYP CYREG_PRT4_BYP
#define D5__CTL CYREG_PRT4_CTL
#define D5__DM0 CYREG_PRT4_DM0
#define D5__DM1 CYREG_PRT4_DM1
#define D5__DM2 CYREG_PRT4_DM2
#define D5__DR CYREG_PRT4_DR
#define D5__INP_DIS CYREG_PRT4_INP_DIS
#define D5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define D5__LCD_EN CYREG_PRT4_LCD_EN
#define D5__MASK 0x02u
#define D5__PORT 4u
#define D5__PRT CYREG_PRT4_PRT
#define D5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define D5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define D5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define D5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define D5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define D5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define D5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define D5__PS CYREG_PRT4_PS
#define D5__SHIFT 1
#define D5__SLW CYREG_PRT4_SLW

/* D6 */
#define D6__0__MASK 0x40u
#define D6__0__PC CYREG_PRT0_PC6
#define D6__0__PORT 0u
#define D6__0__SHIFT 6
#define D6__AG CYREG_PRT0_AG
#define D6__AMUX CYREG_PRT0_AMUX
#define D6__BIE CYREG_PRT0_BIE
#define D6__BIT_MASK CYREG_PRT0_BIT_MASK
#define D6__BYP CYREG_PRT0_BYP
#define D6__CTL CYREG_PRT0_CTL
#define D6__DM0 CYREG_PRT0_DM0
#define D6__DM1 CYREG_PRT0_DM1
#define D6__DM2 CYREG_PRT0_DM2
#define D6__DR CYREG_PRT0_DR
#define D6__INP_DIS CYREG_PRT0_INP_DIS
#define D6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define D6__LCD_EN CYREG_PRT0_LCD_EN
#define D6__MASK 0x40u
#define D6__PORT 0u
#define D6__PRT CYREG_PRT0_PRT
#define D6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define D6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define D6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define D6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define D6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define D6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define D6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define D6__PS CYREG_PRT0_PS
#define D6__SHIFT 6
#define D6__SLW CYREG_PRT0_SLW

/* D7 */
#define D7__0__MASK 0x80u
#define D7__0__PC CYREG_PRT0_PC7
#define D7__0__PORT 0u
#define D7__0__SHIFT 7
#define D7__AG CYREG_PRT0_AG
#define D7__AMUX CYREG_PRT0_AMUX
#define D7__BIE CYREG_PRT0_BIE
#define D7__BIT_MASK CYREG_PRT0_BIT_MASK
#define D7__BYP CYREG_PRT0_BYP
#define D7__CTL CYREG_PRT0_CTL
#define D7__DM0 CYREG_PRT0_DM0
#define D7__DM1 CYREG_PRT0_DM1
#define D7__DM2 CYREG_PRT0_DM2
#define D7__DR CYREG_PRT0_DR
#define D7__INP_DIS CYREG_PRT0_INP_DIS
#define D7__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define D7__LCD_EN CYREG_PRT0_LCD_EN
#define D7__MASK 0x80u
#define D7__PORT 0u
#define D7__PRT CYREG_PRT0_PRT
#define D7__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define D7__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define D7__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define D7__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define D7__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define D7__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define D7__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define D7__PS CYREG_PRT0_PS
#define D7__SHIFT 7
#define D7__SLW CYREG_PRT0_SLW

/* RS */
#define RS__0__MASK 0x08u
#define RS__0__PC CYREG_IO_PC_PRT15_PC3
#define RS__0__PORT 15u
#define RS__0__SHIFT 3
#define RS__AG CYREG_PRT15_AG
#define RS__AMUX CYREG_PRT15_AMUX
#define RS__BIE CYREG_PRT15_BIE
#define RS__BIT_MASK CYREG_PRT15_BIT_MASK
#define RS__BYP CYREG_PRT15_BYP
#define RS__CTL CYREG_PRT15_CTL
#define RS__DM0 CYREG_PRT15_DM0
#define RS__DM1 CYREG_PRT15_DM1
#define RS__DM2 CYREG_PRT15_DM2
#define RS__DR CYREG_PRT15_DR
#define RS__INP_DIS CYREG_PRT15_INP_DIS
#define RS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define RS__LCD_EN CYREG_PRT15_LCD_EN
#define RS__MASK 0x08u
#define RS__PORT 15u
#define RS__PRT CYREG_PRT15_PRT
#define RS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define RS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define RS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define RS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define RS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define RS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define RS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define RS__PS CYREG_PRT15_PS
#define RS__SHIFT 3
#define RS__SLW CYREG_PRT15_SLW

/* V0 */
#define V0__0__MASK 0x08u
#define V0__0__PC CYREG_PRT12_PC3
#define V0__0__PORT 12u
#define V0__0__SHIFT 3
#define V0__AG CYREG_PRT12_AG
#define V0__BIE CYREG_PRT12_BIE
#define V0__BIT_MASK CYREG_PRT12_BIT_MASK
#define V0__BYP CYREG_PRT12_BYP
#define V0__DM0 CYREG_PRT12_DM0
#define V0__DM1 CYREG_PRT12_DM1
#define V0__DM2 CYREG_PRT12_DM2
#define V0__DR CYREG_PRT12_DR
#define V0__INP_DIS CYREG_PRT12_INP_DIS
#define V0__MASK 0x08u
#define V0__PORT 12u
#define V0__PRT CYREG_PRT12_PRT
#define V0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define V0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define V0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define V0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define V0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define V0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define V0__PS CYREG_PRT12_PS
#define V0__SHIFT 3
#define V0__SIO_CFG CYREG_PRT12_SIO_CFG
#define V0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define V0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define V0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define V0__SLW CYREG_PRT12_SLW

/* I2C_bI2C_UDB */
#define I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B1_UDB11_A0
#define I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B1_UDB11_A1
#define I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B1_UDB11_D0
#define I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B1_UDB11_D1
#define I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B1_UDB11_F0
#define I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B1_UDB11_F1
#define I2C_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define I2C_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB15_A0
#define I2C_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB15_A1
#define I2C_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define I2C_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB15_D0
#define I2C_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB15_D1
#define I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define I2C_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define I2C_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB15_F0
#define I2C_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB15_F1
#define I2C_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_bI2C_UDB_StsReg__0__POS 0
#define I2C_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_bI2C_UDB_StsReg__1__POS 1
#define I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define I2C_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_bI2C_UDB_StsReg__2__POS 2
#define I2C_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_bI2C_UDB_StsReg__3__POS 3
#define I2C_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_bI2C_UDB_StsReg__4__POS 4
#define I2C_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_bI2C_UDB_StsReg__5__POS 5
#define I2C_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_bI2C_UDB_StsReg__MASK_REG CYREG_B1_UDB08_MSK
#define I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define I2C_bI2C_UDB_StsReg__STATUS_REG CYREG_B1_UDB08_ST
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB09_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB09_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB09_MSK

/* I2C_I2C_IRQ */
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x10u
#define I2C_I2C_IRQ__INTC_NUMBER 4u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_IntClock */
#define I2C_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define I2C_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define I2C_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define I2C_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define I2C_IntClock__INDEX 0x02u
#define I2C_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2C_IntClock__PM_ACT_MSK 0x04u
#define I2C_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2C_IntClock__PM_STBY_MSK 0x04u

/* I2C_SCL */
#define I2C_SCL__0__MASK 0x80u
#define I2C_SCL__0__PC CYREG_PRT1_PC7
#define I2C_SCL__0__PORT 1u
#define I2C_SCL__0__SHIFT 7
#define I2C_SCL__AG CYREG_PRT1_AG
#define I2C_SCL__AMUX CYREG_PRT1_AMUX
#define I2C_SCL__BIE CYREG_PRT1_BIE
#define I2C_SCL__BIT_MASK CYREG_PRT1_BIT_MASK
#define I2C_SCL__BYP CYREG_PRT1_BYP
#define I2C_SCL__CTL CYREG_PRT1_CTL
#define I2C_SCL__DM0 CYREG_PRT1_DM0
#define I2C_SCL__DM1 CYREG_PRT1_DM1
#define I2C_SCL__DM2 CYREG_PRT1_DM2
#define I2C_SCL__DR CYREG_PRT1_DR
#define I2C_SCL__INP_DIS CYREG_PRT1_INP_DIS
#define I2C_SCL__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define I2C_SCL__LCD_EN CYREG_PRT1_LCD_EN
#define I2C_SCL__MASK 0x80u
#define I2C_SCL__PORT 1u
#define I2C_SCL__PRT CYREG_PRT1_PRT
#define I2C_SCL__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define I2C_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define I2C_SCL__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define I2C_SCL__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define I2C_SCL__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define I2C_SCL__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define I2C_SCL__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define I2C_SCL__PS CYREG_PRT1_PS
#define I2C_SCL__SHIFT 7
#define I2C_SCL__SLW CYREG_PRT1_SLW

/* I2C_SDA */
#define I2C_SDA__0__MASK 0x40u
#define I2C_SDA__0__PC CYREG_PRT1_PC6
#define I2C_SDA__0__PORT 1u
#define I2C_SDA__0__SHIFT 6
#define I2C_SDA__AG CYREG_PRT1_AG
#define I2C_SDA__AMUX CYREG_PRT1_AMUX
#define I2C_SDA__BIE CYREG_PRT1_BIE
#define I2C_SDA__BIT_MASK CYREG_PRT1_BIT_MASK
#define I2C_SDA__BYP CYREG_PRT1_BYP
#define I2C_SDA__CTL CYREG_PRT1_CTL
#define I2C_SDA__DM0 CYREG_PRT1_DM0
#define I2C_SDA__DM1 CYREG_PRT1_DM1
#define I2C_SDA__DM2 CYREG_PRT1_DM2
#define I2C_SDA__DR CYREG_PRT1_DR
#define I2C_SDA__INP_DIS CYREG_PRT1_INP_DIS
#define I2C_SDA__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define I2C_SDA__LCD_EN CYREG_PRT1_LCD_EN
#define I2C_SDA__MASK 0x40u
#define I2C_SDA__PORT 1u
#define I2C_SDA__PRT CYREG_PRT1_PRT
#define I2C_SDA__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define I2C_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define I2C_SDA__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define I2C_SDA__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define I2C_SDA__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define I2C_SDA__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define I2C_SDA__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define I2C_SDA__PS CYREG_PRT1_PS
#define I2C_SDA__SHIFT 6
#define I2C_SDA__SLW CYREG_PRT1_SLW

/* LCD_Cntl_Port */
#define LCD_Cntl_Port_Sync_ctrl_reg__0__MASK 0x01u
#define LCD_Cntl_Port_Sync_ctrl_reg__0__POS 0
#define LCD_Cntl_Port_Sync_ctrl_reg__1__MASK 0x02u
#define LCD_Cntl_Port_Sync_ctrl_reg__1__POS 1
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define LCD_Cntl_Port_Sync_ctrl_reg__2__MASK 0x04u
#define LCD_Cntl_Port_Sync_ctrl_reg__2__POS 2
#define LCD_Cntl_Port_Sync_ctrl_reg__3__MASK 0x08u
#define LCD_Cntl_Port_Sync_ctrl_reg__3__POS 3
#define LCD_Cntl_Port_Sync_ctrl_reg__4__MASK 0x10u
#define LCD_Cntl_Port_Sync_ctrl_reg__4__POS 4
#define LCD_Cntl_Port_Sync_ctrl_reg__5__MASK 0x20u
#define LCD_Cntl_Port_Sync_ctrl_reg__5__POS 5
#define LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define LCD_Cntl_Port_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define LCD_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define LCD_Cntl_Port_Sync_ctrl_reg__MASK 0x3Fu
#define LCD_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define LCD_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define LCD_Cntl_Port_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK

/* RED */
#define RED__0__MASK 0x80u
#define RED__0__PC CYREG_PRT12_PC7
#define RED__0__PORT 12u
#define RED__0__SHIFT 7
#define RED__AG CYREG_PRT12_AG
#define RED__BIE CYREG_PRT12_BIE
#define RED__BIT_MASK CYREG_PRT12_BIT_MASK
#define RED__BYP CYREG_PRT12_BYP
#define RED__DM0 CYREG_PRT12_DM0
#define RED__DM1 CYREG_PRT12_DM1
#define RED__DM2 CYREG_PRT12_DM2
#define RED__DR CYREG_PRT12_DR
#define RED__INP_DIS CYREG_PRT12_INP_DIS
#define RED__MASK 0x80u
#define RED__PORT 12u
#define RED__PRT CYREG_PRT12_PRT
#define RED__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RED__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RED__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RED__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RED__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RED__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RED__PS CYREG_PRT12_PS
#define RED__SHIFT 7
#define RED__SIO_CFG CYREG_PRT12_SIO_CFG
#define RED__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RED__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RED__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RED__SLW CYREG_PRT12_SLW

/* USB_arb_int */
#define USB_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_arb_int__INTC_MASK 0x400000u
#define USB_arb_int__INTC_NUMBER 22u
#define USB_arb_int__INTC_PRIOR_NUM 7u
#define USB_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USB_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_bus_reset */
#define USB_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_bus_reset__INTC_MASK 0x800000u
#define USB_bus_reset__INTC_NUMBER 23u
#define USB_bus_reset__INTC_PRIOR_NUM 7u
#define USB_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USB_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_Dm */
#define USB_Dm__0__MASK 0x80u
#define USB_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USB_Dm__0__PORT 15u
#define USB_Dm__0__SHIFT 7
#define USB_Dm__AG CYREG_PRT15_AG
#define USB_Dm__AMUX CYREG_PRT15_AMUX
#define USB_Dm__BIE CYREG_PRT15_BIE
#define USB_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dm__BYP CYREG_PRT15_BYP
#define USB_Dm__CTL CYREG_PRT15_CTL
#define USB_Dm__DM0 CYREG_PRT15_DM0
#define USB_Dm__DM1 CYREG_PRT15_DM1
#define USB_Dm__DM2 CYREG_PRT15_DM2
#define USB_Dm__DR CYREG_PRT15_DR
#define USB_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dm__MASK 0x80u
#define USB_Dm__PORT 15u
#define USB_Dm__PRT CYREG_PRT15_PRT
#define USB_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dm__PS CYREG_PRT15_PS
#define USB_Dm__SHIFT 7
#define USB_Dm__SLW CYREG_PRT15_SLW

/* USB_Dp */
#define USB_Dp__0__MASK 0x40u
#define USB_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USB_Dp__0__PORT 15u
#define USB_Dp__0__SHIFT 6
#define USB_Dp__AG CYREG_PRT15_AG
#define USB_Dp__AMUX CYREG_PRT15_AMUX
#define USB_Dp__BIE CYREG_PRT15_BIE
#define USB_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dp__BYP CYREG_PRT15_BYP
#define USB_Dp__CTL CYREG_PRT15_CTL
#define USB_Dp__DM0 CYREG_PRT15_DM0
#define USB_Dp__DM1 CYREG_PRT15_DM1
#define USB_Dp__DM2 CYREG_PRT15_DM2
#define USB_Dp__DR CYREG_PRT15_DR
#define USB_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USB_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dp__MASK 0x40u
#define USB_Dp__PORT 15u
#define USB_Dp__PRT CYREG_PRT15_PRT
#define USB_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dp__PS CYREG_PRT15_PS
#define USB_Dp__SHIFT 6
#define USB_Dp__SLW CYREG_PRT15_SLW
#define USB_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USB_dp_int */
#define USB_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_dp_int__INTC_MASK 0x1000u
#define USB_dp_int__INTC_NUMBER 12u
#define USB_dp_int__INTC_PRIOR_NUM 7u
#define USB_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USB_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_0 */
#define USB_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_0__INTC_MASK 0x1000000u
#define USB_ep_0__INTC_NUMBER 24u
#define USB_ep_0__INTC_PRIOR_NUM 7u
#define USB_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USB_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_1 */
#define USB_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_1__INTC_MASK 0x20u
#define USB_ep_1__INTC_NUMBER 5u
#define USB_ep_1__INTC_PRIOR_NUM 7u
#define USB_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USB_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_2 */
#define USB_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_2__INTC_MASK 0x40u
#define USB_ep_2__INTC_NUMBER 6u
#define USB_ep_2__INTC_PRIOR_NUM 7u
#define USB_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USB_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_ep_3 */
#define USB_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_3__INTC_MASK 0x80u
#define USB_ep_3__INTC_NUMBER 7u
#define USB_ep_3__INTC_PRIOR_NUM 7u
#define USB_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USB_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_sof_int */
#define USB_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_sof_int__INTC_MASK 0x200000u
#define USB_sof_int__INTC_NUMBER 21u
#define USB_sof_int__INTC_PRIOR_NUM 7u
#define USB_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USB_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USB_USB */
#define USB_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USB_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USB_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USB_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USB_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USB_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USB_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USB_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USB_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USB_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USB_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USB_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USB_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USB_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USB_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USB_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USB_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USB_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USB_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USB_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USB_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USB_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USB_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USB_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USB_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USB_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USB_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USB_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USB_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USB_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USB_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USB_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USB_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USB_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USB_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USB_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USB_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USB_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USB_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USB_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USB_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USB_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USB_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USB_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USB_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USB_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USB_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USB_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USB_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USB_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USB_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USB_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USB_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USB_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USB_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USB_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USB_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USB_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USB_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USB_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USB_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USB_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USB_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USB_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USB_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USB_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USB_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USB_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USB_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USB_USB__CR0 CYREG_USB_CR0
#define USB_USB__CR1 CYREG_USB_CR1
#define USB_USB__CWA CYREG_USB_CWA
#define USB_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USB_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USB_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USB_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USB_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USB_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USB_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USB_USB__EP0_CR CYREG_USB_EP0_CR
#define USB_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USB_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USB_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USB_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USB_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USB_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USB_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USB_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USB_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USB_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USB_USB__PM_ACT_MSK 0x01u
#define USB_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USB_USB__PM_STBY_MSK 0x01u
#define USB_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USB_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USB_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USB_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USB_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USB_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USB_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USB_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USB_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USB_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USB_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USB_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USB_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USB_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USB_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USB_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USB_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USB_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USB_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USB_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USB_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USB_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USB_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USB_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USB_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USB_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USB_USB__SOF0 CYREG_USB_SOF0
#define USB_USB__SOF1 CYREG_USB_SOF1
#define USB_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USB_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USB_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* BLUE */
#define BLUE__0__MASK 0x20u
#define BLUE__0__PC CYREG_PRT5_PC5
#define BLUE__0__PORT 5u
#define BLUE__0__SHIFT 5
#define BLUE__AG CYREG_PRT5_AG
#define BLUE__AMUX CYREG_PRT5_AMUX
#define BLUE__BIE CYREG_PRT5_BIE
#define BLUE__BIT_MASK CYREG_PRT5_BIT_MASK
#define BLUE__BYP CYREG_PRT5_BYP
#define BLUE__CTL CYREG_PRT5_CTL
#define BLUE__DM0 CYREG_PRT5_DM0
#define BLUE__DM1 CYREG_PRT5_DM1
#define BLUE__DM2 CYREG_PRT5_DM2
#define BLUE__DR CYREG_PRT5_DR
#define BLUE__INP_DIS CYREG_PRT5_INP_DIS
#define BLUE__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define BLUE__LCD_EN CYREG_PRT5_LCD_EN
#define BLUE__MASK 0x20u
#define BLUE__PORT 5u
#define BLUE__PRT CYREG_PRT5_PRT
#define BLUE__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define BLUE__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define BLUE__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define BLUE__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define BLUE__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define BLUE__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define BLUE__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define BLUE__PS CYREG_PRT5_PS
#define BLUE__SHIFT 5
#define BLUE__SLW CYREG_PRT5_SLW

/* MLEN */
#define MLEN__0__MASK 0x20u
#define MLEN__0__PC CYREG_PRT12_PC5
#define MLEN__0__PORT 12u
#define MLEN__0__SHIFT 5
#define MLEN__AG CYREG_PRT12_AG
#define MLEN__BIE CYREG_PRT12_BIE
#define MLEN__BIT_MASK CYREG_PRT12_BIT_MASK
#define MLEN__BYP CYREG_PRT12_BYP
#define MLEN__DM0 CYREG_PRT12_DM0
#define MLEN__DM1 CYREG_PRT12_DM1
#define MLEN__DM2 CYREG_PRT12_DM2
#define MLEN__DR CYREG_PRT12_DR
#define MLEN__INP_DIS CYREG_PRT12_INP_DIS
#define MLEN__MASK 0x20u
#define MLEN__PORT 12u
#define MLEN__PRT CYREG_PRT12_PRT
#define MLEN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MLEN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MLEN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MLEN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MLEN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MLEN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MLEN__PS CYREG_PRT12_PS
#define MLEN__SHIFT 5
#define MLEN__SIO_CFG CYREG_PRT12_SIO_CFG
#define MLEN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MLEN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MLEN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MLEN__SLW CYREG_PRT12_SLW

/* MREN */
#define MREN__0__MASK 0x02u
#define MREN__0__PC CYREG_PRT5_PC1
#define MREN__0__PORT 5u
#define MREN__0__SHIFT 1
#define MREN__AG CYREG_PRT5_AG
#define MREN__AMUX CYREG_PRT5_AMUX
#define MREN__BIE CYREG_PRT5_BIE
#define MREN__BIT_MASK CYREG_PRT5_BIT_MASK
#define MREN__BYP CYREG_PRT5_BYP
#define MREN__CTL CYREG_PRT5_CTL
#define MREN__DM0 CYREG_PRT5_DM0
#define MREN__DM1 CYREG_PRT5_DM1
#define MREN__DM2 CYREG_PRT5_DM2
#define MREN__DR CYREG_PRT5_DR
#define MREN__INP_DIS CYREG_PRT5_INP_DIS
#define MREN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MREN__LCD_EN CYREG_PRT5_LCD_EN
#define MREN__MASK 0x02u
#define MREN__PORT 5u
#define MREN__PRT CYREG_PRT5_PRT
#define MREN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MREN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MREN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MREN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MREN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MREN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MREN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MREN__PS CYREG_PRT5_PS
#define MREN__SHIFT 1
#define MREN__SLW CYREG_PRT5_SLW

/* but0 */
#define but0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define but0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define but0__INTC_MASK 0x100u
#define but0__INTC_NUMBER 8u
#define but0__INTC_PRIOR_NUM 7u
#define but0__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define but0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define but0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* but1 */
#define but1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define but1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define but1__INTC_MASK 0x200u
#define but1__INTC_NUMBER 9u
#define but1__INTC_PRIOR_NUM 7u
#define but1__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define but1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define but1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MLIN1 */
#define MLIN1__0__MASK 0x20u
#define MLIN1__0__PC CYREG_PRT6_PC5
#define MLIN1__0__PORT 6u
#define MLIN1__0__SHIFT 5
#define MLIN1__AG CYREG_PRT6_AG
#define MLIN1__AMUX CYREG_PRT6_AMUX
#define MLIN1__BIE CYREG_PRT6_BIE
#define MLIN1__BIT_MASK CYREG_PRT6_BIT_MASK
#define MLIN1__BYP CYREG_PRT6_BYP
#define MLIN1__CTL CYREG_PRT6_CTL
#define MLIN1__DM0 CYREG_PRT6_DM0
#define MLIN1__DM1 CYREG_PRT6_DM1
#define MLIN1__DM2 CYREG_PRT6_DM2
#define MLIN1__DR CYREG_PRT6_DR
#define MLIN1__INP_DIS CYREG_PRT6_INP_DIS
#define MLIN1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MLIN1__LCD_EN CYREG_PRT6_LCD_EN
#define MLIN1__MASK 0x20u
#define MLIN1__PORT 6u
#define MLIN1__PRT CYREG_PRT6_PRT
#define MLIN1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MLIN1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MLIN1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MLIN1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MLIN1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MLIN1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MLIN1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MLIN1__PS CYREG_PRT6_PS
#define MLIN1__SHIFT 5
#define MLIN1__SLW CYREG_PRT6_SLW

/* MLIN2 */
#define MLIN2__0__MASK 0x40u
#define MLIN2__0__PC CYREG_PRT6_PC6
#define MLIN2__0__PORT 6u
#define MLIN2__0__SHIFT 6
#define MLIN2__AG CYREG_PRT6_AG
#define MLIN2__AMUX CYREG_PRT6_AMUX
#define MLIN2__BIE CYREG_PRT6_BIE
#define MLIN2__BIT_MASK CYREG_PRT6_BIT_MASK
#define MLIN2__BYP CYREG_PRT6_BYP
#define MLIN2__CTL CYREG_PRT6_CTL
#define MLIN2__DM0 CYREG_PRT6_DM0
#define MLIN2__DM1 CYREG_PRT6_DM1
#define MLIN2__DM2 CYREG_PRT6_DM2
#define MLIN2__DR CYREG_PRT6_DR
#define MLIN2__INP_DIS CYREG_PRT6_INP_DIS
#define MLIN2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MLIN2__LCD_EN CYREG_PRT6_LCD_EN
#define MLIN2__MASK 0x40u
#define MLIN2__PORT 6u
#define MLIN2__PRT CYREG_PRT6_PRT
#define MLIN2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MLIN2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MLIN2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MLIN2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MLIN2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MLIN2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MLIN2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MLIN2__PS CYREG_PRT6_PS
#define MLIN2__SHIFT 6
#define MLIN2__SLW CYREG_PRT6_SLW

/* MRIN1 */
#define MRIN1__0__MASK 0x80u
#define MRIN1__0__PC CYREG_PRT6_PC7
#define MRIN1__0__PORT 6u
#define MRIN1__0__SHIFT 7
#define MRIN1__AG CYREG_PRT6_AG
#define MRIN1__AMUX CYREG_PRT6_AMUX
#define MRIN1__BIE CYREG_PRT6_BIE
#define MRIN1__BIT_MASK CYREG_PRT6_BIT_MASK
#define MRIN1__BYP CYREG_PRT6_BYP
#define MRIN1__CTL CYREG_PRT6_CTL
#define MRIN1__DM0 CYREG_PRT6_DM0
#define MRIN1__DM1 CYREG_PRT6_DM1
#define MRIN1__DM2 CYREG_PRT6_DM2
#define MRIN1__DR CYREG_PRT6_DR
#define MRIN1__INP_DIS CYREG_PRT6_INP_DIS
#define MRIN1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MRIN1__LCD_EN CYREG_PRT6_LCD_EN
#define MRIN1__MASK 0x80u
#define MRIN1__PORT 6u
#define MRIN1__PRT CYREG_PRT6_PRT
#define MRIN1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MRIN1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MRIN1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MRIN1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MRIN1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MRIN1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MRIN1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MRIN1__PS CYREG_PRT6_PS
#define MRIN1__SHIFT 7
#define MRIN1__SLW CYREG_PRT6_SLW

/* MRIN2 */
#define MRIN2__0__MASK 0x01u
#define MRIN2__0__PC CYREG_PRT5_PC0
#define MRIN2__0__PORT 5u
#define MRIN2__0__SHIFT 0
#define MRIN2__AG CYREG_PRT5_AG
#define MRIN2__AMUX CYREG_PRT5_AMUX
#define MRIN2__BIE CYREG_PRT5_BIE
#define MRIN2__BIT_MASK CYREG_PRT5_BIT_MASK
#define MRIN2__BYP CYREG_PRT5_BYP
#define MRIN2__CTL CYREG_PRT5_CTL
#define MRIN2__DM0 CYREG_PRT5_DM0
#define MRIN2__DM1 CYREG_PRT5_DM1
#define MRIN2__DM2 CYREG_PRT5_DM2
#define MRIN2__DR CYREG_PRT5_DR
#define MRIN2__INP_DIS CYREG_PRT5_INP_DIS
#define MRIN2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MRIN2__LCD_EN CYREG_PRT5_LCD_EN
#define MRIN2__MASK 0x01u
#define MRIN2__PORT 5u
#define MRIN2__PRT CYREG_PRT5_PRT
#define MRIN2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MRIN2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MRIN2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MRIN2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MRIN2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MRIN2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MRIN2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MRIN2__PS CYREG_PRT5_PS
#define MRIN2__SHIFT 0
#define MRIN2__SLW CYREG_PRT5_SLW

/* WHITE */
#define WHITE__0__MASK 0x10u
#define WHITE__0__PC CYREG_PRT5_PC4
#define WHITE__0__PORT 5u
#define WHITE__0__SHIFT 4
#define WHITE__AG CYREG_PRT5_AG
#define WHITE__AMUX CYREG_PRT5_AMUX
#define WHITE__BIE CYREG_PRT5_BIE
#define WHITE__BIT_MASK CYREG_PRT5_BIT_MASK
#define WHITE__BYP CYREG_PRT5_BYP
#define WHITE__CTL CYREG_PRT5_CTL
#define WHITE__DM0 CYREG_PRT5_DM0
#define WHITE__DM1 CYREG_PRT5_DM1
#define WHITE__DM2 CYREG_PRT5_DM2
#define WHITE__DR CYREG_PRT5_DR
#define WHITE__INP_DIS CYREG_PRT5_INP_DIS
#define WHITE__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define WHITE__LCD_EN CYREG_PRT5_LCD_EN
#define WHITE__MASK 0x10u
#define WHITE__PORT 5u
#define WHITE__PRT CYREG_PRT5_PRT
#define WHITE__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define WHITE__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define WHITE__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define WHITE__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define WHITE__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define WHITE__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define WHITE__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define WHITE__PS CYREG_PRT5_PS
#define WHITE__SHIFT 4
#define WHITE__SLW CYREG_PRT5_SLW

/* Button_Button */
#define Button_Button__0__AG CYREG_PRT5_AG
#define Button_Button__0__AMUX CYREG_PRT5_AMUX
#define Button_Button__0__BIE CYREG_PRT5_BIE
#define Button_Button__0__BIT_MASK CYREG_PRT5_BIT_MASK
#define Button_Button__0__BYP CYREG_PRT5_BYP
#define Button_Button__0__CTL CYREG_PRT5_CTL
#define Button_Button__0__DM0 CYREG_PRT5_DM0
#define Button_Button__0__DM1 CYREG_PRT5_DM1
#define Button_Button__0__DM2 CYREG_PRT5_DM2
#define Button_Button__0__DR CYREG_PRT5_DR
#define Button_Button__0__INP_DIS CYREG_PRT5_INP_DIS
#define Button_Button__0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Button_Button__0__LCD_EN CYREG_PRT5_LCD_EN
#define Button_Button__0__MASK 0x80u
#define Button_Button__0__PC CYREG_PRT5_PC7
#define Button_Button__0__PORT 5u
#define Button_Button__0__PRT CYREG_PRT5_PRT
#define Button_Button__0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Button_Button__0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Button_Button__0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Button_Button__0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Button_Button__0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Button_Button__0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Button_Button__0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Button_Button__0__PS CYREG_PRT5_PS
#define Button_Button__0__SHIFT 7
#define Button_Button__0__SLW CYREG_PRT5_SLW
#define Button_Button__1__AG CYREG_PRT6_AG
#define Button_Button__1__AMUX CYREG_PRT6_AMUX
#define Button_Button__1__BIE CYREG_PRT6_BIE
#define Button_Button__1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Button_Button__1__BYP CYREG_PRT6_BYP
#define Button_Button__1__CTL CYREG_PRT6_CTL
#define Button_Button__1__DM0 CYREG_PRT6_DM0
#define Button_Button__1__DM1 CYREG_PRT6_DM1
#define Button_Button__1__DM2 CYREG_PRT6_DM2
#define Button_Button__1__DR CYREG_PRT6_DR
#define Button_Button__1__INP_DIS CYREG_PRT6_INP_DIS
#define Button_Button__1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Button_Button__1__LCD_EN CYREG_PRT6_LCD_EN
#define Button_Button__1__MASK 0x10u
#define Button_Button__1__PC CYREG_PRT6_PC4
#define Button_Button__1__PORT 6u
#define Button_Button__1__PRT CYREG_PRT6_PRT
#define Button_Button__1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Button_Button__1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Button_Button__1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Button_Button__1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Button_Button__1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Button_Button__1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Button_Button__1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Button_Button__1__PS CYREG_PRT6_PS
#define Button_Button__1__SHIFT 4
#define Button_Button__1__SLW CYREG_PRT6_SLW

/* Button_PWM_PWMHW */
#define Button_PWM_PWMHW__CAP0 CYREG_TMR0_CAP0
#define Button_PWM_PWMHW__CAP1 CYREG_TMR0_CAP1
#define Button_PWM_PWMHW__CFG0 CYREG_TMR0_CFG0
#define Button_PWM_PWMHW__CFG1 CYREG_TMR0_CFG1
#define Button_PWM_PWMHW__CFG2 CYREG_TMR0_CFG2
#define Button_PWM_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Button_PWM_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Button_PWM_PWMHW__PER0 CYREG_TMR0_PER0
#define Button_PWM_PWMHW__PER1 CYREG_TMR0_PER1
#define Button_PWM_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Button_PWM_PWMHW__PM_ACT_MSK 0x01u
#define Button_PWM_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Button_PWM_PWMHW__PM_STBY_MSK 0x01u
#define Button_PWM_PWMHW__RT0 CYREG_TMR0_RT0
#define Button_PWM_PWMHW__RT1 CYREG_TMR0_RT1
#define Button_PWM_PWMHW__SR0 CYREG_TMR0_SR0

/* Camera_CLK */
#define Camera_CLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Camera_CLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Camera_CLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Camera_CLK__CFG2_SRC_SEL_MASK 0x07u
#define Camera_CLK__INDEX 0x00u
#define Camera_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Camera_CLK__PM_ACT_MSK 0x01u
#define Camera_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Camera_CLK__PM_STBY_MSK 0x01u

/* Camera_D */
#define Camera_D__0__AG CYREG_PRT4_AG
#define Camera_D__0__AMUX CYREG_PRT4_AMUX
#define Camera_D__0__BIE CYREG_PRT4_BIE
#define Camera_D__0__BIT_MASK CYREG_PRT4_BIT_MASK
#define Camera_D__0__BYP CYREG_PRT4_BYP
#define Camera_D__0__CTL CYREG_PRT4_CTL
#define Camera_D__0__DM0 CYREG_PRT4_DM0
#define Camera_D__0__DM1 CYREG_PRT4_DM1
#define Camera_D__0__DM2 CYREG_PRT4_DM2
#define Camera_D__0__DR CYREG_PRT4_DR
#define Camera_D__0__INP_DIS CYREG_PRT4_INP_DIS
#define Camera_D__0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Camera_D__0__LCD_EN CYREG_PRT4_LCD_EN
#define Camera_D__0__MASK 0x80u
#define Camera_D__0__PC CYREG_PRT4_PC7
#define Camera_D__0__PORT 4u
#define Camera_D__0__PRT CYREG_PRT4_PRT
#define Camera_D__0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Camera_D__0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Camera_D__0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Camera_D__0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Camera_D__0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Camera_D__0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Camera_D__0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Camera_D__0__PS CYREG_PRT4_PS
#define Camera_D__0__SHIFT 7
#define Camera_D__0__SLW CYREG_PRT4_SLW
#define Camera_D__1__AG CYREG_PRT4_AG
#define Camera_D__1__AMUX CYREG_PRT4_AMUX
#define Camera_D__1__BIE CYREG_PRT4_BIE
#define Camera_D__1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Camera_D__1__BYP CYREG_PRT4_BYP
#define Camera_D__1__CTL CYREG_PRT4_CTL
#define Camera_D__1__DM0 CYREG_PRT4_DM0
#define Camera_D__1__DM1 CYREG_PRT4_DM1
#define Camera_D__1__DM2 CYREG_PRT4_DM2
#define Camera_D__1__DR CYREG_PRT4_DR
#define Camera_D__1__INP_DIS CYREG_PRT4_INP_DIS
#define Camera_D__1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Camera_D__1__LCD_EN CYREG_PRT4_LCD_EN
#define Camera_D__1__MASK 0x20u
#define Camera_D__1__PC CYREG_PRT4_PC5
#define Camera_D__1__PORT 4u
#define Camera_D__1__PRT CYREG_PRT4_PRT
#define Camera_D__1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Camera_D__1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Camera_D__1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Camera_D__1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Camera_D__1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Camera_D__1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Camera_D__1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Camera_D__1__PS CYREG_PRT4_PS
#define Camera_D__1__SHIFT 5
#define Camera_D__1__SLW CYREG_PRT4_SLW
#define Camera_D__2__AG CYREG_PRT4_AG
#define Camera_D__2__AMUX CYREG_PRT4_AMUX
#define Camera_D__2__BIE CYREG_PRT4_BIE
#define Camera_D__2__BIT_MASK CYREG_PRT4_BIT_MASK
#define Camera_D__2__BYP CYREG_PRT4_BYP
#define Camera_D__2__CTL CYREG_PRT4_CTL
#define Camera_D__2__DM0 CYREG_PRT4_DM0
#define Camera_D__2__DM1 CYREG_PRT4_DM1
#define Camera_D__2__DM2 CYREG_PRT4_DM2
#define Camera_D__2__DR CYREG_PRT4_DR
#define Camera_D__2__INP_DIS CYREG_PRT4_INP_DIS
#define Camera_D__2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Camera_D__2__LCD_EN CYREG_PRT4_LCD_EN
#define Camera_D__2__MASK 0x10u
#define Camera_D__2__PC CYREG_PRT4_PC4
#define Camera_D__2__PORT 4u
#define Camera_D__2__PRT CYREG_PRT4_PRT
#define Camera_D__2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Camera_D__2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Camera_D__2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Camera_D__2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Camera_D__2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Camera_D__2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Camera_D__2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Camera_D__2__PS CYREG_PRT4_PS
#define Camera_D__2__SHIFT 4
#define Camera_D__2__SLW CYREG_PRT4_SLW
#define Camera_D__3__AG CYREG_PRT4_AG
#define Camera_D__3__AMUX CYREG_PRT4_AMUX
#define Camera_D__3__BIE CYREG_PRT4_BIE
#define Camera_D__3__BIT_MASK CYREG_PRT4_BIT_MASK
#define Camera_D__3__BYP CYREG_PRT4_BYP
#define Camera_D__3__CTL CYREG_PRT4_CTL
#define Camera_D__3__DM0 CYREG_PRT4_DM0
#define Camera_D__3__DM1 CYREG_PRT4_DM1
#define Camera_D__3__DM2 CYREG_PRT4_DM2
#define Camera_D__3__DR CYREG_PRT4_DR
#define Camera_D__3__INP_DIS CYREG_PRT4_INP_DIS
#define Camera_D__3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Camera_D__3__LCD_EN CYREG_PRT4_LCD_EN
#define Camera_D__3__MASK 0x40u
#define Camera_D__3__PC CYREG_PRT4_PC6
#define Camera_D__3__PORT 4u
#define Camera_D__3__PRT CYREG_PRT4_PRT
#define Camera_D__3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Camera_D__3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Camera_D__3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Camera_D__3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Camera_D__3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Camera_D__3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Camera_D__3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Camera_D__3__PS CYREG_PRT4_PS
#define Camera_D__3__SHIFT 6
#define Camera_D__3__SLW CYREG_PRT4_SLW
#define Camera_D__4__AG CYREG_PRT6_AG
#define Camera_D__4__AMUX CYREG_PRT6_AMUX
#define Camera_D__4__BIE CYREG_PRT6_BIE
#define Camera_D__4__BIT_MASK CYREG_PRT6_BIT_MASK
#define Camera_D__4__BYP CYREG_PRT6_BYP
#define Camera_D__4__CTL CYREG_PRT6_CTL
#define Camera_D__4__DM0 CYREG_PRT6_DM0
#define Camera_D__4__DM1 CYREG_PRT6_DM1
#define Camera_D__4__DM2 CYREG_PRT6_DM2
#define Camera_D__4__DR CYREG_PRT6_DR
#define Camera_D__4__INP_DIS CYREG_PRT6_INP_DIS
#define Camera_D__4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Camera_D__4__LCD_EN CYREG_PRT6_LCD_EN
#define Camera_D__4__MASK 0x01u
#define Camera_D__4__PC CYREG_PRT6_PC0
#define Camera_D__4__PORT 6u
#define Camera_D__4__PRT CYREG_PRT6_PRT
#define Camera_D__4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Camera_D__4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Camera_D__4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Camera_D__4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Camera_D__4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Camera_D__4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Camera_D__4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Camera_D__4__PS CYREG_PRT6_PS
#define Camera_D__4__SHIFT 0
#define Camera_D__4__SLW CYREG_PRT6_SLW
#define Camera_D__5__AG CYREG_PRT6_AG
#define Camera_D__5__AMUX CYREG_PRT6_AMUX
#define Camera_D__5__BIE CYREG_PRT6_BIE
#define Camera_D__5__BIT_MASK CYREG_PRT6_BIT_MASK
#define Camera_D__5__BYP CYREG_PRT6_BYP
#define Camera_D__5__CTL CYREG_PRT6_CTL
#define Camera_D__5__DM0 CYREG_PRT6_DM0
#define Camera_D__5__DM1 CYREG_PRT6_DM1
#define Camera_D__5__DM2 CYREG_PRT6_DM2
#define Camera_D__5__DR CYREG_PRT6_DR
#define Camera_D__5__INP_DIS CYREG_PRT6_INP_DIS
#define Camera_D__5__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Camera_D__5__LCD_EN CYREG_PRT6_LCD_EN
#define Camera_D__5__MASK 0x04u
#define Camera_D__5__PC CYREG_PRT6_PC2
#define Camera_D__5__PORT 6u
#define Camera_D__5__PRT CYREG_PRT6_PRT
#define Camera_D__5__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Camera_D__5__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Camera_D__5__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Camera_D__5__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Camera_D__5__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Camera_D__5__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Camera_D__5__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Camera_D__5__PS CYREG_PRT6_PS
#define Camera_D__5__SHIFT 2
#define Camera_D__5__SLW CYREG_PRT6_SLW
#define Camera_D__6__AG CYREG_PRT6_AG
#define Camera_D__6__AMUX CYREG_PRT6_AMUX
#define Camera_D__6__BIE CYREG_PRT6_BIE
#define Camera_D__6__BIT_MASK CYREG_PRT6_BIT_MASK
#define Camera_D__6__BYP CYREG_PRT6_BYP
#define Camera_D__6__CTL CYREG_PRT6_CTL
#define Camera_D__6__DM0 CYREG_PRT6_DM0
#define Camera_D__6__DM1 CYREG_PRT6_DM1
#define Camera_D__6__DM2 CYREG_PRT6_DM2
#define Camera_D__6__DR CYREG_PRT6_DR
#define Camera_D__6__INP_DIS CYREG_PRT6_INP_DIS
#define Camera_D__6__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Camera_D__6__LCD_EN CYREG_PRT6_LCD_EN
#define Camera_D__6__MASK 0x08u
#define Camera_D__6__PC CYREG_PRT6_PC3
#define Camera_D__6__PORT 6u
#define Camera_D__6__PRT CYREG_PRT6_PRT
#define Camera_D__6__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Camera_D__6__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Camera_D__6__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Camera_D__6__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Camera_D__6__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Camera_D__6__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Camera_D__6__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Camera_D__6__PS CYREG_PRT6_PS
#define Camera_D__6__SHIFT 3
#define Camera_D__6__SLW CYREG_PRT6_SLW
#define Camera_D__7__AG CYREG_PRT15_AG
#define Camera_D__7__AMUX CYREG_PRT15_AMUX
#define Camera_D__7__BIE CYREG_PRT15_BIE
#define Camera_D__7__BIT_MASK CYREG_PRT15_BIT_MASK
#define Camera_D__7__BYP CYREG_PRT15_BYP
#define Camera_D__7__CTL CYREG_PRT15_CTL
#define Camera_D__7__DM0 CYREG_PRT15_DM0
#define Camera_D__7__DM1 CYREG_PRT15_DM1
#define Camera_D__7__DM2 CYREG_PRT15_DM2
#define Camera_D__7__DR CYREG_PRT15_DR
#define Camera_D__7__INP_DIS CYREG_PRT15_INP_DIS
#define Camera_D__7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Camera_D__7__LCD_EN CYREG_PRT15_LCD_EN
#define Camera_D__7__MASK 0x20u
#define Camera_D__7__PC CYREG_IO_PC_PRT15_PC5
#define Camera_D__7__PORT 15u
#define Camera_D__7__PRT CYREG_PRT15_PRT
#define Camera_D__7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Camera_D__7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Camera_D__7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Camera_D__7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Camera_D__7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Camera_D__7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Camera_D__7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Camera_D__7__PS CYREG_PRT15_PS
#define Camera_D__7__SHIFT 5
#define Camera_D__7__SLW CYREG_PRT15_SLW

/* Camera_DMA */
#define Camera_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Camera_DMA__DRQ_NUMBER 0u
#define Camera_DMA__NUMBEROF_TDS 0u
#define Camera_DMA__PRIORITY 2u
#define Camera_DMA__TERMIN_EN 0u
#define Camera_DMA__TERMIN_SEL 0u
#define Camera_DMA__TERMOUT0_EN 0u
#define Camera_DMA__TERMOUT0_SEL 0u
#define Camera_DMA__TERMOUT1_EN 0u
#define Camera_DMA__TERMOUT1_SEL 0u

/* Camera_FIFO */
#define Camera_FIFO_dp__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Camera_FIFO_dp__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Camera_FIFO_dp__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Camera_FIFO_dp__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Camera_FIFO_dp__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Camera_FIFO_dp__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Camera_FIFO_dp__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Camera_FIFO_dp__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Camera_FIFO_dp__A0_REG CYREG_B0_UDB14_A0
#define Camera_FIFO_dp__A1_REG CYREG_B0_UDB14_A1
#define Camera_FIFO_dp__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Camera_FIFO_dp__D0_REG CYREG_B0_UDB14_D0
#define Camera_FIFO_dp__D1_REG CYREG_B0_UDB14_D1
#define Camera_FIFO_dp__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Camera_FIFO_dp__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Camera_FIFO_dp__F0_REG CYREG_B0_UDB14_F0
#define Camera_FIFO_dp__F1_REG CYREG_B0_UDB14_F1
#define Camera_FIFO_dp_PI__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Camera_FIFO_dp_PI__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define Camera_FIFO_dp_PI__MASK_REG CYREG_B0_UDB14_MSK
#define Camera_FIFO_dp_PI__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Camera_FIFO_dp_PI__STATUS_REG CYREG_B0_UDB14_ST

/* Camera_HREF */
#define Camera_HREF__0__MASK 0x01u
#define Camera_HREF__0__PC CYREG_PRT2_PC0
#define Camera_HREF__0__PORT 2u
#define Camera_HREF__0__SHIFT 0
#define Camera_HREF__AG CYREG_PRT2_AG
#define Camera_HREF__AMUX CYREG_PRT2_AMUX
#define Camera_HREF__BIE CYREG_PRT2_BIE
#define Camera_HREF__BIT_MASK CYREG_PRT2_BIT_MASK
#define Camera_HREF__BYP CYREG_PRT2_BYP
#define Camera_HREF__CTL CYREG_PRT2_CTL
#define Camera_HREF__DM0 CYREG_PRT2_DM0
#define Camera_HREF__DM1 CYREG_PRT2_DM1
#define Camera_HREF__DM2 CYREG_PRT2_DM2
#define Camera_HREF__DR CYREG_PRT2_DR
#define Camera_HREF__INP_DIS CYREG_PRT2_INP_DIS
#define Camera_HREF__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Camera_HREF__LCD_EN CYREG_PRT2_LCD_EN
#define Camera_HREF__MASK 0x01u
#define Camera_HREF__PORT 2u
#define Camera_HREF__PRT CYREG_PRT2_PRT
#define Camera_HREF__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Camera_HREF__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Camera_HREF__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Camera_HREF__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Camera_HREF__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Camera_HREF__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Camera_HREF__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Camera_HREF__PS CYREG_PRT2_PS
#define Camera_HREF__SHIFT 0
#define Camera_HREF__SLW CYREG_PRT2_SLW

/* Camera_I2C_I2C_FF */
#define Camera_I2C_I2C_FF__ADR CYREG_I2C_ADR
#define Camera_I2C_I2C_FF__CFG CYREG_I2C_CFG
#define Camera_I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define Camera_I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define Camera_I2C_I2C_FF__CSR CYREG_I2C_CSR
#define Camera_I2C_I2C_FF__D CYREG_I2C_D
#define Camera_I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define Camera_I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define Camera_I2C_I2C_FF__PM_ACT_MSK 0x04u
#define Camera_I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define Camera_I2C_I2C_FF__PM_STBY_MSK 0x04u
#define Camera_I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define Camera_I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define Camera_I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define Camera_I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define Camera_I2C_I2C_FF__XCFG CYREG_I2C_XCFG

/* Camera_I2C_I2C_IRQ */
#define Camera_I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Camera_I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Camera_I2C_I2C_IRQ__INTC_MASK 0x8000u
#define Camera_I2C_I2C_IRQ__INTC_NUMBER 15u
#define Camera_I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define Camera_I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define Camera_I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Camera_I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Camera_PCLK */
#define Camera_PCLK__0__MASK 0x02u
#define Camera_PCLK__0__PC CYREG_PRT6_PC1
#define Camera_PCLK__0__PORT 6u
#define Camera_PCLK__0__SHIFT 1
#define Camera_PCLK__AG CYREG_PRT6_AG
#define Camera_PCLK__AMUX CYREG_PRT6_AMUX
#define Camera_PCLK__BIE CYREG_PRT6_BIE
#define Camera_PCLK__BIT_MASK CYREG_PRT6_BIT_MASK
#define Camera_PCLK__BYP CYREG_PRT6_BYP
#define Camera_PCLK__CTL CYREG_PRT6_CTL
#define Camera_PCLK__DM0 CYREG_PRT6_DM0
#define Camera_PCLK__DM1 CYREG_PRT6_DM1
#define Camera_PCLK__DM2 CYREG_PRT6_DM2
#define Camera_PCLK__DR CYREG_PRT6_DR
#define Camera_PCLK__INP_DIS CYREG_PRT6_INP_DIS
#define Camera_PCLK__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Camera_PCLK__LCD_EN CYREG_PRT6_LCD_EN
#define Camera_PCLK__MASK 0x02u
#define Camera_PCLK__PORT 6u
#define Camera_PCLK__PRT CYREG_PRT6_PRT
#define Camera_PCLK__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Camera_PCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Camera_PCLK__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Camera_PCLK__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Camera_PCLK__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Camera_PCLK__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Camera_PCLK__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Camera_PCLK__PS CYREG_PRT6_PS
#define Camera_PCLK__SHIFT 1
#define Camera_PCLK__SLW CYREG_PRT6_SLW

/* Camera_SIOC */
#define Camera_SIOC__0__MASK 0x10u
#define Camera_SIOC__0__PC CYREG_PRT2_PC4
#define Camera_SIOC__0__PORT 2u
#define Camera_SIOC__0__SHIFT 4
#define Camera_SIOC__AG CYREG_PRT2_AG
#define Camera_SIOC__AMUX CYREG_PRT2_AMUX
#define Camera_SIOC__BIE CYREG_PRT2_BIE
#define Camera_SIOC__BIT_MASK CYREG_PRT2_BIT_MASK
#define Camera_SIOC__BYP CYREG_PRT2_BYP
#define Camera_SIOC__CTL CYREG_PRT2_CTL
#define Camera_SIOC__DM0 CYREG_PRT2_DM0
#define Camera_SIOC__DM1 CYREG_PRT2_DM1
#define Camera_SIOC__DM2 CYREG_PRT2_DM2
#define Camera_SIOC__DR CYREG_PRT2_DR
#define Camera_SIOC__INP_DIS CYREG_PRT2_INP_DIS
#define Camera_SIOC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Camera_SIOC__LCD_EN CYREG_PRT2_LCD_EN
#define Camera_SIOC__MASK 0x10u
#define Camera_SIOC__PORT 2u
#define Camera_SIOC__PRT CYREG_PRT2_PRT
#define Camera_SIOC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Camera_SIOC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Camera_SIOC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Camera_SIOC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Camera_SIOC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Camera_SIOC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Camera_SIOC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Camera_SIOC__PS CYREG_PRT2_PS
#define Camera_SIOC__SHIFT 4
#define Camera_SIOC__SLW CYREG_PRT2_SLW

/* Camera_SIOD */
#define Camera_SIOD__0__MASK 0x20u
#define Camera_SIOD__0__PC CYREG_PRT2_PC5
#define Camera_SIOD__0__PORT 2u
#define Camera_SIOD__0__SHIFT 5
#define Camera_SIOD__AG CYREG_PRT2_AG
#define Camera_SIOD__AMUX CYREG_PRT2_AMUX
#define Camera_SIOD__BIE CYREG_PRT2_BIE
#define Camera_SIOD__BIT_MASK CYREG_PRT2_BIT_MASK
#define Camera_SIOD__BYP CYREG_PRT2_BYP
#define Camera_SIOD__CTL CYREG_PRT2_CTL
#define Camera_SIOD__DM0 CYREG_PRT2_DM0
#define Camera_SIOD__DM1 CYREG_PRT2_DM1
#define Camera_SIOD__DM2 CYREG_PRT2_DM2
#define Camera_SIOD__DR CYREG_PRT2_DR
#define Camera_SIOD__INP_DIS CYREG_PRT2_INP_DIS
#define Camera_SIOD__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Camera_SIOD__LCD_EN CYREG_PRT2_LCD_EN
#define Camera_SIOD__MASK 0x20u
#define Camera_SIOD__PORT 2u
#define Camera_SIOD__PRT CYREG_PRT2_PRT
#define Camera_SIOD__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Camera_SIOD__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Camera_SIOD__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Camera_SIOD__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Camera_SIOD__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Camera_SIOD__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Camera_SIOD__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Camera_SIOD__PS CYREG_PRT2_PS
#define Camera_SIOD__SHIFT 5
#define Camera_SIOD__SLW CYREG_PRT2_SLW

/* Camera_VSYNC */
#define Camera_VSYNC__0__MASK 0x04u
#define Camera_VSYNC__0__PC CYREG_PRT2_PC2
#define Camera_VSYNC__0__PORT 2u
#define Camera_VSYNC__0__SHIFT 2
#define Camera_VSYNC__AG CYREG_PRT2_AG
#define Camera_VSYNC__AMUX CYREG_PRT2_AMUX
#define Camera_VSYNC__BIE CYREG_PRT2_BIE
#define Camera_VSYNC__BIT_MASK CYREG_PRT2_BIT_MASK
#define Camera_VSYNC__BYP CYREG_PRT2_BYP
#define Camera_VSYNC__CTL CYREG_PRT2_CTL
#define Camera_VSYNC__DM0 CYREG_PRT2_DM0
#define Camera_VSYNC__DM1 CYREG_PRT2_DM1
#define Camera_VSYNC__DM2 CYREG_PRT2_DM2
#define Camera_VSYNC__DR CYREG_PRT2_DR
#define Camera_VSYNC__INP_DIS CYREG_PRT2_INP_DIS
#define Camera_VSYNC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Camera_VSYNC__LCD_EN CYREG_PRT2_LCD_EN
#define Camera_VSYNC__MASK 0x04u
#define Camera_VSYNC__PORT 2u
#define Camera_VSYNC__PRT CYREG_PRT2_PRT
#define Camera_VSYNC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Camera_VSYNC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Camera_VSYNC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Camera_VSYNC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Camera_VSYNC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Camera_VSYNC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Camera_VSYNC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Camera_VSYNC__PS CYREG_PRT2_PS
#define Camera_VSYNC__SHIFT 2
#define Camera_VSYNC__SLW CYREG_PRT2_SLW

/* Camera_XCLK */
#define Camera_XCLK__0__MASK 0x10u
#define Camera_XCLK__0__PC CYREG_IO_PC_PRT15_PC4
#define Camera_XCLK__0__PORT 15u
#define Camera_XCLK__0__SHIFT 4
#define Camera_XCLK__AG CYREG_PRT15_AG
#define Camera_XCLK__AMUX CYREG_PRT15_AMUX
#define Camera_XCLK__BIE CYREG_PRT15_BIE
#define Camera_XCLK__BIT_MASK CYREG_PRT15_BIT_MASK
#define Camera_XCLK__BYP CYREG_PRT15_BYP
#define Camera_XCLK__CTL CYREG_PRT15_CTL
#define Camera_XCLK__DM0 CYREG_PRT15_DM0
#define Camera_XCLK__DM1 CYREG_PRT15_DM1
#define Camera_XCLK__DM2 CYREG_PRT15_DM2
#define Camera_XCLK__DR CYREG_PRT15_DR
#define Camera_XCLK__INP_DIS CYREG_PRT15_INP_DIS
#define Camera_XCLK__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Camera_XCLK__LCD_EN CYREG_PRT15_LCD_EN
#define Camera_XCLK__MASK 0x10u
#define Camera_XCLK__PORT 15u
#define Camera_XCLK__PRT CYREG_PRT15_PRT
#define Camera_XCLK__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Camera_XCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Camera_XCLK__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Camera_XCLK__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Camera_XCLK__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Camera_XCLK__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Camera_XCLK__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Camera_XCLK__PS CYREG_PRT15_PS
#define Camera_XCLK__SHIFT 4
#define Camera_XCLK__SLW CYREG_PRT15_SLW

/* HC_ISR */
#define HC_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define HC_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define HC_ISR__INTC_MASK 0x02u
#define HC_ISR__INTC_NUMBER 1u
#define HC_ISR__INTC_PRIOR_NUM 7u
#define HC_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define HC_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define HC_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* HC_PWM_PWMUDB */
#define HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define HC_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define HC_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define HC_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define HC_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define HC_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define HC_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define HC_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define HC_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define HC_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define HC_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define HC_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define HC_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define HC_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define HC_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define HC_PWM_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define HC_PWM_PWMUDB_genblk8_stsreg__1__POS 1
#define HC_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define HC_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define HC_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define HC_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define HC_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define HC_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define HC_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define HC_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define HC_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define HC_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define HC_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB07_A0
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB07_A1
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB07_D0
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB07_D1
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB07_F0
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB07_F1
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define HC_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL

/* ORANGE */
#define ORANGE__0__MASK 0x40u
#define ORANGE__0__PC CYREG_PRT5_PC6
#define ORANGE__0__PORT 5u
#define ORANGE__0__SHIFT 6
#define ORANGE__AG CYREG_PRT5_AG
#define ORANGE__AMUX CYREG_PRT5_AMUX
#define ORANGE__BIE CYREG_PRT5_BIE
#define ORANGE__BIT_MASK CYREG_PRT5_BIT_MASK
#define ORANGE__BYP CYREG_PRT5_BYP
#define ORANGE__CTL CYREG_PRT5_CTL
#define ORANGE__DM0 CYREG_PRT5_DM0
#define ORANGE__DM1 CYREG_PRT5_DM1
#define ORANGE__DM2 CYREG_PRT5_DM2
#define ORANGE__DR CYREG_PRT5_DR
#define ORANGE__INP_DIS CYREG_PRT5_INP_DIS
#define ORANGE__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define ORANGE__LCD_EN CYREG_PRT5_LCD_EN
#define ORANGE__MASK 0x40u
#define ORANGE__PORT 5u
#define ORANGE__PRT CYREG_PRT5_PRT
#define ORANGE__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define ORANGE__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define ORANGE__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define ORANGE__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define ORANGE__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define ORANGE__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define ORANGE__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define ORANGE__PS CYREG_PRT5_PS
#define ORANGE__SHIFT 6
#define ORANGE__SLW CYREG_PRT5_SLW

/* ARM_PIN */
#define ARM_PIN__0__MASK 0x10u
#define ARM_PIN__0__PC CYREG_PRT0_PC4
#define ARM_PIN__0__PORT 0u
#define ARM_PIN__0__SHIFT 4
#define ARM_PIN__AG CYREG_PRT0_AG
#define ARM_PIN__AMUX CYREG_PRT0_AMUX
#define ARM_PIN__BIE CYREG_PRT0_BIE
#define ARM_PIN__BIT_MASK CYREG_PRT0_BIT_MASK
#define ARM_PIN__BYP CYREG_PRT0_BYP
#define ARM_PIN__CTL CYREG_PRT0_CTL
#define ARM_PIN__DM0 CYREG_PRT0_DM0
#define ARM_PIN__DM1 CYREG_PRT0_DM1
#define ARM_PIN__DM2 CYREG_PRT0_DM2
#define ARM_PIN__DR CYREG_PRT0_DR
#define ARM_PIN__INP_DIS CYREG_PRT0_INP_DIS
#define ARM_PIN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ARM_PIN__LCD_EN CYREG_PRT0_LCD_EN
#define ARM_PIN__MASK 0x10u
#define ARM_PIN__PORT 0u
#define ARM_PIN__PRT CYREG_PRT0_PRT
#define ARM_PIN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ARM_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ARM_PIN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ARM_PIN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ARM_PIN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ARM_PIN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ARM_PIN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ARM_PIN__PS CYREG_PRT0_PS
#define ARM_PIN__SHIFT 4
#define ARM_PIN__SLW CYREG_PRT0_SLW

/* Arm_PWM_PWMUDB */
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Arm_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define Arm_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Arm_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define Arm_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Arm_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define Arm_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Arm_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define Arm_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Arm_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define Arm_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define Arm_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define Arm_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Arm_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Arm_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Arm_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define Arm_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define Arm_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB12_ST
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Arm_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Arm_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB13_F1

/* HC_ECHO */
#define HC_ECHO__0__MASK 0x04u
#define HC_ECHO__0__PC CYREG_PRT3_PC2
#define HC_ECHO__0__PORT 3u
#define HC_ECHO__0__SHIFT 2
#define HC_ECHO__AG CYREG_PRT3_AG
#define HC_ECHO__AMUX CYREG_PRT3_AMUX
#define HC_ECHO__BIE CYREG_PRT3_BIE
#define HC_ECHO__BIT_MASK CYREG_PRT3_BIT_MASK
#define HC_ECHO__BYP CYREG_PRT3_BYP
#define HC_ECHO__CTL CYREG_PRT3_CTL
#define HC_ECHO__DM0 CYREG_PRT3_DM0
#define HC_ECHO__DM1 CYREG_PRT3_DM1
#define HC_ECHO__DM2 CYREG_PRT3_DM2
#define HC_ECHO__DR CYREG_PRT3_DR
#define HC_ECHO__INP_DIS CYREG_PRT3_INP_DIS
#define HC_ECHO__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HC_ECHO__LCD_EN CYREG_PRT3_LCD_EN
#define HC_ECHO__MASK 0x04u
#define HC_ECHO__PORT 3u
#define HC_ECHO__PRT CYREG_PRT3_PRT
#define HC_ECHO__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HC_ECHO__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HC_ECHO__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HC_ECHO__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HC_ECHO__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HC_ECHO__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HC_ECHO__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HC_ECHO__PS CYREG_PRT3_PS
#define HC_ECHO__SHIFT 2
#define HC_ECHO__SLW CYREG_PRT3_SLW

/* HC_TRIG */
#define HC_TRIG__0__MASK 0x08u
#define HC_TRIG__0__PC CYREG_PRT3_PC3
#define HC_TRIG__0__PORT 3u
#define HC_TRIG__0__SHIFT 3
#define HC_TRIG__AG CYREG_PRT3_AG
#define HC_TRIG__AMUX CYREG_PRT3_AMUX
#define HC_TRIG__BIE CYREG_PRT3_BIE
#define HC_TRIG__BIT_MASK CYREG_PRT3_BIT_MASK
#define HC_TRIG__BYP CYREG_PRT3_BYP
#define HC_TRIG__CTL CYREG_PRT3_CTL
#define HC_TRIG__DM0 CYREG_PRT3_DM0
#define HC_TRIG__DM1 CYREG_PRT3_DM1
#define HC_TRIG__DM2 CYREG_PRT3_DM2
#define HC_TRIG__DR CYREG_PRT3_DR
#define HC_TRIG__INP_DIS CYREG_PRT3_INP_DIS
#define HC_TRIG__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HC_TRIG__LCD_EN CYREG_PRT3_LCD_EN
#define HC_TRIG__MASK 0x08u
#define HC_TRIG__PORT 3u
#define HC_TRIG__PRT CYREG_PRT3_PRT
#define HC_TRIG__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HC_TRIG__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HC_TRIG__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HC_TRIG__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HC_TRIG__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HC_TRIG__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HC_TRIG__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HC_TRIG__PS CYREG_PRT3_PS
#define HC_TRIG__SHIFT 3
#define HC_TRIG__SLW CYREG_PRT3_SLW

/* MOTOR_L_PWMHW */
#define MOTOR_L_PWMHW__CAP0 CYREG_TMR2_CAP0
#define MOTOR_L_PWMHW__CAP1 CYREG_TMR2_CAP1
#define MOTOR_L_PWMHW__CFG0 CYREG_TMR2_CFG0
#define MOTOR_L_PWMHW__CFG1 CYREG_TMR2_CFG1
#define MOTOR_L_PWMHW__CFG2 CYREG_TMR2_CFG2
#define MOTOR_L_PWMHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define MOTOR_L_PWMHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define MOTOR_L_PWMHW__PER0 CYREG_TMR2_PER0
#define MOTOR_L_PWMHW__PER1 CYREG_TMR2_PER1
#define MOTOR_L_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define MOTOR_L_PWMHW__PM_ACT_MSK 0x04u
#define MOTOR_L_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define MOTOR_L_PWMHW__PM_STBY_MSK 0x04u
#define MOTOR_L_PWMHW__RT0 CYREG_TMR2_RT0
#define MOTOR_L_PWMHW__RT1 CYREG_TMR2_RT1
#define MOTOR_L_PWMHW__SR0 CYREG_TMR2_SR0

/* MOTOR_R_PWMHW */
#define MOTOR_R_PWMHW__CAP0 CYREG_TMR3_CAP0
#define MOTOR_R_PWMHW__CAP1 CYREG_TMR3_CAP1
#define MOTOR_R_PWMHW__CFG0 CYREG_TMR3_CFG0
#define MOTOR_R_PWMHW__CFG1 CYREG_TMR3_CFG1
#define MOTOR_R_PWMHW__CFG2 CYREG_TMR3_CFG2
#define MOTOR_R_PWMHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define MOTOR_R_PWMHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define MOTOR_R_PWMHW__PER0 CYREG_TMR3_PER0
#define MOTOR_R_PWMHW__PER1 CYREG_TMR3_PER1
#define MOTOR_R_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define MOTOR_R_PWMHW__PM_ACT_MSK 0x08u
#define MOTOR_R_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define MOTOR_R_PWMHW__PM_STBY_MSK 0x08u
#define MOTOR_R_PWMHW__RT0 CYREG_TMR3_RT0
#define MOTOR_R_PWMHW__RT1 CYREG_TMR3_RT1
#define MOTOR_R_PWMHW__SR0 CYREG_TMR3_SR0

/* HC_CLOCK */
#define HC_CLOCK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define HC_CLOCK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define HC_CLOCK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define HC_CLOCK__CFG2_SRC_SEL_MASK 0x07u
#define HC_CLOCK__INDEX 0x03u
#define HC_CLOCK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define HC_CLOCK__PM_ACT_MSK 0x08u
#define HC_CLOCK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define HC_CLOCK__PM_STBY_MSK 0x08u

/* HC_Timer_TimerUDB */
#define HC_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define HC_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define HC_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define HC_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define HC_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define HC_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define HC_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define HC_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define HC_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define HC_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define HC_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define HC_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define HC_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define HC_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define HC_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define HC_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define HC_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define HC_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define HC_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define HC_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define HC_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define HC_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define HC_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define HC_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define HC_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define HC_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define HC_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define HC_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define HC_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define HC_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define HC_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define HC_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define HC_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define HC_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB05_F1

/* IR_Clock */
#define IR_Clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define IR_Clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define IR_Clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define IR_Clock__CFG2_SRC_SEL_MASK 0x07u
#define IR_Clock__INDEX 0x04u
#define IR_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define IR_Clock__PM_ACT_MSK 0x10u
#define IR_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define IR_Clock__PM_STBY_MSK 0x10u

/* BUT_CLOCK */
#define BUT_CLOCK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define BUT_CLOCK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define BUT_CLOCK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define BUT_CLOCK__CFG2_SRC_SEL_MASK 0x07u
#define BUT_CLOCK__INDEX 0x01u
#define BUT_CLOCK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define BUT_CLOCK__PM_ACT_MSK 0x02u
#define BUT_CLOCK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define BUT_CLOCK__PM_STBY_MSK 0x02u

/* IRin_left */
#define IRin_left__0__MASK 0x02u
#define IRin_left__0__PC CYREG_PRT0_PC1
#define IRin_left__0__PORT 0u
#define IRin_left__0__SHIFT 1
#define IRin_left__AG CYREG_PRT0_AG
#define IRin_left__AMUX CYREG_PRT0_AMUX
#define IRin_left__BIE CYREG_PRT0_BIE
#define IRin_left__BIT_MASK CYREG_PRT0_BIT_MASK
#define IRin_left__BYP CYREG_PRT0_BYP
#define IRin_left__CTL CYREG_PRT0_CTL
#define IRin_left__DM0 CYREG_PRT0_DM0
#define IRin_left__DM1 CYREG_PRT0_DM1
#define IRin_left__DM2 CYREG_PRT0_DM2
#define IRin_left__DR CYREG_PRT0_DR
#define IRin_left__INP_DIS CYREG_PRT0_INP_DIS
#define IRin_left__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IRin_left__LCD_EN CYREG_PRT0_LCD_EN
#define IRin_left__MASK 0x02u
#define IRin_left__PORT 0u
#define IRin_left__PRT CYREG_PRT0_PRT
#define IRin_left__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IRin_left__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IRin_left__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IRin_left__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IRin_left__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IRin_left__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IRin_left__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IRin_left__PS CYREG_PRT0_PS
#define IRin_left__SHIFT 1
#define IRin_left__SLW CYREG_PRT0_SLW

/* BEAM_Clock */
#define BEAM_Clock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define BEAM_Clock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define BEAM_Clock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define BEAM_Clock__CFG2_SRC_SEL_MASK 0x07u
#define BEAM_Clock__INDEX 0x06u
#define BEAM_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define BEAM_Clock__PM_ACT_MSK 0x40u
#define BEAM_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define BEAM_Clock__PM_STBY_MSK 0x40u

/* IRin_front */
#define IRin_front__0__MASK 0x01u
#define IRin_front__0__PC CYREG_PRT0_PC0
#define IRin_front__0__PORT 0u
#define IRin_front__0__SHIFT 0
#define IRin_front__AG CYREG_PRT0_AG
#define IRin_front__AMUX CYREG_PRT0_AMUX
#define IRin_front__BIE CYREG_PRT0_BIE
#define IRin_front__BIT_MASK CYREG_PRT0_BIT_MASK
#define IRin_front__BYP CYREG_PRT0_BYP
#define IRin_front__CTL CYREG_PRT0_CTL
#define IRin_front__DM0 CYREG_PRT0_DM0
#define IRin_front__DM1 CYREG_PRT0_DM1
#define IRin_front__DM2 CYREG_PRT0_DM2
#define IRin_front__DR CYREG_PRT0_DR
#define IRin_front__INP_DIS CYREG_PRT0_INP_DIS
#define IRin_front__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IRin_front__LCD_EN CYREG_PRT0_LCD_EN
#define IRin_front__MASK 0x01u
#define IRin_front__PORT 0u
#define IRin_front__PRT CYREG_PRT0_PRT
#define IRin_front__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IRin_front__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IRin_front__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IRin_front__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IRin_front__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IRin_front__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IRin_front__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IRin_front__PS CYREG_PRT0_PS
#define IRin_front__SHIFT 0
#define IRin_front__SLW CYREG_PRT0_SLW

/* ISR_CHECKP */
#define ISR_CHECKP__0__MASK 0x04u
#define ISR_CHECKP__0__PC CYREG_PRT0_PC2
#define ISR_CHECKP__0__PORT 0u
#define ISR_CHECKP__0__SHIFT 2
#define ISR_CHECKP__AG CYREG_PRT0_AG
#define ISR_CHECKP__AMUX CYREG_PRT0_AMUX
#define ISR_CHECKP__BIE CYREG_PRT0_BIE
#define ISR_CHECKP__BIT_MASK CYREG_PRT0_BIT_MASK
#define ISR_CHECKP__BYP CYREG_PRT0_BYP
#define ISR_CHECKP__CTL CYREG_PRT0_CTL
#define ISR_CHECKP__DM0 CYREG_PRT0_DM0
#define ISR_CHECKP__DM1 CYREG_PRT0_DM1
#define ISR_CHECKP__DM2 CYREG_PRT0_DM2
#define ISR_CHECKP__DR CYREG_PRT0_DR
#define ISR_CHECKP__INP_DIS CYREG_PRT0_INP_DIS
#define ISR_CHECKP__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ISR_CHECKP__LCD_EN CYREG_PRT0_LCD_EN
#define ISR_CHECKP__MASK 0x04u
#define ISR_CHECKP__PORT 0u
#define ISR_CHECKP__PRT CYREG_PRT0_PRT
#define ISR_CHECKP__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ISR_CHECKP__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ISR_CHECKP__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ISR_CHECKP__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ISR_CHECKP__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ISR_CHECKP__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ISR_CHECKP__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ISR_CHECKP__PS CYREG_PRT0_PS
#define ISR_CHECKP__SHIFT 2
#define ISR_CHECKP__SLW CYREG_PRT0_SLW

/* GRIPPER_PIN */
#define GRIPPER_PIN__0__MASK 0x20u
#define GRIPPER_PIN__0__PC CYREG_PRT0_PC5
#define GRIPPER_PIN__0__PORT 0u
#define GRIPPER_PIN__0__SHIFT 5
#define GRIPPER_PIN__AG CYREG_PRT0_AG
#define GRIPPER_PIN__AMUX CYREG_PRT0_AMUX
#define GRIPPER_PIN__BIE CYREG_PRT0_BIE
#define GRIPPER_PIN__BIT_MASK CYREG_PRT0_BIT_MASK
#define GRIPPER_PIN__BYP CYREG_PRT0_BYP
#define GRIPPER_PIN__CTL CYREG_PRT0_CTL
#define GRIPPER_PIN__DM0 CYREG_PRT0_DM0
#define GRIPPER_PIN__DM1 CYREG_PRT0_DM1
#define GRIPPER_PIN__DM2 CYREG_PRT0_DM2
#define GRIPPER_PIN__DR CYREG_PRT0_DR
#define GRIPPER_PIN__INP_DIS CYREG_PRT0_INP_DIS
#define GRIPPER_PIN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define GRIPPER_PIN__LCD_EN CYREG_PRT0_LCD_EN
#define GRIPPER_PIN__MASK 0x20u
#define GRIPPER_PIN__PORT 0u
#define GRIPPER_PIN__PRT CYREG_PRT0_PRT
#define GRIPPER_PIN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define GRIPPER_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define GRIPPER_PIN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define GRIPPER_PIN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define GRIPPER_PIN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define GRIPPER_PIN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define GRIPPER_PIN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define GRIPPER_PIN__PS CYREG_PRT0_PS
#define GRIPPER_PIN__SHIFT 5
#define GRIPPER_PIN__SLW CYREG_PRT0_SLW

/* Gripper_PWM_PWMHW */
#define Gripper_PWM_PWMHW__CAP0 CYREG_TMR1_CAP0
#define Gripper_PWM_PWMHW__CAP1 CYREG_TMR1_CAP1
#define Gripper_PWM_PWMHW__CFG0 CYREG_TMR1_CFG0
#define Gripper_PWM_PWMHW__CFG1 CYREG_TMR1_CFG1
#define Gripper_PWM_PWMHW__CFG2 CYREG_TMR1_CFG2
#define Gripper_PWM_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Gripper_PWM_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Gripper_PWM_PWMHW__PER0 CYREG_TMR1_PER0
#define Gripper_PWM_PWMHW__PER1 CYREG_TMR1_PER1
#define Gripper_PWM_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Gripper_PWM_PWMHW__PM_ACT_MSK 0x02u
#define Gripper_PWM_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Gripper_PWM_PWMHW__PM_STBY_MSK 0x02u
#define Gripper_PWM_PWMHW__RT0 CYREG_TMR1_RT0
#define Gripper_PWM_PWMHW__RT1 CYREG_TMR1_RT1
#define Gripper_PWM_PWMHW__SR0 CYREG_TMR1_SR0

/* IR_LEFT_PWM_PWMUDB */
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define IR_LEFT_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__1__POS 1
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define IR_LEFT_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB00_A0
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB00_A1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB00_D0
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB00_D1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB00_F0
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB00_F1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB01_A0
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB01_A1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB01_D0
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB01_D1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB01_F0
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB01_F1
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define IR_LEFT_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL

/* Motor_Clock */
#define Motor_Clock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Motor_Clock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Motor_Clock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Motor_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Motor_Clock__INDEX 0x05u
#define Motor_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Motor_Clock__PM_ACT_MSK 0x20u
#define Motor_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Motor_Clock__PM_STBY_MSK 0x20u

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x07u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x80u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x80u

/* COMPASS_DRDY */
#define COMPASS_DRDY__0__MASK 0x40u
#define COMPASS_DRDY__0__PC CYREG_PRT12_PC6
#define COMPASS_DRDY__0__PORT 12u
#define COMPASS_DRDY__0__SHIFT 6
#define COMPASS_DRDY__AG CYREG_PRT12_AG
#define COMPASS_DRDY__BIE CYREG_PRT12_BIE
#define COMPASS_DRDY__BIT_MASK CYREG_PRT12_BIT_MASK
#define COMPASS_DRDY__BYP CYREG_PRT12_BYP
#define COMPASS_DRDY__DM0 CYREG_PRT12_DM0
#define COMPASS_DRDY__DM1 CYREG_PRT12_DM1
#define COMPASS_DRDY__DM2 CYREG_PRT12_DM2
#define COMPASS_DRDY__DR CYREG_PRT12_DR
#define COMPASS_DRDY__INP_DIS CYREG_PRT12_INP_DIS
#define COMPASS_DRDY__MASK 0x40u
#define COMPASS_DRDY__PORT 12u
#define COMPASS_DRDY__PRT CYREG_PRT12_PRT
#define COMPASS_DRDY__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define COMPASS_DRDY__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define COMPASS_DRDY__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define COMPASS_DRDY__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define COMPASS_DRDY__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define COMPASS_DRDY__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define COMPASS_DRDY__PS CYREG_PRT12_PS
#define COMPASS_DRDY__SHIFT 6
#define COMPASS_DRDY__SIO_CFG CYREG_PRT12_SIO_CFG
#define COMPASS_DRDY__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define COMPASS_DRDY__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define COMPASS_DRDY__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define COMPASS_DRDY__SLW CYREG_PRT12_SLW

/* IR_FRONT_PWM_PWMUDB */
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define IR_FRONT_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__1__POS 1
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define IR_FRONT_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define IR_FRONT_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* IR_LEFT_DONE */
#define IR_LEFT_DONE__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IR_LEFT_DONE__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IR_LEFT_DONE__INTC_MASK 0x08u
#define IR_LEFT_DONE__INTC_NUMBER 3u
#define IR_LEFT_DONE__INTC_PRIOR_NUM 7u
#define IR_LEFT_DONE__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define IR_LEFT_DONE__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IR_LEFT_DONE__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BEAM_BREAK_IN */
#define BEAM_BREAK_IN__0__MASK 0x02u
#define BEAM_BREAK_IN__0__PC CYREG_PRT12_PC1
#define BEAM_BREAK_IN__0__PORT 12u
#define BEAM_BREAK_IN__0__SHIFT 1
#define BEAM_BREAK_IN__AG CYREG_PRT12_AG
#define BEAM_BREAK_IN__BIE CYREG_PRT12_BIE
#define BEAM_BREAK_IN__BIT_MASK CYREG_PRT12_BIT_MASK
#define BEAM_BREAK_IN__BYP CYREG_PRT12_BYP
#define BEAM_BREAK_IN__DM0 CYREG_PRT12_DM0
#define BEAM_BREAK_IN__DM1 CYREG_PRT12_DM1
#define BEAM_BREAK_IN__DM2 CYREG_PRT12_DM2
#define BEAM_BREAK_IN__DR CYREG_PRT12_DR
#define BEAM_BREAK_IN__INP_DIS CYREG_PRT12_INP_DIS
#define BEAM_BREAK_IN__MASK 0x02u
#define BEAM_BREAK_IN__PORT 12u
#define BEAM_BREAK_IN__PRT CYREG_PRT12_PRT
#define BEAM_BREAK_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BEAM_BREAK_IN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BEAM_BREAK_IN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BEAM_BREAK_IN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BEAM_BREAK_IN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BEAM_BREAK_IN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BEAM_BREAK_IN__PS CYREG_PRT12_PS
#define BEAM_BREAK_IN__SHIFT 1
#define BEAM_BREAK_IN__SIO_CFG CYREG_PRT12_SIO_CFG
#define BEAM_BREAK_IN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BEAM_BREAK_IN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BEAM_BREAK_IN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BEAM_BREAK_IN__SLW CYREG_PRT12_SLW

/* IR_FRONT_DONE */
#define IR_FRONT_DONE__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IR_FRONT_DONE__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IR_FRONT_DONE__INTC_MASK 0x04u
#define IR_FRONT_DONE__INTC_NUMBER 2u
#define IR_FRONT_DONE__INTC_PRIOR_NUM 7u
#define IR_FRONT_DONE__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define IR_FRONT_DONE__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IR_FRONT_DONE__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* IR_LEFT_Timer_TimerUDB */
#define IR_LEFT_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define IR_LEFT_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define IR_LEFT_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define IR_LEFT_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define IR_LEFT_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define IR_LEFT_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define IR_LEFT_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define IR_LEFT_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define IR_LEFT_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define IR_LEFT_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define IR_LEFT_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define IR_LEFT_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB02_A0
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB02_A1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB02_D0
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB02_D1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB02_F0
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB02_F1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB03_A0
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB03_A1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB03_D0
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB03_D1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB03_F0
#define IR_LEFT_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB03_F1

/* BEAM_BREAK_OUT */
#define BEAM_BREAK_OUT__0__MASK 0x01u
#define BEAM_BREAK_OUT__0__PC CYREG_PRT12_PC0
#define BEAM_BREAK_OUT__0__PORT 12u
#define BEAM_BREAK_OUT__0__SHIFT 0
#define BEAM_BREAK_OUT__AG CYREG_PRT12_AG
#define BEAM_BREAK_OUT__BIE CYREG_PRT12_BIE
#define BEAM_BREAK_OUT__BIT_MASK CYREG_PRT12_BIT_MASK
#define BEAM_BREAK_OUT__BYP CYREG_PRT12_BYP
#define BEAM_BREAK_OUT__DM0 CYREG_PRT12_DM0
#define BEAM_BREAK_OUT__DM1 CYREG_PRT12_DM1
#define BEAM_BREAK_OUT__DM2 CYREG_PRT12_DM2
#define BEAM_BREAK_OUT__DR CYREG_PRT12_DR
#define BEAM_BREAK_OUT__INP_DIS CYREG_PRT12_INP_DIS
#define BEAM_BREAK_OUT__MASK 0x01u
#define BEAM_BREAK_OUT__PORT 12u
#define BEAM_BREAK_OUT__PRT CYREG_PRT12_PRT
#define BEAM_BREAK_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BEAM_BREAK_OUT__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BEAM_BREAK_OUT__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BEAM_BREAK_OUT__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BEAM_BREAK_OUT__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BEAM_BREAK_OUT__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BEAM_BREAK_OUT__PS CYREG_PRT12_PS
#define BEAM_BREAK_OUT__SHIFT 0
#define BEAM_BREAK_OUT__SIO_CFG CYREG_PRT12_SIO_CFG
#define BEAM_BREAK_OUT__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BEAM_BREAK_OUT__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BEAM_BREAK_OUT__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BEAM_BREAK_OUT__SLW CYREG_PRT12_SLW

/* IR_FRONT_Timer_TimerUDB */
#define IR_FRONT_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define IR_FRONT_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define IR_FRONT_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define IR_FRONT_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define IR_FRONT_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define IR_FRONT_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define IR_FRONT_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define IR_FRONT_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define IR_FRONT_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define IR_FRONT_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define IR_FRONT_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define IR_FRONT_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB10_A0
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB10_A1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB10_D0
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB10_D1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB10_F0
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB10_F1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB11_A0
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB11_A1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB11_D0
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB11_D1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB11_F0
#define IR_FRONT_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB11_F1

/* Timer_TimerUDB */
#define Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB10_ST
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Timer_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Timer_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Timer_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Timer_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Timer_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Timer_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Timer_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Timer_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Timer_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Timer_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Timer_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Timer_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Timer_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B1_UDB10_A0
#define Timer_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B1_UDB10_A1
#define Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Timer_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B1_UDB10_D0
#define Timer_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B1_UDB10_D1
#define Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Timer_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B1_UDB10_F0
#define Timer_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B1_UDB10_F1
#define Timer_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Timer_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL

/* BEAM_BREAK_TIMER_TimerUDB */
#define BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__0__POS 0
#define BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__2__POS 2
#define BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__3__POS 3
#define BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define BEAM_BREAK_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB06_A0
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB06_A1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB06_D0
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB06_D1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB06_F0
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB06_F1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB07_A0
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB07_A1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB07_D0
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB07_D1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB07_F0
#define BEAM_BREAK_TIMER_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB07_F1

/* Compass_DRDY_ISR */
#define Compass_DRDY_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Compass_DRDY_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Compass_DRDY_ISR__INTC_MASK 0x01u
#define Compass_DRDY_ISR__INTC_NUMBER 0u
#define Compass_DRDY_ISR__INTC_PRIOR_NUM 7u
#define Compass_DRDY_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Compass_DRDY_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Compass_DRDY_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 66000000U
#define BCLK__BUS_CLK__KHZ 66000U
#define BCLK__BUS_CLK__MHZ 66U
#define CY_PROJECT_NAME "camera_test"
#define CY_VERSION "PSoC Creator  3.2 SP1"
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 13u
#define CYDEV_CHIP_DIE_PSOC4A 6u
#define CYDEV_CHIP_DIE_PSOC5LP 12u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E178069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 6u
#define CYDEV_CHIP_MEMBER_4C 10u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 5u
#define CYDEV_CHIP_MEMBER_4F 7u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 4u
#define CYDEV_CHIP_MEMBER_4L 9u
#define CYDEV_CHIP_MEMBER_4M 8u
#define CYDEV_CHIP_MEMBER_5A 12u
#define CYDEV_CHIP_MEMBER_5B 11u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 1
#define CYDEV_HEAP_SIZE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000831Fu
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000001u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
