/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [8:0] _07_;
  wire [8:0] _08_;
  wire [4:0] _09_;
  wire [2:0] _10_;
  wire [2:0] _11_;
  reg [12:0] _12_;
  wire [8:0] _13_;
  wire [7:0] _14_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [17:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [10:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [7:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [6:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [2:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire [11:0] celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_72z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire celloutsig_0_96z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = !(celloutsig_1_9z ? celloutsig_1_2z : celloutsig_1_10z[0]);
  assign celloutsig_0_12z = !(celloutsig_0_9z ? celloutsig_0_7z : celloutsig_0_0z);
  assign celloutsig_0_27z = !(celloutsig_0_3z ? celloutsig_0_1z[0] : celloutsig_0_4z);
  assign celloutsig_0_40z = ~(celloutsig_0_27z | celloutsig_0_14z[3]);
  assign celloutsig_0_54z = ~(celloutsig_0_40z | celloutsig_0_1z[0]);
  assign celloutsig_0_9z = ~(celloutsig_0_2z | celloutsig_0_1z[2]);
  assign celloutsig_0_11z = ~(celloutsig_0_10z | celloutsig_0_10z);
  assign celloutsig_0_15z = ~(celloutsig_0_2z | celloutsig_0_13z);
  assign celloutsig_0_53z = ~_00_;
  assign celloutsig_0_6z = ~celloutsig_0_0z;
  assign celloutsig_0_7z = ~celloutsig_0_1z[0];
  assign celloutsig_1_2z = ~_01_;
  assign celloutsig_0_48z = ~((_02_ | celloutsig_0_7z) & _03_);
  assign celloutsig_0_95z = ~((celloutsig_0_57z | celloutsig_0_51z[14]) & _04_);
  assign celloutsig_0_18z = ~((celloutsig_0_16z[4] | celloutsig_0_16z[4]) & celloutsig_0_8z);
  assign celloutsig_0_8z = ~((celloutsig_0_5z | celloutsig_0_2z) & (celloutsig_0_7z | celloutsig_0_6z));
  assign celloutsig_0_79z = ~((celloutsig_0_3z | celloutsig_0_19z[1]) & (celloutsig_0_53z | celloutsig_0_5z));
  assign celloutsig_1_0z = ~((in_data[179] | in_data[176]) & (in_data[122] | in_data[117]));
  assign celloutsig_1_18z = ~((celloutsig_1_13z | celloutsig_1_0z) & (celloutsig_1_13z | celloutsig_1_17z));
  assign celloutsig_0_20z = ~((celloutsig_0_0z | celloutsig_0_16z[4]) & (celloutsig_0_1z[2] | celloutsig_0_10z));
  assign celloutsig_0_2z = ~((in_data[26] | celloutsig_0_1z[1]) & (celloutsig_0_1z[2] | in_data[14]));
  assign celloutsig_0_29z = ~((_05_ | celloutsig_0_5z) & (celloutsig_0_16z[3] | celloutsig_0_20z));
  assign celloutsig_0_63z = celloutsig_0_21z[5] | _06_;
  assign celloutsig_0_34z = ~(celloutsig_0_26z[2] ^ celloutsig_0_5z);
  assign celloutsig_0_42z = ~(celloutsig_0_25z[4] ^ celloutsig_0_7z);
  assign celloutsig_0_4z = ~(celloutsig_0_2z ^ celloutsig_0_0z);
  assign celloutsig_0_56z = ~(celloutsig_0_19z[1] ^ celloutsig_0_18z);
  reg [8:0] _42_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _42_ <= 9'h000;
    else _42_ <= { _07_[8:3], _05_, celloutsig_0_4z, celloutsig_0_5z };
  assign { _08_[8:7], _00_, _08_[5:0] } = _42_;
  reg [4:0] _43_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _43_ <= 5'h00;
    else _43_ <= { celloutsig_0_26z[3:1], celloutsig_0_8z, celloutsig_0_2z };
  assign { _09_[4:2], _02_, _09_[0] } = _43_;
  reg [2:0] _44_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _44_ <= 3'h0;
    else _44_ <= celloutsig_0_25z[4:2];
  assign { _04_, _10_[1], _06_ } = _44_;
  reg [2:0] _45_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _45_ <= 3'h0;
    else _45_ <= { in_data[118:117], celloutsig_1_0z };
  assign { _11_[2], _01_, _11_[0] } = _45_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 13'h0000;
    else _12_ <= { celloutsig_1_10z[2:1], _11_[2], _01_, _11_[0], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_11z };
  reg [8:0] _47_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _47_ <= 9'h000;
    else _47_ <= { in_data[33:27], celloutsig_0_9z, celloutsig_0_5z };
  assign { _13_[8], _07_[8:3], _05_, _13_[0] } = _47_;
  reg [7:0] _48_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _48_ <= 8'h00;
    else _48_ <= { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_13z };
  assign { _14_[7:6], _03_, _14_[4:0] } = _48_;
  assign celloutsig_0_72z = { celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_1z } & { celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_56z, celloutsig_0_56z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_54z, celloutsig_0_14z };
  assign celloutsig_1_5z = { _01_, _11_[0], celloutsig_1_0z } >= celloutsig_1_3z;
  assign celloutsig_1_6z = { in_data[155:150], celloutsig_1_0z, _11_[2], _01_, _11_[0] } >= { celloutsig_1_3z[2:1], celloutsig_1_3z, celloutsig_1_5z, _11_[2], _01_, _11_[0], celloutsig_1_4z };
  assign celloutsig_1_17z = { celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_4z } >= _12_[7:5];
  assign celloutsig_0_28z = { _07_[8:3], _05_, _13_[0], celloutsig_0_10z, celloutsig_0_10z } >= { celloutsig_0_21z[14:11], celloutsig_0_25z, celloutsig_0_27z };
  assign celloutsig_0_32z = { _02_, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_27z } > { celloutsig_0_26z[5], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_25z };
  assign celloutsig_0_57z = { celloutsig_0_21z[16:13], celloutsig_0_39z, celloutsig_0_48z } > { celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_67z = celloutsig_0_59z > celloutsig_0_21z[12:10];
  assign celloutsig_0_96z = { celloutsig_0_65z[7:4], celloutsig_0_13z, celloutsig_0_67z, celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_67z, celloutsig_0_72z } > { celloutsig_0_72z[9:7], celloutsig_0_79z, celloutsig_0_63z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_27z };
  assign celloutsig_0_10z = { celloutsig_0_1z[0], celloutsig_0_5z, celloutsig_0_7z } > { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_39z = { in_data[22:7], celloutsig_0_1z } && { celloutsig_0_17z[2:1], celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_27z };
  assign celloutsig_0_23z = celloutsig_0_17z[6:2] && celloutsig_0_17z[11:7];
  assign celloutsig_1_9z = celloutsig_1_8z[4] & ~(celloutsig_1_5z);
  assign celloutsig_0_17z = { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_15z } % { 1'h1, in_data[60:58], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_26z = in_data[65:58] % { 1'h1, _07_[8:3], _05_ };
  assign celloutsig_0_47z = in_data[61:57] * { _04_, _04_, _10_[1], _06_, celloutsig_0_5z };
  assign celloutsig_0_59z = { celloutsig_0_55z[1:0], celloutsig_0_12z } * { celloutsig_0_45z[3], celloutsig_0_5z, celloutsig_0_42z };
  assign celloutsig_0_19z = { in_data[73:72], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_10z } * { celloutsig_0_1z[2:1], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_65z = celloutsig_0_61z ? celloutsig_0_17z : { celloutsig_0_57z, _04_, _10_[1], _06_, celloutsig_0_26z };
  assign celloutsig_1_7z = celloutsig_1_4z ? { in_data[147:132], celloutsig_1_3z } : { in_data[181:170], 1'h0, celloutsig_1_6z, celloutsig_1_0z, _11_[2], _01_, _11_[0], celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[11:9] !== { in_data[72], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_13z = in_data[107:103] !== celloutsig_1_8z[5:1];
  assign celloutsig_1_14z = { celloutsig_1_10z[3], celloutsig_1_13z, celloutsig_1_0z } !== celloutsig_1_12z;
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_10z } !== { in_data[49:41], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_41z = & { _00_, _08_[8:7], _08_[5:0], celloutsig_0_15z };
  assign celloutsig_1_4z = & { celloutsig_1_2z, in_data[128:106] };
  assign celloutsig_0_38z = | { _04_, _04_, _10_[1], _06_, _04_, _10_[1], _06_ };
  assign celloutsig_1_19z = | { _12_[5], celloutsig_1_14z, celloutsig_1_12z, _11_[2], _01_, _11_[0], celloutsig_1_8z, celloutsig_1_14z };
  assign celloutsig_0_0z = in_data[75] & in_data[33];
  assign celloutsig_0_5z = | { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_61z = | { celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z, in_data[81:51], celloutsig_0_0z };
  assign celloutsig_0_35z = { _00_, _08_[5:0], celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_4z, celloutsig_0_34z } >> celloutsig_0_21z[15:5];
  assign celloutsig_0_49z = { celloutsig_0_41z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_32z } >> { _05_, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_12z, celloutsig_0_38z, celloutsig_0_9z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } >> { _11_[2], _01_, celloutsig_1_0z };
  assign celloutsig_1_12z = in_data[183:181] >> celloutsig_1_8z[4:2];
  assign celloutsig_0_45z = { celloutsig_0_42z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_9z } ~^ { _13_[8], _07_[8:6] };
  assign celloutsig_0_51z = { celloutsig_0_47z[3:1], celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } ~^ { celloutsig_0_35z[5:0], celloutsig_0_26z, celloutsig_0_6z };
  assign celloutsig_0_55z = { celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_27z } ~^ celloutsig_0_49z[7:1];
  assign celloutsig_1_8z = { celloutsig_1_3z[1:0], celloutsig_1_4z, celloutsig_1_3z } ~^ { celloutsig_1_7z[13:10], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_8z[5:4], _11_[2], _01_, _11_[0], celloutsig_1_5z } ~^ { celloutsig_1_3z[1:0], celloutsig_1_2z, _11_[2], _01_, _11_[0] };
  assign celloutsig_0_14z = in_data[29:25] ~^ in_data[77:73];
  assign celloutsig_0_21z = { celloutsig_0_17z[10:7], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_4z } ~^ { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_16z[2:0], celloutsig_0_11z, celloutsig_0_2z } ~^ { celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_23z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ^ in_data[21:19];
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_6z } ^ celloutsig_0_14z;
  assign _07_[2:0] = { _05_, celloutsig_0_4z, celloutsig_0_5z };
  assign _08_[6] = _00_;
  assign _09_[1] = _02_;
  assign { _10_[2], _10_[0] } = { _04_, _06_ };
  assign _11_[1] = _01_;
  assign _13_[7:1] = { _07_[8:3], _05_ };
  assign _14_[5] = _03_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
