SETPROJECT c:\cpugen\applications\cpu4bit\xilinx
SET OverwriteFiles=true
SET SimulationOutputProducts = Verilog VHDL
SET XilinxFamily = Spartan2
EXECUTE ram.xcp
