// Seed: 1424969853
module module_0;
  wire id_1;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd95,
    parameter id_8 = 32'd99
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wor id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire _id_1;
  wire [1 : id_1] _id_8;
  assign id_5 = -1;
  module_0 modCall_1 ();
  logic [7:0] id_9;
  assign id_6 = id_9[1 : (1)];
  logic id_10;
  wire  id_11;
  assign id_3[id_8] = {1, -1};
endmodule
