# Compile of soc_top_tb.sv was successful.
# Compile of tinyriscv_soc_tb.v was successful.
# Compile of tinyriscv_soc_top.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.tinyriscv_soc_tb
# vsim -voptargs="+acc" work.tinyriscv_soc_tb 
# Start time: 15:01:52 on Oct 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_top.v(178): Module 'rom' is not defined.
#  For instance 'u_rom' at path 'tinyriscv_soc_tb.tinyriscv_soc_top_0'
# ** Error: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_top.v(188): Module 'ram' is not defined.
#  For instance 'u_ram' at path 'tinyriscv_soc_tb.tinyriscv_soc_top_0'
# ** Error: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_top.v(198): Module 'timer' is not defined.
#  For instance 'timer_0' at path 'tinyriscv_soc_tb.tinyriscv_soc_top_0'
# ** Error: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_top.v(228): Module 'gpio' is not defined.
#  For instance 'gpio_0' at path 'tinyriscv_soc_tb.tinyriscv_soc_top_0'
# ** Error: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_top.v(241): Module 'spi' is not defined.
#  For instance 'spi_0' at path 'tinyriscv_soc_tb.tinyriscv_soc_top_0'
# ** Error: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_top.v(327): Module 'uart_debug' is not defined.
#  For instance 'u_uart_debug' at path 'tinyriscv_soc_tb.tinyriscv_soc_top_0'
# ** Error: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_top.v(343): Module 'jtag_top' is not defined.
#  For instance 'u_jtag_top' at path 'tinyriscv_soc_tb.tinyriscv_soc_top_0'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=7, Warnings=1.
# Error loading design
# End time: 15:01:53 on Oct 15,2024, Elapsed time: 0:00:01
# Errors: 7, Warnings: 5
# Compile of tinyriscv_soc_top.v was successful.
vsim -voptargs=+acc work.tinyriscv_soc_tb
# vsim -voptargs="+acc" work.tinyriscv_soc_tb 
# Start time: 15:04:02 on Oct 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_top.v(178): Module 'rom' is not defined.
#  For instance 'u_rom' at path 'tinyriscv_soc_tb.tinyriscv_soc_top_0'
# ** Error: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_top.v(188): Module 'ram' is not defined.
#  For instance 'u_ram' at path 'tinyriscv_soc_tb.tinyriscv_soc_top_0'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 15:04:03 on Oct 15,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 3
# Compile of AHB.sv was successful.
# Compile of ahb_bus.sv was successful.
# Compile of apb_bus.sv was successful.
# Compile of clint.v was successful.
# Compile of clk_control.sv was successful.
# Compile of csr_reg.v was successful.
# Compile of ctrl.v was successful.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ex.v was successful.
# Compile of gen_buf.v was successful.
# Compile of gen_dff.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regs.v was successful.
# Compile of rib.v was successful.
# Compile of soc_top.sv was successful.
# Compile of soc_top_tb.sv was successful.
# Compile of SRAM.sv was successful.
# Compile of tinyriscv.v was successful.
# Compile of uart.sv was successful.
# Compile of tinyriscv_soc_tb.v was successful.
# Compile of tinyriscv_soc_top.v was successful.
# Compile of ram.v failed with 12 errors.
# Compile of rom.v failed with 12 errors.
# 27 compiles, 2 failed with 24 errors.
# Compile of ram.v was successful.
# Compile of rom.v failed with 12 errors.
# 2 compiles, 1 failed with 12 errors.
# Compile of rom.v was successful.
vsim -voptargs=+acc work.tinyriscv_soc_tb
# vsim -voptargs="+acc" work.tinyriscv_soc_tb 
# Start time: 15:05:15 on Oct 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "div(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "clint(fast)".
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2685) [TFMPC] - Too few port connections for 'tinyriscv_soc_top_0'.  Expected 17, found 3.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'spi_clk'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'spi_ss'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'spi_mosi'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'spi_miso'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'jtag_TDO'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'jtag_TDI'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'jtag_TMS'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'jtag_TCK'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'gpio'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'uart_rx_pin'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'uart_tx_pin'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'halted_ind'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'succ'.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(507): (vopt-2718) [TFMPC] - Missing connection for port 'over'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=16.
# Loading work.tinyriscv_soc_tb(fast)
# Loading work.tinyriscv_soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.rib(fast)
add wave -position end  sim:/tinyriscv_soc_tb/clk
add wave -position end  sim:/tinyriscv_soc_tb/rst
add wave -position end  sim:/tinyriscv_soc_tb/x3
add wave -position end  sim:/tinyriscv_soc_tb/x26
add wave -position end  sim:/tinyriscv_soc_tb/x27
run -all
# test running...
# Time Out.
# ** Note: $finish    : D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v(493)
#    Time: 500 us  Iteration: 0  Instance: /tinyriscv_soc_tb
# 1
# Break in Module tinyriscv_soc_tb at D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv_soc_tb.v line 493
# Compile of rib.v was successful.
restart
# Closing VCD file "tinyriscv_soc_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tinyriscv_soc_tb(fast)
# Loading work.tinyriscv_soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.rom(fast)
# Loading work.ram(fast)
# Loading work.rib(fast)
run
# test running...
vsim -voptargs=+acc work.soc_tb
# End time: 15:57:00 on Oct 15,2024, Elapsed time: 0:51:45
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.soc_tb 
# Start time: 15:57:00 on Oct 15,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
# Compile of AHB.sv was successful.
# Compile of ahb_bus.sv was successful.
# Compile of apb_bus.sv was successful.
# Compile of clint.v was successful.
# Compile of clk_control.sv was successful.
# Compile of csr_reg.v was successful.
# Compile of ctrl.v was successful.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ex.v was successful.
# Compile of gen_buf.v was successful.
# Compile of gen_dff.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regs.v was successful.
# Compile of rib.v was successful.
# Compile of soc_top.sv was successful.
# Compile of soc_top_tb.sv failed with 2 errors.
# Compile of SRAM.sv was successful.
# Compile of tinyriscv.v was successful.
# Compile of uart.sv was successful.
# Compile of tinyriscv_soc_tb.v was successful.
# Compile of tinyriscv_soc_top.v was successful.
# Compile of ram.v was successful.
# Compile of rom.v was successful.
# 27 compiles, 1 failed with 2 errors.
# Compile of soc_top_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# ** Note: $stop    : D:/FPGA/Tiny_riscv/Questa/RTL/soc_top_tb.sv(48)
#    Time: 30 ns  Iteration: 1  Instance: /soc_tb
# Break in Module soc_tb at D:/FPGA/Tiny_riscv/Questa/RTL/soc_top_tb.sv line 48
add wave -position end  sim:/soc_tb/soc1/clk
do D:/FPGA/Tiny_riscv/Questa/soc_wv.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# ** Note: $stop    : D:/FPGA/Tiny_riscv/Questa/RTL/soc_top_tb.sv(48)
#    Time: 30 ns  Iteration: 1  Instance: /soc_tb
# Break in Module soc_tb at D:/FPGA/Tiny_riscv/Questa/RTL/soc_top_tb.sv line 48
# Compile of SRAM.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# ** Note: $stop    : D:/FPGA/Tiny_riscv/Questa/RTL/soc_top_tb.sv(48)
#    Time: 30 ns  Iteration: 1  Instance: /soc_tb
# Break in Module soc_tb at D:/FPGA/Tiny_riscv/Questa/RTL/soc_top_tb.sv line 48
add wave -position 17  sim:/soc_tb/soc1/AHB1/grant
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# ** Note: $stop    : D:/FPGA/Tiny_riscv/Questa/RTL/soc_top_tb.sv(48)
#    Time: 30 ns  Iteration: 1  Instance: /soc_tb
# Break in Module soc_tb at D:/FPGA/Tiny_riscv/Questa/RTL/soc_top_tb.sv line 48
run
add wave -position 2  sim:/soc_tb/soc1/tinyriscv_core/u_regs/regs[3]
add wave -position 3  sim:/soc_tb/soc1/tinyriscv_core/u_regs/regs[26]
add wave -position 4  sim:/soc_tb/soc1/tinyriscv_core/u_regs/regs[27]
# Compile of soc_top_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# ** Note: $stop    : D:/FPGA/Tiny_riscv/Questa/RTL/soc_top_tb.sv(48)
#    Time: 50 ns  Iteration: 1  Instance: /soc_tb
# Break in Module soc_tb at D:/FPGA/Tiny_riscv/Questa/RTL/soc_top_tb.sv line 48
# Compile of soc_top_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of soc_top.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv(189): (vopt-2685) [TFMPC] - Too few port connections for 'uart1'.  Expected 9, found 8.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv(189): (vopt-2718) [TFMPC] - Missing connection for port 'HWDATA'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
run
run
run
run
run
run
run
# Compile of soc_top_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
run
run
run
run
run
run
# Compile of soc_top.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv(189): (vopt-2685) [TFMPC] - Too few port connections for 'uart1'.  Expected 9, found 8.
# ** Warning: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv(189): (vopt-2718) [TFMPC] - Missing connection for port 'HWDATA'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 24  sim:/soc_tb/soc1/AHB1/s0_hsel_o
add wave -position 25  sim:/soc_tb/soc1/AHB1/s1_hsel_o
add wave -position 26  sim:/soc_tb/soc1/AHB1/s2_hsel_o
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 40  sim:/soc_tb/soc1/uart1/HSEL
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
run
run
run
run
run
run
add wave -position 41  sim:/soc_tb/soc1/uart1/HADDR
add wave -position 42  sim:/soc_tb/soc1/uart1/HWDATA
add wave -position 42  sim:/soc_tb/soc1/uart1/HWRITE
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
run
run
run
run
run
run
add wave -position 30  sim:/soc_tb/soc1/AHB1/s0_hwdata_o
add wave -position 31  sim:/soc_tb/soc1/AHB1/s1_hwdata_o
add wave -position 32  sim:/soc_tb/soc1/AHB1/s2_hwdata_o
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of soc_top.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of uart.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of uart.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
run
run
add wave -position 51  sim:/soc_tb/soc1/uart1/uart_state
add wave -position 52  sim:/soc_tb/soc1/uart1/transfer_state
add wave -position 53  sim:/soc_tb/soc1/uart1/TX
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
add wave -position 53  sim:/soc_tb/soc1/uart1/freq_div_counter
add wave -position 54  sim:/soc_tb/soc1/uart1/data_counter
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of uart.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of AHB.sv was successful.
# Compile of ahb_bus.sv was successful.
# Compile of apb_bus.sv was successful.
# Compile of clint.v was successful.
# Compile of clk_control.sv was successful.
# Compile of csr_reg.v was successful.
# Compile of ctrl.v was successful.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ex.v was successful.
# Compile of gen_buf.v was successful.
# Compile of gen_dff.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regs.v was successful.
# Compile of rib.v was successful.
# Compile of soc_top.sv was successful.
# Compile of soc_top_tb.sv was successful.
# Compile of SRAM.sv was successful.
# Compile of tinyriscv.v was successful.
# Compile of uart.sv was successful.
# Compile of tinyriscv_soc_tb.v was successful.
# Compile of tinyriscv_soc_top.v was successful.
# Compile of ram.v was successful.
# Compile of rom.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of AHB.sv was successful.
# Compile of ahb_bus.sv was successful.
# Compile of apb_bus.sv was successful.
# Compile of clint.v was successful.
# Compile of clk_control.sv was successful.
# Compile of csr_reg.v was successful.
# Compile of ctrl.v was successful.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ex.v was successful.
# Compile of gen_buf.v was successful.
# Compile of gen_dff.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regs.v was successful.
# Compile of rib.v was successful.
# Compile of soc_top.sv was successful.
# Compile of soc_top_tb.sv was successful.
# Compile of SRAM.sv was successful.
# Compile of tinyriscv.v was successful.
# Compile of uart.sv was successful.
# Compile of tinyriscv_soc_tb.v was successful.
# Compile of tinyriscv_soc_top.v was successful.
# Compile of ram.v was successful.
# Compile of rom.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
add wave -position 39  sim:/soc_tb/soc1/uart1/HADDR
add wave -position 39  sim:/soc_tb/soc1/uart1/HRDATA
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of uart.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
add wave -position 47  sim:/soc_tb/soc1/uart1/send_req
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of uart.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of uart.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of uart.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
run
run
# Compile of uart.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
add wave -position 29  sim:/soc_tb/soc1/AHB1/s0_hrdata_i
add wave -position 30  sim:/soc_tb/soc1/AHB1/s1_hrdata_i
add wave -position 31  sim:/soc_tb/soc1/AHB1/s2_hrdata_i
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
run
# Compile of soc_top_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "soc_tb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
add wave -position 11  sim:/soc_tb/RX_data
add wave -position 12  sim:/soc_tb/RX_state
add wave -position 13  sim:/soc_tb/data_count
add wave -position 13  sim:/soc_tb/clk_div_count
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of soc_top_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "soc_tb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of soc_top_tb.sv was successful.
# Compile of uart.sv failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "soc_tb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'HADDR'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/uart.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/uart1 File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 189
run
# Compile of AHB.sv was successful.
# Compile of ahb_bus.sv was successful.
# Compile of apb_bus.sv was successful.
# Compile of clint.v was successful.
# Compile of clk_control.sv was successful.
# Compile of csr_reg.v was successful.
# Compile of ctrl.v was successful.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ex.v was successful.
# Compile of gen_buf.v was successful.
# Compile of gen_dff.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regs.v was successful.
# Compile of rib.v was successful.
# Compile of soc_top.sv was successful.
# Compile of soc_top_tb.sv was successful.
# Compile of SRAM.sv was successful.
# Compile of tinyriscv.v was successful.
# Compile of uart.sv was successful.
# Compile of tinyriscv_soc_tb.v was successful.
# Compile of tinyriscv_soc_top.v was successful.
# Compile of ram.v was successful.
# Compile of rom.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "soc_tb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
run
# Compile of AHB.sv was successful.
# Compile of ahb_bus.sv was successful.
# Compile of apb_bus.sv was successful.
# Compile of clint.v was successful.
# Compile of clk_control.sv was successful.
# Compile of csr_reg.v was successful.
# Compile of ctrl.v was successful.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ex.v was successful.
# Compile of gen_buf.v was successful.
# Compile of gen_dff.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regs.v was successful.
# Compile of rib.v was successful.
# Compile of soc_top.sv was successful.
# Compile of soc_top_tb.sv was successful.
# Compile of SRAM.sv was successful.
# Compile of tinyriscv.v was successful.
# Compile of uart.sv was successful.
# Compile of tinyriscv_soc_tb.v was successful.
# Compile of tinyriscv_soc_top.v was successful.
# Compile of ram.v was successful.
# Compile of rom.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "soc_tb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
run
add wave -position 28  sim:/soc_tb/baud_rate
add wave -position 29  sim:/soc_tb/baud_rate_counter_9600
# Drop insertion failed: sim:/soc_tb/baud_rate_counter_9600
# Unrecognized option: "-box" ignored.
add wave -position 29  sim:/soc_tb/baud_rate_counter_115200
# Drop insertion failed: sim:/soc_tb/baud_rate_counter_115200
# Unrecognized option: "-box" ignored.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
run
# Compile of AHB.sv was successful.
# Compile of ahb_bus.sv was successful.
# Compile of apb_bus.sv was successful.
# Compile of clint.v was successful.
# Compile of clk_control.sv was successful.
# Compile of csr_reg.v was successful.
# Compile of ctrl.v was successful.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ex.v was successful.
# Compile of gen_buf.v was successful.
# Compile of gen_dff.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regs.v was successful.
# Compile of rib.v was successful.
# Compile of soc_top.sv was successful.
# Compile of soc_top_tb.sv was successful.
# Compile of SRAM.sv was successful.
# Compile of tinyriscv.v was successful.
# Compile of uart.sv was successful.
# Compile of tinyriscv_soc_tb.v was successful.
# Compile of tinyriscv_soc_top.v was successful.
# Compile of ram.v was successful.
# Compile of rom.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
run
# Compile of uart.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
run -continue
run
# 
run
# j
# 4
# 6
# 
# Compile of soc_top_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "soc_tb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
run
# 
# V
# ,
# l
# 
# Compile of soc_top_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "soc_tb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
run
# Compile of soc_top_tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 2 FSMs in module "uart(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "soc_tb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
run
# h
# e
# l
# Compile of AHB.sv was successful.
# Compile of ahb_bus.sv was successful.
# Compile of apb_bus.sv was successful.
# Compile of clint.v was successful.
# Compile of clk_control.sv was successful.
# Compile of csr_reg.v was successful.
# Compile of ctrl.v was successful.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ex.v was successful.
# Compile of gen_buf.v was successful.
# Compile of gen_dff.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regs.v was successful.
# Compile of rib.v was successful.
# Compile of soc_top.sv was successful.
# Compile of soc_top_tb.sv was successful.
# Compile of SRAM.sv was successful.
# Compile of tinyriscv.v was successful.
# Compile of uart.sv was successful.
# Compile of tinyriscv_soc_tb.v was successful.
# Compile of tinyriscv_soc_top.v was successful.
# Compile of ram.v was successful.
# Compile of rom.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
run
# 
# 
# 
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
run
# 
# 
# 
# 
# 
# Compile of AHB.sv was successful.
# Compile of ahb_bus.sv was successful.
# Compile of apb_bus.sv was successful.
# Compile of clint.v was successful.
# Compile of clk_control.sv was successful.
# Compile of csr_reg.v was successful.
# Compile of ctrl.v was successful.
# Compile of defines.v was successful.
# Compile of div.v was successful.
# Compile of ex.v was successful.
# Compile of gen_buf.v was successful.
# Compile of gen_dff.v was successful.
# Compile of id.v was successful.
# Compile of id_ex.v was successful.
# Compile of if_id.v was successful.
# Compile of pc_reg.v was successful.
# Compile of regs.v was successful.
# Compile of rib.v was successful.
# Compile of soc_top.sv was successful.
# Compile of soc_top_tb.sv was successful.
# Compile of SRAM.sv was successful.
# Compile of tinyriscv.v was successful.
# Compile of uart.sv was successful.
# Compile of tinyriscv_soc_tb.v was successful.
# Compile of tinyriscv_soc_top.v was successful.
# Compile of ram.v was successful.
# Compile of rom.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
run
# h
# e
# l
# l
# o
run
#  
# w
# o
# r
# l
# d
# Compile of tinyriscv_soc_top.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soc_tb(fast)
# Loading work.soc_top(fast)
# Loading work.tinyriscv(fast)
# Loading work.pc_reg(fast)
# Loading work.ctrl(fast)
# Loading work.regs(fast)
# Loading work.csr_reg(fast)
# Loading work.if_id(fast)
# Loading work.gen_pipe_dff(fast)
# Loading work.gen_pipe_dff(fast__1)
# Loading work.id(fast)
# Loading work.id_ex(fast)
# Loading work.gen_pipe_dff(fast__2)
# Loading work.gen_pipe_dff(fast__3)
# Loading work.ex(fast)
# Loading work.div(fast)
# Loading work.clint(fast)
# Loading work.AHB(fast)
# Loading work.SRAM(fast)
# Loading work.clk_control(fast)
# Loading work.uart(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'jtag_reg_addr_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_i'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'jtag_reg_data_o'. The port definition is at: D:/FPGA/Tiny_riscv/Questa/RTL/tinyriscv.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /soc_tb/soc1/tinyriscv_core File: D:/FPGA/Tiny_riscv/Questa/RTL/soc_top.sv Line: 95
run
# h
# e
# l
# l
# o
#  
# w
# o
# r
# l
# d
# End time: 21:36:57 on Oct 15,2024, Elapsed time: 5:39:57
# Errors: 0, Warnings: 5
