;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 31, 60
	SUB 31, 60
	SUB @127, 100
	SPL <127, 100
	SUB @121, 103
	SUB @1, 0
	SUB @0, @2
	CMP @1, 0
	SUB 31, 60
	SUB @121, 106
	ADD 210, 60
	SUB @0, @2
	SUB @0, @2
	SUB 12, @10
	SUB -7, <-420
	SUB -207, <320
	SUB 210, 60
	SPL -7, @-420
	SPL -7, @-420
	SPL 1, <0
	SUB 31, 60
	ADD 210, 60
	CMP @121, 106
	SUB @0, @2
	SUB @127, 100
	SLT 30, 9
	SUB @1, 0
	MOV 31, 60
	SUB @1, 0
	SPL 0, #2
	SLT 721, 1
	SUB @1, 0
	SPL <127, 100
	CMP 72, @10
	SUB 12, @10
	CMP 721, 2
	MOV 12, @10
	ADD 210, 60
	CMP 12, @10
	MOV -1, <-20
	SLT 721, 1
	DJN -1, @-20
	SUB -7, <-420
	MOV 13, 5
