#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Sep 30 11:38:55 2023
# Process ID: 120
# Current directory: D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2964 D:\Libraries\Documents\School\MANTY\BlackboardSynth_MANTIS\Lookup Table and R2R Example\mantis_synth\mantis_synth.xpr
# Log file: D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/vivado.log
# Journal file: D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vitis/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1245.555 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z007sclg400-1
Top: synth_wrapper
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.277 ; gain = 269.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_sel' (4#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (5#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6157] synthesizing module 'table_count' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:77]
INFO: [Synth 8-6155] done synthesizing module 'table_count' (6#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:77]
WARNING: [Synth 8-689] width (16) of port connection 'tbl_count' does not match port width (1) of module 'table_count' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:72]
INFO: [Synth 8-6155] done synthesizing module 'synth_wrapper' (7#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1721.875 ; gain = 315.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1721.875 ; gain = 315.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1721.875 ; gain = 315.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1721.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Finished Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1838.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1974.352 ; gain = 567.488
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1974.352 ; gain = 728.797
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1997.496 ; gain = 22.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_sel' (4#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (5#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6157] synthesizing module 'table_count' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:77]
INFO: [Synth 8-6155] done synthesizing module 'table_count' (6#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:77]
INFO: [Synth 8-6155] done synthesizing module 'synth_wrapper' (7#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2043.516 ; gain = 68.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2043.516 ; gain = 68.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2043.516 ; gain = 68.645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2044.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Finished Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2044.938 ; gain = 70.066
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2044.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_sel' (4#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (5#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6157] synthesizing module 'table_count' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:79]
INFO: [Synth 8-6155] done synthesizing module 'table_count' (6#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:79]
INFO: [Synth 8-6155] done synthesizing module 'synth_wrapper' (7#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.078 ; gain = 4.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2071.984 ; gain = 27.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2071.984 ; gain = 27.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2085.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Finished Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2085.570 ; gain = 40.633
add_files -norecurse {{D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2085.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_sel' (4#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (5#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6157] synthesizing module 'table_count' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:83]
INFO: [Synth 8-6155] done synthesizing module 'table_count' (6#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:83]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:77]
INFO: [Synth 8-6157] synthesizing module 'debounce_1' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce_1' (7#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
WARNING: [Synth 8-7071] port 'clk' of module 'debounce_1' is unconnected for instance 'sel_db' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:77]
WARNING: [Synth 8-7071] port 'rst' of module 'debounce_1' is unconnected for instance 'sel_db' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:77]
WARNING: [Synth 8-7071] port 'db' of module 'debounce_1' is unconnected for instance 'sel_db' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:77]
WARNING: [Synth 8-7023] instance 'sel_db' of module 'debounce_1' has 4 connections declared, but only 1 given [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:77]
INFO: [Synth 8-6155] done synthesizing module 'synth_wrapper' (8#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.840 ; gain = 6.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.840 ; gain = 6.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.840 ; gain = 6.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2104.969 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Finished Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2104.969 ; gain = 19.398
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2104.969 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_sel' (4#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (5#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6157] synthesizing module 'table_count' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:84]
INFO: [Synth 8-6155] done synthesizing module 'table_count' (6#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:84]
INFO: [Synth 8-6157] synthesizing module 'debounce_1' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce_1' (7#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
WARNING: [Synth 8-7071] port 'clk' of module 'debounce_1' is unconnected for instance 'sel_db' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:77]
WARNING: [Synth 8-7071] port 'rst' of module 'debounce_1' is unconnected for instance 'sel_db' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:77]
WARNING: [Synth 8-7023] instance 'sel_db' of module 'debounce_1' has 4 connections declared, but only 2 given [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:77]
INFO: [Synth 8-6155] done synthesizing module 'synth_wrapper' (8#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2104.969 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.219 ; gain = 2.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.219 ; gain = 2.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2124.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Finished Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2124.605 ; gain = 19.637
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2124.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_sel' (4#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (5#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6157] synthesizing module 'table_count' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:92]
INFO: [Synth 8-6155] done synthesizing module 'table_count' (6#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:92]
INFO: [Synth 8-6157] synthesizing module 'debounce_1' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce_1' (7#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'conf_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:113]
INFO: [Synth 8-6155] done synthesizing module 'conf_div' (8#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:113]
INFO: [Synth 8-6155] done synthesizing module 'synth_wrapper' (9#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2124.605 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2130.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Finished Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2130.238 ; gain = 5.633
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2130.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_sel' (4#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (5#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6157] synthesizing module 'table_count' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:92]
INFO: [Synth 8-6155] done synthesizing module 'table_count' (6#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:92]
INFO: [Synth 8-6157] synthesizing module 'debounce_1' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce_1' (7#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'conf_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:113]
INFO: [Synth 8-6155] done synthesizing module 'conf_div' (8#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:113]
INFO: [Synth 8-6155] done synthesizing module 'synth_wrapper' (9#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2130.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2130.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2130.238 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2143.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Finished Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2143.465 ; gain = 13.227
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'synth_wrapper_tb'
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vitis/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2143.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Finished Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'synth_wrapper_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vitis/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'synth_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj synth_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lutSin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lutSqr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lutTri
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth_wrapper
INFO: [VRFC 10-311] analyzing module table_count
INFO: [VRFC 10-311] analyzing module conf_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wav_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.srcs/sources_1/new/synth_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.sim/sim_1/behav/xsim'
"xelab -wto 1c9c11b7b96a4199bfefea5e4513ae00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot synth_wrapper_tb_behav xil_defaultlib.synth_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vitis/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1c9c11b7b96a4199bfefea5e4513ae00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot synth_wrapper_tb_behav xil_defaultlib.synth_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lutSin
Compiling module xil_defaultlib.lutTri
Compiling module xil_defaultlib.lutSqr
Compiling module xil_defaultlib.wav_sel
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.table_count
Compiling module xil_defaultlib.debounce_1
Compiling module xil_defaultlib.conf_div
Compiling module xil_defaultlib.synth_wrapper
Compiling module xil_defaultlib.synth_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot synth_wrapper_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 30 12:02:00 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2158.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "synth_wrapper_tb_behav -key {Behavioral:sim_1:Functional:synth_wrapper_tb} -tclbatch {synth_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source synth_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'synth_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2202.566 ; gain = 45.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'synth_wrapper_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vitis/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'synth_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj synth_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lutSin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lutSqr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lutTri
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth_wrapper
INFO: [VRFC 10-311] analyzing module table_count
INFO: [VRFC 10-311] analyzing module conf_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wav_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.srcs/sources_1/new/synth_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.sim/sim_1/behav/xsim'
"xelab -wto 1c9c11b7b96a4199bfefea5e4513ae00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot synth_wrapper_tb_behav xil_defaultlib.synth_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vitis/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1c9c11b7b96a4199bfefea5e4513ae00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot synth_wrapper_tb_behav xil_defaultlib.synth_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lutSin
Compiling module xil_defaultlib.lutTri
Compiling module xil_defaultlib.lutSqr
Compiling module xil_defaultlib.wav_sel
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.table_count
Compiling module xil_defaultlib.debounce_1
Compiling module xil_defaultlib.conf_div
Compiling module xil_defaultlib.synth_wrapper
Compiling module xil_defaultlib.synth_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot synth_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/mantis_synth/mantis_synth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "synth_wrapper_tb_behav -key {Behavioral:sim_1:Functional:synth_wrapper_tb} -tclbatch {synth_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source synth_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'synth_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2218.785 ; gain = 0.000
run 100us
run 10ms
run 5ms
run 10ms
run 5ms
run 10ms
run 10ms
run 50ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2222.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_sel' (4#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (5#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6157] synthesizing module 'table_count' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:92]
INFO: [Synth 8-6155] done synthesizing module 'table_count' (6#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:92]
INFO: [Synth 8-6157] synthesizing module 'debounce_1' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce_1' (7#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'conf_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:113]
INFO: [Synth 8-6155] done synthesizing module 'conf_div' (8#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:113]
INFO: [Synth 8-6155] done synthesizing module 'synth_wrapper' (9#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2517.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Finished Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2517.219 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_sel' (4#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (5#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6157] synthesizing module 'table_count' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:92]
INFO: [Synth 8-6155] done synthesizing module 'table_count' (6#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:92]
INFO: [Synth 8-6157] synthesizing module 'debounce_1' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce_1' (7#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'conf_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:111]
INFO: [Synth 8-6155] done synthesizing module 'conf_div' (8#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:111]
INFO: [Synth 8-6155] done synthesizing module 'synth_wrapper' (9#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2517.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Finished Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2517.219 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:67]
ERROR: [Synth 8-91] ambiguous clock in event control [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:61]
ERROR: [Synth 8-6156] failed synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
ERROR: [Synth 8-6156] failed synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z007sclg400-1
Top: synth_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:67]
ERROR: [Synth 8-91] ambiguous clock in event control [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:61]
ERROR: [Synth 8-6156] failed synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
ERROR: [Synth 8-6156] failed synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
10 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z007sclg400-1
Top: synth_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:55]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_sel' (4#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
ERROR: [Synth 8-448] named port connection 'en' does not exist for instance 'wav_sel' of module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:58]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
ERROR: [Synth 8-6156] failed synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
ERROR: [Synth 8-6156] failed synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z007sclg400-1
Top: synth_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'synth_wrapper' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSin' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSin' (1#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Sine_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutTri' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutTri' (2#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Tri_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'lutSqr' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6155] done synthesizing module 'lutSqr' (3#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/Square_LUT.v:20]
INFO: [Synth 8-6157] synthesizing module 'wav_sel' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:66]
INFO: [Synth 8-6155] done synthesizing module 'wav_sel' (4#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/wav_sel.v:20]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (5#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/clk_div.v:20]
INFO: [Synth 8-6157] synthesizing module 'table_count' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:92]
INFO: [Synth 8-6155] done synthesizing module 'table_count' (6#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:92]
INFO: [Synth 8-6157] synthesizing module 'debounce_1' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce_1' (7#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/debounce_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'conf_div' [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:111]
INFO: [Synth 8-6155] done synthesizing module 'conf_div' (8#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:111]
INFO: [Synth 8-6155] done synthesizing module 'synth_wrapper' (9#1) [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/synth_wrapper.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2517.219 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2517.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Finished Parsing XDC File [D:/Libraries/Documents/School/MANTY/BlackboardSynth_MANTIS/Lookup Table and R2R Example/MANTIS_synth_constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2517.219 ; gain = 0.000
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2517.219 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 30 12:17:49 2023...
