`timescale 1ns / 1ps

module sync_down_counter(rst,clk,count

    );
    input clk,rst;
    output reg[3:0]count;
    always@(posedge clk)
    begin
        if(rst)
            count <= 4'b1111;
        else
            count <= count - 1;
    end
endmodule
