#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 24 22:58:28 2025
# Process ID: 13188
# Current directory: F:/vivado_project/lab/lab3/distributed_ram
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13980 F:\vivado_project\lab\lab3\distributed_ram\distributed_ram.xpr
# Log file: F:/vivado_project/lab/lab3/distributed_ram/vivado.log
# Journal file: F:/vivado_project/lab/lab3/distributed_ram\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/vivado_project/lab/lab3/distributed_ram/distributed_ram.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'distributed_ram' generated file not found 'f:/vivado_project/lab/lab3/distributed_ram/distributed_ram.srcs/sources_1/ip/distributed_ram/distributed_ram.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'distributed_ram' generated file not found 'f:/vivado_project/lab/lab3/distributed_ram/distributed_ram.srcs/sources_1/ip/distributed_ram/distributed_ram_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'distributed_ram' generated file not found 'f:/vivado_project/lab/lab3/distributed_ram/distributed_ram.srcs/sources_1/ip/distributed_ram/distributed_ram_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'distributed_ram' generated file not found 'f:/vivado_project/lab/lab3/distributed_ram/distributed_ram.srcs/sources_1/ip/distributed_ram/distributed_ram_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'distributed_ram' generated file not found 'f:/vivado_project/lab/lab3/distributed_ram/distributed_ram.srcs/sources_1/ip/distributed_ram/distributed_ram_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/vivado_project/lab/lab3/distributed_ram/distributed_ram.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/vivado_project/lab/lab3/distributed_ram/distributed_ram.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/vivado_project/lab/lab3/distributed_ram/distributed_ram.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/vivado_project/lab/lab3/distributed_ram/distributed_ram.sim/sim_1/behav/xsim'
"xelab -wto d0aa0234eaaf4fe2abff8318781e27e9 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d0aa0234eaaf4fe2abff8318781e27e9 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/vivado_project/lab/lab3/distributed_ram/distributed_ram.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 897.004 ; gain = 34.727
run all
=============================
Test Begin
TEST END
$finish called at time : 2611 ns : File "F:/vivado_project/lab/lab3/source_code/ram_tb.v" Line 96
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 22:59:06 2025...
