// Seed: 44521210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0][1 : 'b0] id_9;
  assign id_4 = id_6;
  uwire id_10, id_11, id_12;
  wire id_13;
  assign id_9 = id_12 * 1'd0;
  assign id_8 = -1, id_8 = -1;
  assign id_4 = (id_13);
endmodule
program module_1;
  wire id_1, id_2;
  wire id_3;
  tri  id_4;
  reg  id_5;
  uwire id_6, id_7;
  assign id_4 = -1;
  id_8 :
  assert property (@(id_4) 1) id_5 <= -1'h0 - id_7;
  wire id_9 = id_3;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9,
      id_6,
      id_4,
      id_7,
      id_2
  );
  assign modCall_1.type_14 = 0;
endmodule
