<Signals>
  <Signal Name="present" Direction="out"/>
  <!-- all below signals are intended to exist in the DAC clock domain (which
       is not necessarily control clock domain) -->
  <Signal Name="dac_clk" Direction="in"/>
  <Signal Name="dac_ready" Direction="out"/>
  <Signal Name="dac_take" Direction="in"/>
  <Signal Name="dac_data_I" Direction="out" Width="12"/>
  <Signal Name="dac_data_Q" Direction="out" Width="12"/>
</Signals>
