Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Sep  7 17:11:25 2020
| Host         : Shears running 64-bit unknown
| Command      : report_utilization -file ./rundir/post_route_util.rpt
| Design       : top
| Device       : xczu9egffvb1156-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+--------+-------+-----------+-------+
|        Site Type        |  Used  | Fixed | Available | Util% |
+-------------------------+--------+-------+-----------+-------+
| CLB LUTs                | 135359 |     0 |    274080 | 49.39 |
|   LUT as Logic          | 135359 |     0 |    274080 | 49.39 |
|   LUT as Memory         |      0 |     0 |    144000 |  0.00 |
| CLB Registers           | 327439 |     0 |    548160 | 59.73 |
|   Register as Flip Flop | 327439 |     0 |    548160 | 59.73 |
|   Register as Latch     |      0 |     0 |    548160 |  0.00 |
| CARRY8                  |  15462 |     0 |     34260 | 45.13 |
| F7 Muxes                |      0 |     0 |    137040 |  0.00 |
| F8 Muxes                |      0 |     0 |     68520 |  0.00 |
| F9 Muxes                |      0 |     0 |     34260 |  0.00 |
+-------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 0      |          Yes |           - |          Set |
| 0      |          Yes |           - |        Reset |
| 0      |          Yes |         Set |            - |
| 327439 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+--------+-------+-----------+-------+
|                 Site Type                 |  Used  | Fixed | Available | Util% |
+-------------------------------------------+--------+-------+-----------+-------+
| CLB                                       |  32186 |     0 |     34260 | 93.95 |
|   CLBL                                    |  15165 |     0 |           |       |
|   CLBM                                    |  17021 |     0 |           |       |
| LUT as Logic                              | 135359 |     0 |    274080 | 49.39 |
|   using O5 output only                    |      3 |       |           |       |
|   using O6 output only                    | 130868 |       |           |       |
|   using O5 and O6                         |   4488 |       |           |       |
| LUT as Memory                             |      0 |     0 |    144000 |  0.00 |
|   LUT as Distributed RAM                  |      0 |     0 |           |       |
|   LUT as Shift Register                   |      0 |     0 |           |       |
| LUT Flip Flop Pairs                       | 135291 |     0 |    274080 | 49.36 |
|   fully used LUT-FF pairs                 |    625 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 130806 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 117137 |       |           |       |
| Unique Control Sets                       |      5 |       |           |       |
+-------------------------------------------+--------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   96 |     0 |       912 | 10.53 |
|   RAMB36/FIFO*    |    0 |     0 |       912 |  0.00 |
|   RAMB18          |  192 |     0 |      1824 | 10.53 |
|     RAMB18E2 only |  192 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           | 1024 |     0 |      2520 | 40.63 |
|   DSP48E2 only | 1024 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       404 |  0.25 |
|   BUFGCE             |    1 |     0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+--------+---------------------+
| Ref Name |  Used  | Functional Category |
+----------+--------+---------------------+
| FDRE     | 327439 |            Register |
| LUT2     | 118426 |                 CLB |
| LUT3     |  16388 |                 CLB |
| CARRY8   |  15462 |                 CLB |
| LUT1     |   4992 |                 CLB |
| DSP48E2  |   1024 |          Arithmetic |
| RAMB18E2 |    192 |           Block Ram |
| LUT5     |     15 |                 CLB |
| LUT6     |     14 |                 CLB |
| LUT4     |     12 |                 CLB |
| BUFGCE   |      1 |               Clock |
+----------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| dsp_macro_xbip_dsp48_macro_0_0 | 1024 |
+--------------------------------+------+


