// Seed: 1974648651
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input wand id_2,
    input uwire id_3,
    output wand id_4,
    input uwire id_5,
    input wand id_6,
    output tri1 id_7,
    input supply1 id_8,
    output tri0 id_9,
    output tri1 id_10,
    output wor id_11,
    output wor id_12,
    input wire id_13,
    output tri0 id_14,
    output tri id_15,
    output wand id_16,
    output wand id_17,
    output tri0 id_18,
    output supply1 id_19,
    input tri id_20,
    output uwire id_21
);
  assign id_4 = id_3;
  wire id_23;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wire id_10,
    output wire id_11,
    output wand id_12,
    input tri0 id_13,
    input supply0 id_14,
    output tri1 id_15,
    input wor id_16,
    input tri0 id_17,
    input supply1 id_18
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_6,
      id_9,
      id_3,
      id_6,
      id_4,
      id_11,
      id_2,
      id_3,
      id_3,
      id_15,
      id_15,
      id_6,
      id_11,
      id_15,
      id_5,
      id_12,
      id_11,
      id_15,
      id_14,
      id_3
  );
  assign id_5  = id_6;
  assign id_12 = 1;
endmodule
