
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.13

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.62 source latency gpio_in_sync1[24]$_DFF_PN0_/CLK ^
  -0.61 target latency gpio_in_sync2[24]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: gpio_in_sync1[23]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net227 (net)
                  0.30    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   128    1.51    0.53    0.38    1.61 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.53    0.00    1.62 ^ gpio_in_sync1[23]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.59    0.54    0.40    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.54    0.01    0.41 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     7    0.08    0.08    0.20    0.61 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_9_0_clk (net)
                  0.08    0.00    0.61 ^ gpio_in_sync1[23]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.61   clock reconvergence pessimism
                          0.31    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  0.69   slack (MET)


Startpoint: int_clear[6] (input port clocked by core_clock)
Endpoint: int_status_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ int_clear[6] (in)
                                         int_clear[6] (net)
                  0.00    0.00    0.20 ^ input61/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.11    0.57    0.77 ^ input61/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net62 (net)
                  0.11    0.00    0.77 ^ _392_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.05    0.05    0.82 v _392_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _028_ (net)
                  0.05    0.00    0.82 v int_status_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.59    0.54    0.40    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.54    0.01    0.41 ^ clkbuf_4_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.08    0.09    0.21    0.61 ^ clkbuf_4_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_2_0_clk (net)
                  0.09    0.00    0.62 ^ int_status_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.62   clock reconvergence pessimism
                          0.06    0.67   library hold time
                                  0.67   data required time
-----------------------------------------------------------------------------
                                  0.67   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: int_status_reg[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net227 (net)
                  0.30    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   128    1.51    0.53    0.38    1.61 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.59    0.10    1.71 ^ int_status_reg[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.71   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.59    0.54    0.40   10.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.54    0.01   10.41 ^ clkbuf_4_6_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     7    0.08    0.08    0.20   10.61 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00   10.61 ^ int_status_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.61   clock reconvergence pessimism
                         -0.04   10.57   library recovery time
                                 10.57   data required time
-----------------------------------------------------------------------------
                                 10.57   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  8.86   slack (MET)


Startpoint: int_status_reg[30]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: int_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.59    0.54    0.40    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.54    0.01    0.41 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.08    0.09    0.21    0.61 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_10_0_clk (net)
                  0.09    0.00    0.61 ^ int_status_reg[30]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.41    1.03 v int_status_reg[30]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net218 (net)
                  0.10    0.00    1.03 v _416_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.14    0.38    1.41 v _416_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _204_ (net)
                  0.14    0.00    1.41 v _418_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.14    0.37    1.77 v _418_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _206_ (net)
                  0.14    0.00    1.77 v _424_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.20    1.97 v _424_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net194 (net)
                  0.07    0.00    1.97 v output193/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.70    2.67 v output193/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         int_out (net)
                  0.16    0.00    2.67 v int_out (out)
                                  2.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.13   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: int_status_reg[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.30    1.04    1.24 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net227 (net)
                  0.30    0.00    1.24 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   128    1.51    0.53    0.38    1.61 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.59    0.10    1.71 ^ int_status_reg[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.71   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.59    0.54    0.40   10.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.54    0.01   10.41 ^ clkbuf_4_6_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     7    0.08    0.08    0.20   10.61 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00   10.61 ^ int_status_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.61   clock reconvergence pessimism
                         -0.04   10.57   library recovery time
                                 10.57   data required time
-----------------------------------------------------------------------------
                                 10.57   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                  8.86   slack (MET)


Startpoint: int_status_reg[30]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: int_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.59    0.54    0.40    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.54    0.01    0.41 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    10    0.08    0.09    0.21    0.61 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_10_0_clk (net)
                  0.09    0.00    0.61 ^ int_status_reg[30]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.41    1.03 v int_status_reg[30]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net218 (net)
                  0.10    0.00    1.03 v _416_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.14    0.38    1.41 v _416_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _204_ (net)
                  0.14    0.00    1.41 v _418_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.14    0.37    1.77 v _418_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _206_ (net)
                  0.14    0.00    1.77 v _424_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.20    1.97 v _424_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         net194 (net)
                  0.07    0.00    1.97 v output193/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.70    2.67 v output193/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         int_out (net)
                  0.16    0.00    2.67 v int_out (out)
                                  2.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.13   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.207488536834717

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7884

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.27529844641685486

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9431

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: gpio_in_sync2[30]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: int_status_reg[30]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.40    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.22    0.61 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.62 ^ gpio_in_sync2[30]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.49    1.10 ^ gpio_in_sync2[30]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.30    1.40 v _359_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.18    1.59 v _360_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.15    1.73 ^ _361_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.07    1.80 v _362_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.00    1.80 v int_status_reg[30]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.80   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.40   10.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.22   10.61 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00   10.61 ^ int_status_reg[30]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.61   clock reconvergence pessimism
  -0.12   10.50   library setup time
          10.50   data required time
---------------------------------------------------------
          10.50   data required time
          -1.80   data arrival time
---------------------------------------------------------
           8.69   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: gpio_in_sync1[9]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gpio_in_sync2[9]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.40    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.22    0.62 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.62 ^ gpio_in_sync1[9]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.36    0.98 v gpio_in_sync1[9]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.98 v gpio_in_sync2[9]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.98   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.40    0.40 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.22    0.62 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.62 ^ gpio_in_sync2[9]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.62   clock reconvergence pessimism
   0.06    0.68   library hold time
           0.68   data required time
---------------------------------------------------------
           0.68   data required time
          -0.98   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.6133

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.6116

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.6741

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.1259

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
266.478441

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.46e-02   4.47e-04   7.62e-08   1.50e-02  35.9%
Combinational          5.26e-03   1.41e-03   1.07e-07   6.67e-03  15.9%
Clock                  1.46e-02   5.62e-03   6.76e-08   2.02e-02  48.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.44e-02   7.48e-03   2.51e-07   4.19e-02 100.0%
                          82.1%      17.8%       0.0%
