Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 15 10:56:56 2018
| Host         : travis-job-rohitk-singh-litex-buildenv-328960997.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.143        0.000                      0                21326        0.040        0.000                      0                21326       -0.822       -7.222                      21                  7705  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
clk100                                              {0.000 5.000}        10.000          100.000         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  soc_videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  soc_videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  soc_videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                       {0.000 4.000}        8.000           125.000         
eth_rx_clk                                          {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  soc_ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                          {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                                  {0.000 0.673}        1.347           742.391         
hdmi_in0_pix_clk                                    {0.000 3.367}        6.734           148.500         
hdmi_out0_pix5x_clk                                 {0.000 0.673}        1.347           742.391         
hdmi_out0_pix_clk                                   {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                        {0.000 2.693}        5.387           185.632         
sys_clk                                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                                3.000        0.000                       0                     3  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  soc_videosoc_pll_clk200                                 1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    12  
  soc_videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  soc_videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  soc_videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  soc_videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                         5.845        0.000                       0                     1  
eth_rx_clk                                                1.188        0.000                      0                  399        0.101        0.000                      0                  399        2.000        0.000                       0                   160  
  soc_ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  soc_ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  soc_ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                                0.346        0.000                      0                  227        0.121        0.000                      0                  227        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                                   -0.320       -3.840                      12                    12  
hdmi_in0_pix_clk                                          0.850        0.000                      0                 2662        0.043        0.000                      0                 2662        2.117        0.000                       0                  1084  
hdmi_out0_pix5x_clk                                                                                                                                                                                  -0.320       -2.560                       8                     8  
hdmi_out0_pix_clk                                         0.314        0.000                      0                 1484        0.096        0.000                      0                 1484        2.117        0.000                       0                   857  
pix1p25x_clk                                              1.151        0.000                      0                  685        0.122        0.000                      0                  685        2.193        0.000                       0                   368  
sys_clk                                                   0.143        0.000                      0                15855        0.040        0.000                      0                15855        2.500        0.000                       0                  5000  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_10/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y5    BUFG_11/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_clk200
  To Clock:  soc_videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X163Y155       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y155       FDPE (Prop_fdpe_C_Q)         0.456     6.991 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.181    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y155       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=10, routed)          1.703     8.180    clk200_clk
    SLICE_X163Y155       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.354     8.535    
                         clock uncertainty           -0.053     8.482    
    SLICE_X163Y155       FDPE (Setup_fdpe_C_D)       -0.047     8.435    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.435    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.773ns (36.105%)  route 1.368ns (63.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.478     7.013 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.856     7.869    soc_videosoc_reset_counter[1]
    SLICE_X162Y154       LUT6 (Prop_lut6_I0_O)        0.295     8.164 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.512     8.676    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X161Y154       FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.703    11.180    clk200_clk
    SLICE_X161Y154       FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism              0.329    11.510    
                         clock uncertainty           -0.053    11.457    
    SLICE_X161Y154       FDRE (Setup_fdre_C_D)       -0.067    11.390    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.518     7.053 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.882    soc_videosoc_reset_counter[0]
    SLICE_X162Y154       LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.385    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.703    11.180    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.535    
                         clock uncertainty           -0.053    11.482    
    SLICE_X162Y154       FDSE (Setup_fdse_C_CE)      -0.169    11.313    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.518     7.053 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.882    soc_videosoc_reset_counter[0]
    SLICE_X162Y154       LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.385    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.703    11.180    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.535    
                         clock uncertainty           -0.053    11.482    
    SLICE_X162Y154       FDSE (Setup_fdse_C_CE)      -0.169    11.313    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.518     7.053 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.882    soc_videosoc_reset_counter[0]
    SLICE_X162Y154       LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.385    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.703    11.180    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.535    
                         clock uncertainty           -0.053    11.482    
    SLICE_X162Y154       FDSE (Setup_fdse_C_CE)      -0.169    11.313    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.518     7.053 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.882    soc_videosoc_reset_counter[0]
    SLICE_X162Y154       LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.385    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.703    11.180    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.535    
                         clock uncertainty           -0.053    11.482    
    SLICE_X162Y154       FDSE (Setup_fdse_C_CE)      -0.169    11.313    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.642ns (31.278%)  route 1.411ns (68.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.518     7.053 f  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.411     8.463    soc_videosoc_reset_counter[0]
    SLICE_X162Y154       LUT1 (Prop_lut1_I0_O)        0.124     8.587 r  soc_videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.587    soc_videosoc_reset_counter0[0]
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.703    11.180    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.535    
                         clock uncertainty           -0.053    11.482    
    SLICE_X162Y154       FDSE (Setup_fdse_C_D)        0.077    11.559    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.642ns (31.309%)  route 1.409ns (68.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.518     7.053 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.409     8.461    soc_videosoc_reset_counter[0]
    SLICE_X162Y154       LUT3 (Prop_lut3_I1_O)        0.124     8.585 r  soc_videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.585    soc_videosoc_reset_counter[2]_i_1_n_0
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.703    11.180    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.535    
                         clock uncertainty           -0.053    11.482    
    SLICE_X162Y154       FDSE (Setup_fdse_C_D)        0.081    11.563    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.666ns (32.073%)  route 1.411ns (67.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.518     7.053 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.411     8.463    soc_videosoc_reset_counter[0]
    SLICE_X162Y154       LUT2 (Prop_lut2_I0_O)        0.148     8.611 r  soc_videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.611    soc_videosoc_reset_counter[1]_i_1_n_0
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.703    11.180    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.535    
                         clock uncertainty           -0.053    11.482    
    SLICE_X162Y154       FDSE (Setup_fdse_C_D)        0.118    11.600    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.668ns (32.169%)  route 1.409ns (67.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.180ns = ( 11.180 - 5.000 ) 
    Source Clock Delay      (SCD):    6.535ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.820     6.535    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.518     7.053 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.409     8.461    soc_videosoc_reset_counter[0]
    SLICE_X162Y154       LUT4 (Prop_lut4_I1_O)        0.150     8.611 r  soc_videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.611    soc_videosoc_reset_counter[3]_i_2_n_0
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.703    11.180    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.535    
                         clock uncertainty           -0.053    11.482    
    SLICE_X162Y154       FDSE (Setup_fdse_C_D)        0.118    11.600    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  2.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X163Y155       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y155       FDPE (Prop_fdpe_C_Q)         0.141     2.092 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.148    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y155       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.918     2.507    clk200_clk
    SLICE_X163Y155       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.556     1.951    
    SLICE_X163Y155       FDPE (Hold_fdpe_C_D)         0.075     2.026    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.049%)  route 0.180ns (41.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.148     2.099 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.180     2.279    soc_videosoc_reset_counter[1]
    SLICE_X162Y154       LUT2 (Prop_lut2_I1_O)        0.101     2.380 r  soc_videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.380    soc_videosoc_reset_counter[1]_i_1_n_0
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.918     2.507    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.556     1.951    
    SLICE_X162Y154       FDSE (Hold_fdse_C_D)         0.131     2.082    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.513%)  route 0.184ns (42.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.148     2.099 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     2.283    soc_videosoc_reset_counter[1]
    SLICE_X162Y154       LUT4 (Prop_lut4_I2_O)        0.101     2.384 r  soc_videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.384    soc_videosoc_reset_counter[3]_i_2_n_0
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.918     2.507    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.556     1.951    
    SLICE_X162Y154       FDSE (Hold_fdse_C_D)         0.131     2.082    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.246ns (57.216%)  route 0.184ns (42.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.148     2.099 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     2.283    soc_videosoc_reset_counter[1]
    SLICE_X162Y154       LUT3 (Prop_lut3_I0_O)        0.098     2.381 r  soc_videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.381    soc_videosoc_reset_counter[2]_i_1_n_0
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.918     2.507    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.556     1.951    
    SLICE_X162Y154       FDSE (Hold_fdse_C_D)         0.121     2.072    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X163Y155       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y155       FDPE (Prop_fdpe_C_Q)         0.128     2.079 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.266    clk200_rst
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.918     2.507    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.967    
    SLICE_X162Y154       FDSE (Hold_fdse_C_S)        -0.045     1.922    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X163Y155       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y155       FDPE (Prop_fdpe_C_Q)         0.128     2.079 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.266    clk200_rst
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.918     2.507    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.967    
    SLICE_X162Y154       FDSE (Hold_fdse_C_S)        -0.045     1.922    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X163Y155       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y155       FDPE (Prop_fdpe_C_Q)         0.128     2.079 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.266    clk200_rst
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.918     2.507    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.967    
    SLICE_X162Y154       FDSE (Hold_fdse_C_S)        -0.045     1.922    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.590%)  route 0.187ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X163Y155       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y155       FDPE (Prop_fdpe_C_Q)         0.128     2.079 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.266    clk200_rst
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.918     2.507    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.967    
    SLICE_X162Y154       FDSE (Hold_fdse_C_S)        -0.045     1.922    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 soc_videosoc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.384%)  route 0.275ns (59.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X161Y154       FDRE                                         r  soc_videosoc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y154       FDRE (Prop_fdre_C_Q)         0.141     2.092 r  soc_videosoc_ic_reset_reg/Q
                         net (fo=4, routed)           0.115     2.206    soc_videosoc_ic_reset
    SLICE_X162Y154       LUT6 (Prop_lut6_I4_O)        0.045     2.251 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.160     2.411    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X161Y154       FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.918     2.507    clk200_clk
    SLICE_X161Y154       FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism             -0.556     1.951    
    SLICE_X161Y154       FDRE (Hold_fdre_C_D)         0.070     2.021    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.646     1.951    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y154       FDSE (Prop_fdse_C_Q)         0.148     2.099 r  soc_videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.212    soc_videosoc_reset_counter[3]
    SLICE_X162Y154       LUT4 (Prop_lut4_I3_O)        0.099     2.311 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.427    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.918     2.507    clk200_clk
    SLICE_X162Y154       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.951    
    SLICE_X162Y154       FDSE (Hold_fdse_C_CE)       -0.016     1.935    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y6    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y155   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y155   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X161Y154   soc_videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y154   soc_videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y154   soc_videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y155   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y155   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y154   soc_videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y154   soc_videosoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y154   soc_videosoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y154   soc_videosoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y154   soc_videosoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y155   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y155   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y154   soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y155   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y155   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y154   soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y154   soc_videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y154   soc_videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y154   soc_videosoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y154   soc_videosoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y155   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y155   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X161Y154   soc_videosoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_fb
  To Clock:  soc_videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys
  To Clock:  soc_videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x
  To Clock:  soc_videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x_dqs
  To Clock:  soc_videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y7   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 vns_clockdomainsrenamer1_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 1.614ns (24.188%)  route 5.059ns (75.812%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 9.543 - 8.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.669     1.669    eth_rx_clk
    SLICE_X60Y107        FDRE                                         r  vns_clockdomainsrenamer1_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.518     2.187 r  vns_clockdomainsrenamer1_state_reg/Q
                         net (fo=78, routed)          1.222     3.409    vns_clockdomainsrenamer1_state
    SLICE_X62Y103        LUT3 (Prop_lut3_I1_O)        0.148     3.557 r  soc_ethmac_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=8, routed)           0.819     4.376    soc_ethmac_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.328     4.704 r  soc_ethmac_crc32_checker_crc_reg[2]_i_2/O
                         net (fo=3, routed)           0.316     5.020    soc_ethmac_crc32_checker_crc_reg[2]_i_2_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.144 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.641     5.785    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X61Y103        LUT6 (Prop_lut6_I5_O)        0.124     5.909 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.433     6.342    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X61Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.466 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.511     6.978    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.292     7.394    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X63Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.518 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.824     8.342    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X63Y109        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.543     9.543    eth_rx_clk
    SLICE_X63Y109        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.080     9.623    
                         clock uncertainty           -0.035     9.588    
    SLICE_X63Y109        FDRE (Setup_fdre_C_D)       -0.058     9.530    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.530    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 vns_clockdomainsrenamer1_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.614ns (24.303%)  route 5.027ns (75.698%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.669     1.669    eth_rx_clk
    SLICE_X60Y107        FDRE                                         r  vns_clockdomainsrenamer1_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.518     2.187 r  vns_clockdomainsrenamer1_state_reg/Q
                         net (fo=78, routed)          1.222     3.409    vns_clockdomainsrenamer1_state
    SLICE_X62Y103        LUT3 (Prop_lut3_I1_O)        0.148     3.557 r  soc_ethmac_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=8, routed)           0.819     4.376    soc_ethmac_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.328     4.704 r  soc_ethmac_crc32_checker_crc_reg[2]_i_2/O
                         net (fo=3, routed)           0.316     5.020    soc_ethmac_crc32_checker_crc_reg[2]_i_2_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.144 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.641     5.785    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X61Y103        LUT6 (Prop_lut6_I5_O)        0.124     5.909 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.433     6.342    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X61Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.466 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.511     6.978    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.292     7.394    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X63Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.518 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.793     8.311    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X63Y108        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.544     9.544    eth_rx_clk
    SLICE_X63Y108        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.080     9.624    
                         clock uncertainty           -0.035     9.589    
    SLICE_X63Y108        FDRE (Setup_fdre_C_D)       -0.061     9.528    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.662     1.662    eth_rx_clk
    SLICE_X66Y106        FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        FDPE (Prop_fdpe_C_Q)         0.518     2.180 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.370    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X66Y106        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=160, routed)         1.541     3.541    eth_rx_clk
    SLICE_X66Y106        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.121     3.662    
                         clock uncertainty           -0.035     3.627    
    SLICE_X66Y106        FDPE (Setup_fdpe_C_D)       -0.016     3.611    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.611    
                         arrival time                          -2.370    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 vns_clockdomainsrenamer1_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 1.614ns (25.224%)  route 4.785ns (74.776%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 9.545 - 8.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.669     1.669    eth_rx_clk
    SLICE_X60Y107        FDRE                                         r  vns_clockdomainsrenamer1_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.518     2.187 r  vns_clockdomainsrenamer1_state_reg/Q
                         net (fo=78, routed)          1.222     3.409    vns_clockdomainsrenamer1_state
    SLICE_X62Y103        LUT3 (Prop_lut3_I1_O)        0.148     3.557 r  soc_ethmac_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=8, routed)           0.819     4.376    soc_ethmac_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.328     4.704 r  soc_ethmac_crc32_checker_crc_reg[2]_i_2/O
                         net (fo=3, routed)           0.316     5.020    soc_ethmac_crc32_checker_crc_reg[2]_i_2_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.144 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.641     5.785    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X61Y103        LUT6 (Prop_lut6_I5_O)        0.124     5.909 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.433     6.342    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X61Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.466 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.511     6.978    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.292     7.394    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X63Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.518 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.550     8.068    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X63Y105        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.545     9.545    eth_rx_clk
    SLICE_X63Y105        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.080     9.625    
                         clock uncertainty           -0.035     9.590    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)       -0.058     9.532    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.532    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 vns_clockdomainsrenamer1_state_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.614ns (25.436%)  route 4.731ns (74.564%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 9.545 - 8.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.669     1.669    eth_rx_clk
    SLICE_X60Y107        FDRE                                         r  vns_clockdomainsrenamer1_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.518     2.187 r  vns_clockdomainsrenamer1_state_reg/Q
                         net (fo=78, routed)          1.222     3.409    vns_clockdomainsrenamer1_state
    SLICE_X62Y103        LUT3 (Prop_lut3_I1_O)        0.148     3.557 r  soc_ethmac_crc32_checker_crc_reg[24]_i_2/O
                         net (fo=8, routed)           0.819     4.376    soc_ethmac_crc32_checker_crc_reg[24]_i_2_n_0
    SLICE_X61Y105        LUT6 (Prop_lut6_I5_O)        0.328     4.704 r  soc_ethmac_crc32_checker_crc_reg[2]_i_2/O
                         net (fo=3, routed)           0.316     5.020    soc_ethmac_crc32_checker_crc_reg[2]_i_2_n_0
    SLICE_X61Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.144 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_20/O
                         net (fo=1, routed)           0.641     5.785    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_20_n_0
    SLICE_X61Y103        LUT6 (Prop_lut6_I5_O)        0.124     5.909 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.433     6.342    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X61Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.466 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.511     6.978    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.102 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.292     7.394    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X63Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.518 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.497     8.015    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X62Y105        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.545     9.545    eth_rx_clk
    SLICE_X62Y105        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.625    
                         clock uncertainty           -0.035     9.590    
    SLICE_X62Y105        FDRE (Setup_fdre_C_D)       -0.013     9.577    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.725ns (13.066%)  route 4.824ns (86.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 9.545 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.059     6.594    soc_ethphy_rx_ctl
    SLICE_X61Y108        LUT5 (Prop_lut5_I0_O)        0.208     6.802 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.764     7.566    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X63Y106        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.545     9.545    eth_rx_clk
    SLICE_X63Y106        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.553    
                         clock uncertainty           -0.035     9.518    
    SLICE_X63Y106        FDRE (Setup_fdre_C_D)       -0.264     9.254    soc_ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.254    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.725ns (13.102%)  route 4.808ns (86.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 9.545 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.059     6.594    soc_ethphy_rx_ctl
    SLICE_X61Y108        LUT5 (Prop_lut5_I0_O)        0.208     6.802 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.749     7.551    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X62Y105        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.545     9.545    eth_rx_clk
    SLICE_X62Y105        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.553    
                         clock uncertainty           -0.035     9.518    
    SLICE_X62Y105        FDRE (Setup_fdre_C_D)       -0.232     9.286    soc_ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.286    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.051ns (18.173%)  route 4.732ns (81.827%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.059     6.594    soc_ethphy_rx_ctl
    SLICE_X61Y108        LUT5 (Prop_lut5_I0_O)        0.208     6.802 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.673     7.475    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X63Y107        LUT6 (Prop_lut6_I1_O)        0.326     7.801 r  soc_ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     7.801    soc_ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X63Y107        FDRE                                         r  soc_ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.544     9.544    eth_rx_clk
    SLICE_X63Y107        FDRE                                         r  soc_ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.552    
                         clock uncertainty           -0.035     9.517    
    SLICE_X63Y107        FDRE (Setup_fdre_C_D)        0.031     9.548    soc_ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.076ns (19.188%)  route 4.532ns (80.812%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.662     1.662    eth_rx_clk
    SLICE_X67Y106        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.456     2.118 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.187     3.306    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X71Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.430 f  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.474     3.903    storage_12_reg_i_8_n_0
    SLICE_X71Y107        LUT5 (Prop_lut5_I0_O)        0.124     4.027 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.642     4.669    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X62Y108        LUT5 (Prop_lut5_I4_O)        0.124     4.793 f  storage_10_reg_0_7_0_5_i_9/O
                         net (fo=2, routed)           0.804     5.597    storage_10_reg_0_7_0_5_i_9_n_0
    SLICE_X61Y108        LUT5 (Prop_lut5_I4_O)        0.124     5.721 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.729     6.450    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X62Y108        LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=21, routed)          0.696     7.270    storage_10_reg_0_7_0_5/WE
    SLICE_X64Y105        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.544     9.544    storage_10_reg_0_7_0_5/WCLK
    SLICE_X64Y105        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.080     9.624    
                         clock uncertainty           -0.035     9.589    
    SLICE_X64Y105        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.056    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.076ns (19.188%)  route 4.532ns (80.812%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.662     1.662    eth_rx_clk
    SLICE_X67Y106        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.456     2.118 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.187     3.306    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X71Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.430 f  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.474     3.903    storage_12_reg_i_8_n_0
    SLICE_X71Y107        LUT5 (Prop_lut5_I0_O)        0.124     4.027 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.642     4.669    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X62Y108        LUT5 (Prop_lut5_I4_O)        0.124     4.793 f  storage_10_reg_0_7_0_5_i_9/O
                         net (fo=2, routed)           0.804     5.597    storage_10_reg_0_7_0_5_i_9_n_0
    SLICE_X61Y108        LUT5 (Prop_lut5_I4_O)        0.124     5.721 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=7, routed)           0.729     6.450    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X62Y108        LUT4 (Prop_lut4_I0_O)        0.124     6.574 r  storage_10_reg_0_7_0_5_i_1/O
                         net (fo=21, routed)          0.696     7.270    storage_10_reg_0_7_0_5/WE
    SLICE_X64Y105        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.544     9.544    storage_10_reg_0_7_0_5/WCLK
    SLICE_X64Y105        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.080     9.624    
                         clock uncertainty           -0.035     9.589    
    SLICE_X64Y105        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533     9.056    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  1.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.580     0.580    eth_rx_clk
    SLICE_X65Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.004    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X64Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.851     0.851    storage_10_reg_0_7_6_7/WCLK
    SLICE_X64Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.258     0.593    
    SLICE_X64Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.580     0.580    eth_rx_clk
    SLICE_X65Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.004    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X64Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.851     0.851    storage_10_reg_0_7_6_7/WCLK
    SLICE_X64Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.258     0.593    
    SLICE_X64Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.580     0.580    eth_rx_clk
    SLICE_X65Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.004    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X64Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.851     0.851    storage_10_reg_0_7_6_7/WCLK
    SLICE_X64Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.258     0.593    
    SLICE_X64Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.580     0.580    eth_rx_clk
    SLICE_X65Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.004    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X64Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.851     0.851    storage_10_reg_0_7_6_7/WCLK
    SLICE_X64Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.258     0.593    
    SLICE_X64Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.580     0.580    eth_rx_clk
    SLICE_X65Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.004    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X64Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.851     0.851    storage_10_reg_0_7_6_7/WCLK
    SLICE_X64Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.258     0.593    
    SLICE_X64Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.580     0.580    eth_rx_clk
    SLICE_X65Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.004    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X64Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.851     0.851    storage_10_reg_0_7_6_7/WCLK
    SLICE_X64Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.258     0.593    
    SLICE_X64Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.580     0.580    eth_rx_clk
    SLICE_X65Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.004    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X64Y106        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.851     0.851    storage_10_reg_0_7_6_7/WCLK
    SLICE_X64Y106        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.258     0.593    
    SLICE_X64Y106        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.903    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.580     0.580    eth_rx_clk
    SLICE_X65Y106        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.004    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X64Y106        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.851     0.851    storage_10_reg_0_7_6_7/WCLK
    SLICE_X64Y106        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.258     0.593    
    SLICE_X64Y106        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.903    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.576     0.576    eth_rx_clk
    SLICE_X71Y108        FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.141     0.717 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.772    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X71Y108        FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.847     0.847    eth_rx_clk
    SLICE_X71Y108        FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.271     0.576    
    SLICE_X71Y108        FDRE (Hold_fdre_C_D)         0.076     0.652    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.576     0.576    eth_rx_clk
    SLICE_X71Y108        FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y108        FDRE (Prop_fdre_C_Q)         0.141     0.717 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.772    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X71Y108        FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.847     0.847    eth_rx_clk
    SLICE_X71Y108        FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.271     0.576    
    SLICE_X71Y108        FDRE (Hold_fdre_C_D)         0.075     0.651    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y21    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X66Y106   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X66Y106   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X60Y107   vns_clockdomainsrenamer1_state_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X64Y105   storage_10_reg_0_7_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx
  To Clock:  soc_ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx90
  To Clock:  soc_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y8   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_fb
  To Clock:  soc_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 3.029ns (45.075%)  route 3.691ns (54.925%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.437 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.094     5.531    soc_ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X24Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.655 r  ODDR_4_i_8/O
                         net (fo=2, routed)           1.040     6.696    ODDR_4_i_8_n_0
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.119     6.815 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.427     7.242    ODDR_4_i_6_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I3_O)        0.332     7.574 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.129     8.703    soc_ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 3.043ns (46.716%)  route 3.471ns (53.284%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.437 r  storage_11_reg/DOADO[26]
                         net (fo=1, routed)           1.014     5.451    soc_ethmac_tx_converter_converter_sink_payload_data_reg[32]
    SLICE_X24Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.575 r  ODDR_4_i_7/O
                         net (fo=2, routed)           1.014     6.589    ODDR_4_i_7_n_0
    SLICE_X14Y82         LUT4 (Prop_lut4_I3_O)        0.117     6.706 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.429     7.135    ODDR_4_i_4_n_0
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.348     7.483 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.014     8.497    soc_ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 3.022ns (47.444%)  route 3.348ns (52.556%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.437 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.134     5.571    soc_ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X24Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.695 r  ODDR_2_i_8/O
                         net (fo=2, routed)           1.040     6.734    ODDR_2_i_8_n_0
    SLICE_X12Y82         LUT4 (Prop_lut4_I3_O)        0.116     6.850 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.165     7.016    ODDR_2_i_4_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I3_O)        0.328     7.344 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.009     8.352    soc_ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 1.634ns (24.728%)  route 4.974ns (75.272%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.936     1.936    eth_tx_clk
    SLICE_X20Y83         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.518     2.454 r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.994     3.449    soc_ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X20Y84         LUT6 (Prop_lut6_I1_O)        0.124     3.573 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.282     3.855    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X20Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.979 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.334     4.312    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X19Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.436 f  vns_clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.449     4.885    soc_ethmac_padding_inserter_source_valid
    SLICE_X18Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.009 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.430     5.440    soc_ethmac_crc32_inserter_source_valid
    SLICE_X19Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.564 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.366     5.930    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X18Y85         LUT6 (Prop_lut6_I5_O)        0.124     6.054 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.463     6.517    soc_ethmac_tx_converter_converter_mux0
    SLICE_X20Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.641 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.349     6.990    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X23Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.114 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.567     7.681    storage_11_reg_i_46_n_0
    SLICE_X22Y83         LUT2 (Prop_lut2_I0_O)        0.124     7.805 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.739     8.544    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.943    
                         clock uncertainty           -0.069     9.874    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.308    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 2.826ns (46.818%)  route 3.210ns (53.182%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.437 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.000     5.437    soc_ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X23Y85         LUT6 (Prop_lut6_I1_O)        0.124     5.561 r  ODDR_2_i_9/O
                         net (fo=1, routed)           0.749     6.310    ODDR_2_i_9_n_0
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.434 r  ODDR_2_i_7/O
                         net (fo=3, routed)           0.323     6.756    ODDR_2_i_7_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.880 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.139     8.019    soc_ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 3.050ns (46.790%)  route 3.469ns (53.210%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns = ( 9.811 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.437 r  storage_11_reg/DOADO[9]
                         net (fo=1, routed)           1.157     5.594    soc_ethmac_tx_converter_converter_sink_payload_data_reg[11]
    SLICE_X23Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.718 r  ODDR_3_i_5/O
                         net (fo=2, routed)           0.934     6.652    ODDR_3_i_5_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I1_O)        0.118     6.770 r  soc_ethmac_crc32_inserter_reg[29]_i_3/O
                         net (fo=14, routed)          0.870     7.640    soc_ethmac_crc32_inserter_reg[29]_i_3_n_0
    SLICE_X15Y81         LUT2 (Prop_lut2_I1_O)        0.354     7.994 r  soc_ethmac_crc32_inserter_reg[0]_i_1/O
                         net (fo=1, routed)           0.508     8.501    soc_ethmac_crc32_inserter_next_reg[0]
    SLICE_X15Y83         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.811     9.811    eth_tx_clk
    SLICE_X15Y83         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[0]/C
                         clock pessimism              0.088     9.899    
                         clock uncertainty           -0.069     9.830    
    SLICE_X15Y83         FDSE (Setup_fdse_C_D)       -0.275     9.555    soc_ethmac_crc32_inserter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.555    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 3.178ns (47.024%)  route 3.580ns (52.976%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 9.807 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.437 r  storage_11_reg/DOADO[11]
                         net (fo=1, routed)           1.009     5.446    soc_ethmac_tx_converter_converter_sink_payload_data_reg[13]
    SLICE_X23Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.570 r  ODDR_5_i_4/O
                         net (fo=2, routed)           1.046     6.616    ODDR_5_i_4_n_0
    SLICE_X15Y83         LUT4 (Prop_lut4_I3_O)        0.150     6.766 r  soc_ethmac_crc32_inserter_reg[30]_i_3/O
                         net (fo=13, routed)          1.028     7.795    soc_ethmac_crc32_inserter_data0[3]
    SLICE_X14Y80         LUT6 (Prop_lut6_I0_O)        0.326     8.121 r  soc_ethmac_crc32_inserter_reg[12]_i_2/O
                         net (fo=1, routed)           0.496     8.617    soc_ethmac_crc32_inserter_reg[12]_i_2_n_0
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124     8.741 r  soc_ethmac_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.741    soc_ethmac_crc32_inserter_next_reg[12]
    SLICE_X14Y80         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.807     9.807    eth_tx_clk
    SLICE_X14Y80         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/C
                         clock pessimism              0.088     9.895    
                         clock uncertainty           -0.069     9.826    
    SLICE_X14Y80         FDSE (Setup_fdse_C_D)        0.077     9.903    soc_ethmac_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.903    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 3.168ns (46.658%)  route 3.622ns (53.342%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 9.808 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.437 r  storage_11_reg/DOADO[9]
                         net (fo=1, routed)           1.157     5.594    soc_ethmac_tx_converter_converter_sink_payload_data_reg[11]
    SLICE_X23Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.718 r  ODDR_3_i_5/O
                         net (fo=2, routed)           0.934     6.652    ODDR_3_i_5_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I1_O)        0.118     6.770 r  soc_ethmac_crc32_inserter_reg[29]_i_3/O
                         net (fo=14, routed)          0.870     7.640    soc_ethmac_crc32_inserter_reg[29]_i_3_n_0
    SLICE_X15Y81         LUT5 (Prop_lut5_I0_O)        0.326     7.966 r  soc_ethmac_crc32_inserter_reg[5]_i_2/O
                         net (fo=1, routed)           0.661     8.627    soc_ethmac_crc32_inserter_reg[5]_i_2_n_0
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.146     8.773 r  soc_ethmac_crc32_inserter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.773    soc_ethmac_crc32_inserter_next_reg[5]
    SLICE_X14Y81         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.808     9.808    eth_tx_clk
    SLICE_X14Y81         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[5]/C
                         clock pessimism              0.088     9.896    
                         clock uncertainty           -0.069     9.827    
    SLICE_X14Y81         FDSE (Setup_fdse_C_D)        0.118     9.945    soc_ethmac_crc32_inserter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.945    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 1.510ns (24.373%)  route 4.685ns (75.627%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 9.854 - 8.000 ) 
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.936     1.936    eth_tx_clk
    SLICE_X20Y83         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y83         FDRE (Prop_fdre_C_Q)         0.518     2.454 r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.994     3.449    soc_ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X20Y84         LUT6 (Prop_lut6_I1_O)        0.124     3.573 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.282     3.855    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X20Y84         LUT6 (Prop_lut6_I5_O)        0.124     3.979 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.334     4.312    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X19Y84         LUT3 (Prop_lut3_I0_O)        0.124     4.436 f  vns_clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.449     4.885    soc_ethmac_padding_inserter_source_valid
    SLICE_X18Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.009 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.430     5.440    soc_ethmac_crc32_inserter_source_valid
    SLICE_X19Y85         LUT4 (Prop_lut4_I1_O)        0.124     5.564 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.366     5.930    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X18Y85         LUT6 (Prop_lut6_I5_O)        0.124     6.054 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.463     6.517    soc_ethmac_tx_converter_converter_mux0
    SLICE_X20Y85         LUT3 (Prop_lut3_I2_O)        0.124     6.641 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.518     7.159    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X22Y84         LUT5 (Prop_lut5_I2_O)        0.124     7.283 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.849     8.132    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.854     9.854    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.943    
                         clock uncertainty           -0.069     9.874    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.308    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_clockdomainsrenamer4_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.854ns (44.492%)  route 3.561ns (55.508%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns = ( 9.811 - 8.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.983     1.983    eth_tx_clk
    RAMB36_X1Y17         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.437 f  storage_11_reg/DOBDO[1]
                         net (fo=1, routed)           1.394     5.831    soc_ethmac_tx_cdc_fifo_out_payload_last_be[1]
    SLICE_X24Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.955 f  soc_ethmac_padding_inserter_counter[15]_i_4/O
                         net (fo=5, routed)           0.873     6.829    soc_ethmac_tx_converter_converter_source_payload_data[8]
    SLICE_X16Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.953 f  vns_clockdomainsrenamer4_state[1]_i_4/O
                         net (fo=2, routed)           0.957     7.910    soc_ethmac_padding_inserter_source_last
    SLICE_X18Y83         LUT5 (Prop_lut5_I4_O)        0.152     8.062 r  vns_clockdomainsrenamer4_state[0]_i_1/O
                         net (fo=1, routed)           0.336     8.398    vns_clockdomainsrenamer4_state[0]_i_1_n_0
    SLICE_X18Y83         FDRE                                         r  vns_clockdomainsrenamer4_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.811     9.811    eth_tx_clk
    SLICE_X18Y83         FDRE                                         r  vns_clockdomainsrenamer4_state_reg[0]/C
                         clock pessimism              0.088     9.899    
                         clock uncertainty           -0.069     9.830    
    SLICE_X18Y83         FDRE (Setup_fdre_C_D)       -0.255     9.575    vns_clockdomainsrenamer4_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  1.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl2_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl2_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X21Y85         FDRE                                         r  vns_xilinxmultiregimpl2_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  vns_xilinxmultiregimpl2_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.884    vns_xilinxmultiregimpl2_regs0[5]
    SLICE_X21Y85         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X21Y85         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[5]/C
                         clock pessimism             -0.275     0.687    
    SLICE_X21Y85         FDRE (Hold_fdre_C_D)         0.076     0.763    vns_xilinxmultiregimpl2_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.583     0.583    eth_tx_clk
    SLICE_X59Y106        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106        FDPE (Prop_fdpe_C_Q)         0.141     0.724 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.779    vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X59Y106        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.854     0.854    eth_tx_clk
    SLICE_X59Y106        FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.271     0.583    
    SLICE_X59Y106        FDPE (Hold_fdpe_C_D)         0.075     0.658    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl2_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl2_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X21Y85         FDRE                                         r  vns_xilinxmultiregimpl2_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  vns_xilinxmultiregimpl2_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.884    vns_xilinxmultiregimpl2_regs0[1]
    SLICE_X21Y85         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X21Y85         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[1]/C
                         clock pessimism             -0.275     0.687    
    SLICE_X21Y85         FDRE (Hold_fdre_C_D)         0.075     0.762    vns_xilinxmultiregimpl2_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl2_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl2_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X21Y85         FDRE                                         r  vns_xilinxmultiregimpl2_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  vns_xilinxmultiregimpl2_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.884    vns_xilinxmultiregimpl2_regs0[2]
    SLICE_X21Y85         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.963     0.963    eth_tx_clk
    SLICE_X21Y85         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[2]/C
                         clock pessimism             -0.275     0.687    
    SLICE_X21Y85         FDRE (Hold_fdre_C_D)         0.071     0.758    vns_xilinxmultiregimpl2_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl2_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl2_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X20Y84         FDRE                                         r  vns_xilinxmultiregimpl2_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.164     0.851 r  vns_xilinxmultiregimpl2_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.907    vns_xilinxmultiregimpl2_regs0[4]
    SLICE_X20Y84         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.962     0.962    eth_tx_clk
    SLICE_X20Y84         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[4]/C
                         clock pessimism             -0.274     0.687    
    SLICE_X20Y84         FDRE (Hold_fdre_C_D)         0.060     0.747    vns_xilinxmultiregimpl2_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X21Y83         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.115     0.943    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X20Y83         LUT3 (Prop_lut3_I1_O)        0.045     0.988 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.000     0.988    soc_ethmac_tx_cdc_rdport_adr[6]
    SLICE_X20Y83         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X20Y83         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism             -0.261     0.699    
    SLICE_X20Y83         FDRE (Hold_fdre_C_D)         0.121     0.820    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vns_clockdomainsrenamer2_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_clockdomainsrenamer2_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.417%)  route 0.150ns (44.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X17Y82         FDRE                                         r  vns_clockdomainsrenamer2_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y82         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  vns_clockdomainsrenamer2_state_reg[0]/Q
                         net (fo=12, routed)          0.150     0.978    vns_clockdomainsrenamer2_state[0]
    SLICE_X16Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.023 r  vns_clockdomainsrenamer2_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.023    vns_clockdomainsrenamer2_state[1]_i_1_n_0
    SLICE_X16Y82         FDRE                                         r  vns_clockdomainsrenamer2_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X16Y82         FDRE                                         r  vns_clockdomainsrenamer2_state_reg[1]/C
                         clock pessimism             -0.260     0.700    
    SLICE_X16Y82         FDRE (Hold_fdre_C_D)         0.121     0.821    vns_clockdomainsrenamer2_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_clockdomainsrenamer0_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.161%)  route 0.163ns (43.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X16Y81         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y81         FDRE (Prop_fdre_C_Q)         0.164     0.850 f  soc_ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.163     1.013    soc_ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X16Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.058 r  vns_clockdomainsrenamer0_state_i_1/O
                         net (fo=1, routed)           0.000     1.058    vns_clockdomainsrenamer0_state_i_1_n_0
    SLICE_X16Y82         FDRE                                         r  vns_clockdomainsrenamer0_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X16Y82         FDRE                                         r  vns_clockdomainsrenamer0_state_reg/C
                         clock pessimism             -0.259     0.701    
    SLICE_X16Y82         FDRE (Hold_fdre_C_D)         0.120     0.821    vns_clockdomainsrenamer0_state_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.374%)  route 0.155ns (42.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X12Y80         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDSE (Prop_fdse_C_Q)         0.164     0.849 r  soc_ethmac_crc32_inserter_reg_reg[18]/Q
                         net (fo=2, routed)           0.155     1.004    p_33_in185_in
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.049 r  soc_ethmac_crc32_inserter_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.049    soc_ethmac_crc32_inserter_next_reg[26]
    SLICE_X12Y80         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X12Y80         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[26]/C
                         clock pessimism             -0.273     0.685    
    SLICE_X12Y80         FDSE (Hold_fdse_C_D)         0.120     0.805    soc_ethmac_crc32_inserter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_gap_inserter_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X16Y81         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y81         FDRE (Prop_fdre_C_Q)         0.164     0.850 r  soc_ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.164     1.014    soc_ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X16Y81         LUT4 (Prop_lut4_I2_O)        0.048     1.062 r  soc_ethmac_tx_gap_inserter_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.062    p_0_in__12[3]
    SLICE_X16Y81         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X16Y81         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[3]/C
                         clock pessimism             -0.273     0.686    
    SLICE_X16Y81         FDRE (Hold_fdre_C_D)         0.131     0.817    soc_ethmac_tx_gap_inserter_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y17   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X59Y106  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X59Y106  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X16Y82   vns_clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X17Y82   vns_clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X59Y106  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X59Y106  FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y83   vns_clockdomainsrenamer4_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y83   vns_clockdomainsrenamer4_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y83   soc_ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y83   soc_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y83   soc_ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y83   soc_ethmac_crc32_inserter_reg_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y83   soc_ethmac_crc32_inserter_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y83   soc_ethmac_preamble_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y89   soc_ethmac_padding_inserter_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y89   soc_ethmac_padding_inserter_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y89   soc_ethmac_padding_inserter_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y90   soc_ethmac_padding_inserter_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y90   soc_ethmac_padding_inserter_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y90   soc_ethmac_padding_inserter_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y90   soc_ethmac_padding_inserter_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y90   soc_ethmac_padding_inserter_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y90   soc_ethmac_padding_inserter_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y87   soc_ethmac_padding_inserter_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           12  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -3.840ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.419ns (8.459%)  route 4.534ns (91.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 8.367 - 6.734 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.825     1.825    hdmi_in0_pix_clk
    SLICE_X160Y134       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDPE (Prop_fdpe_C_Q)         0.419     2.244 r  FDPE_11/Q
                         net (fo=840, routed)         4.534     6.778    hdmi_in0_pix_rst
    DSP48_X6Y62          DSP48E1                                      r  soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.633     8.367    hdmi_in0_pix_clk
    DSP48_X6Y62          DSP48E1                                      r  soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
                         clock pessimism              0.000     8.367    
                         clock uncertainty           -0.057     8.310    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.682     7.628    soc_frame_rgb2ycbcr_cc_mult_ryraw_reg
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_cd_mult_byraw_reg/RSTD
                            (rising edge-triggered cell DSP48E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.419ns (8.655%)  route 4.422ns (91.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 8.366 - 6.734 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.825     1.825    hdmi_in0_pix_clk
    SLICE_X160Y134       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDPE (Prop_fdpe_C_Q)         0.419     2.244 r  FDPE_11/Q
                         net (fo=840, routed)         4.422     6.666    hdmi_in0_pix_rst
    DSP48_X6Y63          DSP48E1                                      r  soc_frame_rgb2ycbcr_cd_mult_byraw_reg/RSTD
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.632     8.366    hdmi_in0_pix_clk
    DSP48_X6Y63          DSP48E1                                      r  soc_frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
                         clock pessimism              0.000     8.366    
                         clock uncertainty           -0.057     8.309    
    DSP48_X6Y63          DSP48E1 (Setup_dsp48e1_CLK_RSTD)
                                                     -0.764     7.545    soc_frame_rgb2ycbcr_cd_mult_byraw_reg
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 soc_s7datacapture1_gearbox_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync1_control_position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 1.567ns (27.511%)  route 4.129ns (72.489%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.436 - 6.734 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.755     1.755    hdmi_in0_pix_clk
    SLICE_X154Y140       FDRE                                         r  soc_s7datacapture1_gearbox_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y140       FDRE (Prop_fdre_C_Q)         0.518     2.273 r  soc_s7datacapture1_gearbox_o_reg[5]/Q
                         net (fo=8, routed)           1.387     3.661    soc_s7datacapture1_gearbox_o_reg_n_0_[5]
    SLICE_X157Y149       LUT6 (Prop_lut6_I3_O)        0.124     3.785 r  soc_charsync1_found_control_i_18/O
                         net (fo=1, routed)           0.452     4.236    soc_charsync1_found_control_i_18_n_0
    SLICE_X158Y149       LUT6 (Prop_lut6_I5_O)        0.124     4.360 f  soc_charsync1_found_control_i_14/O
                         net (fo=2, routed)           0.819     5.180    soc_charsync1_found_control_i_14_n_0
    SLICE_X157Y150       LUT2 (Prop_lut2_I1_O)        0.149     5.329 f  soc_charsync1_control_position[3]_i_2/O
                         net (fo=4, routed)           0.679     6.008    soc_charsync1_control_position[3]_i_2_n_0
    SLICE_X153Y150       LUT2 (Prop_lut2_I1_O)        0.326     6.334 f  soc_charsync1_control_position[2]_i_4/O
                         net (fo=1, routed)           0.792     7.125    soc_charsync1_control_position[2]_i_4_n_0
    SLICE_X157Y150       LUT6 (Prop_lut6_I5_O)        0.326     7.451 r  soc_charsync1_control_position[2]_i_1/O
                         net (fo=1, routed)           0.000     7.451    soc_charsync1_control_position[2]_i_1_n_0
    SLICE_X157Y150       FDRE                                         r  soc_charsync1_control_position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.702     8.436    hdmi_in0_pix_clk
    SLICE_X157Y150       FDRE                                         r  soc_charsync1_control_position_reg[2]/C
                         clock pessimism              0.000     8.436    
                         clock uncertainty           -0.057     8.379    
    SLICE_X157Y150       FDRE (Setup_fdre_C_D)        0.029     8.408    soc_charsync1_control_position_reg[2]
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_cd_mult_byraw_reg/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 0.419ns (8.691%)  route 4.402ns (91.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 8.366 - 6.734 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.825     1.825    hdmi_in0_pix_clk
    SLICE_X160Y134       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDPE (Prop_fdpe_C_Q)         0.419     2.244 r  FDPE_11/Q
                         net (fo=840, routed)         4.402     6.647    hdmi_in0_pix_rst
    DSP48_X6Y63          DSP48E1                                      r  soc_frame_rgb2ycbcr_cd_mult_byraw_reg/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.632     8.366    hdmi_in0_pix_clk
    DSP48_X6Y63          DSP48E1                                      r  soc_frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
                         clock pessimism              0.000     8.366    
                         clock uncertainty           -0.057     8.309    
    DSP48_X6Y63          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.682     7.627    soc_frame_rgb2ycbcr_cd_mult_byraw_reg
  -------------------------------------------------------------------
                         required time                          7.627    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 soc_s7datacapture1_gearbox_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync1_control_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.633ns (28.926%)  route 4.012ns (71.074%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 8.436 - 6.734 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.755     1.755    hdmi_in0_pix_clk
    SLICE_X153Y142       FDRE                                         r  soc_s7datacapture1_gearbox_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y142       FDRE (Prop_fdre_C_Q)         0.456     2.211 r  soc_s7datacapture1_gearbox_o_reg[1]/Q
                         net (fo=13, routed)          1.507     3.718    soc_s7datacapture1_gearbox_o_reg_n_0_[1]
    SLICE_X156Y149       LUT3 (Prop_lut3_I1_O)        0.152     3.870 f  soc_charsync1_control_position[2]_i_6/O
                         net (fo=1, routed)           0.556     4.426    soc_charsync1_control_position[2]_i_6_n_0
    SLICE_X154Y150       LUT5 (Prop_lut5_I4_O)        0.326     4.752 r  soc_charsync1_control_position[2]_i_3/O
                         net (fo=3, routed)           0.636     5.389    soc_charsync1_control_position[2]_i_3_n_0
    SLICE_X157Y150       LUT2 (Prop_lut2_I0_O)        0.119     5.508 r  soc_charsync1_control_position[0]_i_2/O
                         net (fo=2, routed)           0.443     5.951    soc_charsync1_control_position[0]_i_2_n_0
    SLICE_X159Y150       LUT6 (Prop_lut6_I5_O)        0.332     6.283 r  soc_charsync1_control_position[3]_i_3/O
                         net (fo=4, routed)           0.440     6.723    soc_charsync1_control_position[3]_i_3_n_0
    SLICE_X158Y149       LUT2 (Prop_lut2_I1_O)        0.124     6.847 r  soc_charsync1_control_position[0]_i_4/O
                         net (fo=1, routed)           0.430     7.277    soc_charsync1_control_position[0]_i_4_n_0
    SLICE_X158Y150       LUT6 (Prop_lut6_I4_O)        0.124     7.401 r  soc_charsync1_control_position[0]_i_1/O
                         net (fo=1, routed)           0.000     7.401    soc_charsync1_control_position[0]_i_1_n_0
    SLICE_X158Y150       FDRE                                         r  soc_charsync1_control_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.702     8.436    hdmi_in0_pix_clk
    SLICE_X158Y150       FDRE                                         r  soc_charsync1_control_position_reg[0]/C
                         clock pessimism              0.000     8.436    
                         clock uncertainty           -0.057     8.379    
    SLICE_X158Y150       FDRE (Setup_fdre_C_D)        0.079     8.458    soc_charsync1_control_position_reg[0]
  -------------------------------------------------------------------
                         required time                          8.458    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/RSTD
                            (rising edge-triggered cell DSP48E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 0.419ns (9.076%)  route 4.198ns (90.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 8.367 - 6.734 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.825     1.825    hdmi_in0_pix_clk
    SLICE_X160Y134       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDPE (Prop_fdpe_C_Q)         0.419     2.244 r  FDPE_11/Q
                         net (fo=840, routed)         4.198     6.442    hdmi_in0_pix_rst
    DSP48_X6Y62          DSP48E1                                      r  soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/RSTD
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.633     8.367    hdmi_in0_pix_clk
    DSP48_X6Y62          DSP48E1                                      r  soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
                         clock pessimism              0.000     8.367    
                         clock uncertainty           -0.057     8.310    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_RSTD)
                                                     -0.764     7.546    soc_frame_rgb2ycbcr_cc_mult_ryraw_reg
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.825     1.825    hdmi_in0_pix_clk
    SLICE_X160Y134       FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDPE (Prop_fdpe_C_Q)         0.456     2.281 r  FDPE_10/Q
                         net (fo=1, routed)           0.199     2.481    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X160Y134       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y9        BUFG                         0.000     2.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.707     3.707    hdmi_in0_pix_clk
    SLICE_X160Y134       FDPE                                         r  FDPE_11/C
                         clock pessimism              0.118     3.825    
                         clock uncertainty           -0.057     3.769    
    SLICE_X160Y134       FDPE (Setup_fdpe_C_D)       -0.047     3.722    FDPE_11
  -------------------------------------------------------------------
                         required time                          3.722    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 soc_s7datacapture2_gearbox_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_control_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.715ns (32.121%)  route 3.624ns (67.879%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 8.361 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.757     1.757    hdmi_in0_pix_clk
    SLICE_X150Y148       FDRE                                         r  soc_s7datacapture2_gearbox_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y148       FDRE (Prop_fdre_C_Q)         0.518     2.275 r  soc_s7datacapture2_gearbox_o_reg[4]/Q
                         net (fo=8, routed)           1.170     3.446    soc_s7datacapture2_gearbox_o_reg_n_0_[4]
    SLICE_X147Y151       LUT5 (Prop_lut5_I2_O)        0.124     3.570 r  soc_charsync2_found_control_i_18/O
                         net (fo=1, routed)           0.406     3.976    soc_charsync2_found_control_i_18_n_0
    SLICE_X147Y152       LUT6 (Prop_lut6_I0_O)        0.124     4.100 r  soc_charsync2_found_control_i_14/O
                         net (fo=3, routed)           0.606     4.706    soc_charsync2_found_control_i_14_n_0
    SLICE_X148Y152       LUT2 (Prop_lut2_I1_O)        0.153     4.859 r  soc_charsync2_control_position[0]_i_2/O
                         net (fo=2, routed)           0.445     5.304    soc_charsync2_control_position[0]_i_2_n_0
    SLICE_X148Y151       LUT6 (Prop_lut6_I5_O)        0.331     5.635 r  soc_charsync2_control_position[2]_i_2/O
                         net (fo=3, routed)           0.438     6.073    soc_charsync2_control_position[2]_i_2_n_0
    SLICE_X148Y152       LUT2 (Prop_lut2_I1_O)        0.117     6.190 r  soc_charsync2_control_position[3]_i_3/O
                         net (fo=2, routed)           0.559     6.749    soc_charsync2_control_position[3]_i_3_n_0
    SLICE_X148Y152       LUT6 (Prop_lut6_I4_O)        0.348     7.097 r  soc_charsync2_control_position[0]_i_1/O
                         net (fo=1, routed)           0.000     7.097    soc_charsync2_control_position[0]_i_1_n_0
    SLICE_X148Y152       FDRE                                         r  soc_charsync2_control_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.627     8.361    hdmi_in0_pix_clk
    SLICE_X148Y152       FDRE                                         r  soc_charsync2_control_position_reg[0]/C
                         clock pessimism              0.000     8.361    
                         clock uncertainty           -0.057     8.304    
    SLICE_X148Y152       FDRE (Setup_fdre_C_D)        0.077     8.381    soc_charsync2_control_position_reg[0]
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_record2_rgb_n_b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.419ns (9.514%)  route 3.985ns (90.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 8.288 - 6.734 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.825     1.825    hdmi_in0_pix_clk
    SLICE_X160Y134       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDPE (Prop_fdpe_C_Q)         0.419     2.244 r  FDPE_11/Q
                         net (fo=840, routed)         3.985     6.229    hdmi_in0_pix_rst
    SLICE_X109Y153       FDRE                                         r  soc_frame_rgb2ycbcr_record2_rgb_n_b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.554     8.288    hdmi_in0_pix_clk
    SLICE_X109Y153       FDRE                                         r  soc_frame_rgb2ycbcr_record2_rgb_n_b_reg[3]/C
                         clock pessimism              0.000     8.288    
                         clock uncertainty           -0.057     8.231    
    SLICE_X109Y153       FDRE (Setup_fdre_C_R)       -0.604     7.627    soc_frame_rgb2ycbcr_record2_rgb_n_b_reg[3]
  -------------------------------------------------------------------
                         required time                          7.627    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 soc_frame_fifo_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_fifo_graycounter0_q_binary_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.330ns (26.717%)  route 3.648ns (73.283%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 8.292 - 6.734 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.677     1.677    hdmi_in0_pix_clk
    SLICE_X129Y159       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y159       FDRE (Prop_fdre_C_Q)         0.419     2.096 r  soc_frame_fifo_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.762     2.858    soc_frame_fifo_graycounter0_q[1]
    SLICE_X129Y158       LUT4 (Prop_lut4_I0_O)        0.297     3.155 r  storage_18_reg_0_i_18/O
                         net (fo=1, routed)           0.452     3.607    storage_18_reg_0_i_18_n_0
    SLICE_X129Y157       LUT5 (Prop_lut5_I4_O)        0.124     3.731 r  storage_18_reg_0_i_17/O
                         net (fo=1, routed)           0.452     4.183    storage_18_reg_0_i_17_n_0
    SLICE_X130Y157       LUT6 (Prop_lut6_I5_O)        0.124     4.307 r  storage_18_reg_0_i_14/O
                         net (fo=2, routed)           0.557     4.864    storage_18_reg_0_i_14_n_0
    SLICE_X131Y159       LUT5 (Prop_lut5_I4_O)        0.124     4.988 r  storage_18_reg_0_i_10/O
                         net (fo=29, routed)          0.457     5.445    soc_frame_fifo_asyncfifo_writable
    SLICE_X129Y160       LUT3 (Prop_lut3_I0_O)        0.124     5.569 r  soc_frame_fifo_graycounter0_q_binary[9]_i_2/O
                         net (fo=7, routed)           0.571     6.141    soc_frame_fifo_graycounter0_q_binary[9]_i_2_n_0
    SLICE_X130Y160       LUT5 (Prop_lut5_I0_O)        0.118     6.259 r  soc_frame_fifo_graycounter0_q_binary[9]_i_1/O
                         net (fo=2, routed)           0.397     6.655    soc_frame_fifo_graycounter0_q_next_binary[9]
    SLICE_X131Y160       FDRE                                         r  soc_frame_fifo_graycounter0_q_binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.558     8.292    hdmi_in0_pix_clk
    SLICE_X131Y160       FDRE                                         r  soc_frame_fifo_graycounter0_q_binary_reg[9]/C
                         clock pessimism              0.094     8.386    
                         clock uncertainty           -0.057     8.329    
    SLICE_X131Y160       FDRE (Setup_fdre_C_D)       -0.269     8.060    soc_frame_fifo_graycounter0_q_binary_reg[9]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  1.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 soc_wer0_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_wer0_transition_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.688%)  route 0.229ns (52.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.617     0.617    hdmi_in0_pix_clk
    SLICE_X140Y150       FDRE                                         r  soc_wer0_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y150       FDRE (Prop_fdre_C_Q)         0.164     0.781 r  soc_wer0_data_r_reg[4]/Q
                         net (fo=10, routed)          0.229     1.010    p_4_in126_in
    SLICE_X140Y149       LUT6 (Prop_lut6_I3_O)        0.045     1.055 r  soc_wer0_transition_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.055    soc_wer0_transition_count0[2]
    SLICE_X140Y149       FDRE                                         r  soc_wer0_transition_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.891     0.891    hdmi_in0_pix_clk
    SLICE_X140Y149       FDRE                                         r  soc_wer0_transition_count_reg[2]/C
                         clock pessimism              0.000     0.891    
    SLICE_X140Y149       FDRE (Hold_fdre_C_D)         0.121     1.012    soc_wer0_transition_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X143Y151       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.987    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y151       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.889     0.889    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y151       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMA/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_16_reg_0_7_6_10/RAMA
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X143Y151       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.987    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y151       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.889     0.889    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y151       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMA_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_16_reg_0_7_6_10/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X143Y151       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.987    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y151       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.889     0.889    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y151       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMB/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_16_reg_0_7_6_10/RAMB
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X143Y151       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.987    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y151       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.889     0.889    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y151       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMB_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_16_reg_0_7_6_10/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X143Y151       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.987    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y151       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.889     0.889    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y151       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMC/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_16_reg_0_7_6_10/RAMC
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X143Y151       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.987    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y151       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.889     0.889    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y151       RAMD32                                       r  storage_16_reg_0_7_6_10/RAMC_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_16_reg_0_7_6_10/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X143Y151       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.987    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y151       RAMS32                                       r  storage_16_reg_0_7_6_10/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.889     0.889    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y151       RAMS32                                       r  storage_16_reg_0_7_6_10/RAMD/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y151       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.941    storage_16_reg_0_7_6_10/RAMD
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer1_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_6_10/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X143Y151       FDRE                                         r  soc_chansync_syncbuffer1_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y151       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_chansync_syncbuffer1_produce_reg[0]/Q
                         net (fo=19, routed)          0.228     0.987    storage_16_reg_0_7_6_10/ADDRD0
    SLICE_X142Y151       RAMS32                                       r  storage_16_reg_0_7_6_10/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.889     0.889    storage_16_reg_0_7_6_10/WCLK
    SLICE_X142Y151       RAMS32                                       r  storage_16_reg_0_7_6_10/RAMD_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y151       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.941    storage_16_reg_0_7_6_10/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 soc_s7datacapture0_gearbox_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync0_raw_data1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.916%)  route 0.252ns (64.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.649     0.649    hdmi_in0_pix_clk
    SLICE_X161Y147       FDRE                                         r  soc_s7datacapture0_gearbox_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y147       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  soc_s7datacapture0_gearbox_o_reg[7]/Q
                         net (fo=5, routed)           0.252     1.041    soc_s7datacapture0_gearbox_o_reg_n_0_[7]
    SLICE_X160Y151       FDRE                                         r  soc_charsync0_raw_data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.919     0.919    hdmi_in0_pix_clk
    SLICE_X160Y151       FDRE                                         r  soc_charsync0_raw_data1_reg[7]/C
                         clock pessimism              0.000     0.919    
    SLICE_X160Y151       FDRE (Hold_fdre_C_D)         0.070     0.989    soc_charsync0_raw_data1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_9/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X6Y63     soc_frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X6Y62     soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y32    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y33    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X120Y155  C[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X120Y155  C[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X120Y155  C[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X103Y158  soc_frame_rgb2ycbcr_cr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y159  soc_frame_rgb2ycbcr_cr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X101Y159  soc_frame_rgb2ycbcr_cr_reg[11]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y151  storage_15_reg_0_7_6_10/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y151  storage_15_reg_0_7_6_10/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X136Y150  storage_15_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix5x_clk
  To Clock:  hdmi_out0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -2.560ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFG_11/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 1.695ns (30.136%)  route 3.930ns (69.864%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 8.397 - 6.734 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.830     1.830    hdmi_out0_pix_clk
    SLICE_X157Y144       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y144       FDRE (Prop_fdre_C_Q)         0.419     2.249 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.870     3.120    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X158Y145       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     3.445 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.559     4.004    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X156Y146       LUT4 (Prop_lut4_I2_O)        0.331     4.335 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.159     4.494    storage_21_reg_0_i_86_n_0
    SLICE_X156Y146       LUT5 (Prop_lut5_I4_O)        0.124     4.618 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.401     5.019    storage_21_reg_0_i_85_n_0
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.143 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.461     5.604    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X152Y146       LUT5 (Prop_lut5_I2_O)        0.124     5.728 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.353     6.081    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X154Y146       LUT6 (Prop_lut6_I3_O)        0.124     6.205 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.326     6.531    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X153Y146       LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  storage_21_reg_0_i_5/O
                         net (fo=3, routed)           0.800     7.455    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[0]
    RAMB36_X8Y30         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.663     8.397    hdmi_out0_pix_clk
    RAMB36_X8Y30         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.397    
                         clock uncertainty           -0.062     8.335    
    RAMB36_X8Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.769    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 1.695ns (30.182%)  route 3.921ns (69.818%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 8.397 - 6.734 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.830     1.830    hdmi_out0_pix_clk
    SLICE_X157Y144       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y144       FDRE (Prop_fdre_C_Q)         0.419     2.249 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.870     3.120    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X158Y145       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     3.445 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.559     4.004    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X156Y146       LUT4 (Prop_lut4_I2_O)        0.331     4.335 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.159     4.494    storage_21_reg_0_i_86_n_0
    SLICE_X156Y146       LUT5 (Prop_lut5_I4_O)        0.124     4.618 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.401     5.019    storage_21_reg_0_i_85_n_0
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.143 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.461     5.604    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X152Y146       LUT5 (Prop_lut5_I2_O)        0.124     5.728 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.353     6.081    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X154Y146       LUT6 (Prop_lut6_I3_O)        0.124     6.205 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.357     6.562    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X154Y148       LUT5 (Prop_lut5_I3_O)        0.124     6.686 r  storage_21_reg_0_i_2/O
                         net (fo=3, routed)           0.761     7.446    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X8Y30         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.663     8.397    hdmi_out0_pix_clk
    RAMB36_X8Y30         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.397    
                         clock uncertainty           -0.062     8.335    
    RAMB36_X8Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.769    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.695ns (30.277%)  route 3.903ns (69.724%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 8.397 - 6.734 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.830     1.830    hdmi_out0_pix_clk
    SLICE_X157Y144       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y144       FDRE (Prop_fdre_C_Q)         0.419     2.249 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.870     3.120    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X158Y145       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     3.445 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.559     4.004    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X156Y146       LUT4 (Prop_lut4_I2_O)        0.331     4.335 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.159     4.494    storage_21_reg_0_i_86_n_0
    SLICE_X156Y146       LUT5 (Prop_lut5_I4_O)        0.124     4.618 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.401     5.019    storage_21_reg_0_i_85_n_0
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.143 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.461     5.604    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X152Y146       LUT5 (Prop_lut5_I2_O)        0.124     5.728 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.353     6.081    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X154Y146       LUT6 (Prop_lut6_I3_O)        0.124     6.205 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.447     6.651    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X155Y147       LUT3 (Prop_lut3_I1_O)        0.124     6.775 r  storage_21_reg_0_i_4/O
                         net (fo=3, routed)           0.653     7.429    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X8Y30         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.663     8.397    hdmi_out0_pix_clk
    RAMB36_X8Y30         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.397    
                         clock uncertainty           -0.062     8.335    
    RAMB36_X8Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.769    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 1.695ns (30.927%)  route 3.786ns (69.073%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 8.397 - 6.734 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.830     1.830    hdmi_out0_pix_clk
    SLICE_X157Y144       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y144       FDRE (Prop_fdre_C_Q)         0.419     2.249 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.870     3.120    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X158Y145       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     3.445 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.559     4.004    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X156Y146       LUT4 (Prop_lut4_I2_O)        0.331     4.335 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.159     4.494    storage_21_reg_0_i_86_n_0
    SLICE_X156Y146       LUT5 (Prop_lut5_I4_O)        0.124     4.618 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.401     5.019    storage_21_reg_0_i_85_n_0
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.143 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.461     5.604    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X152Y146       LUT5 (Prop_lut5_I2_O)        0.124     5.728 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.353     6.081    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X154Y146       LUT6 (Prop_lut6_I3_O)        0.124     6.205 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.356     6.561    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X154Y148       LUT4 (Prop_lut4_I2_O)        0.124     6.685 r  storage_21_reg_0_i_3/O
                         net (fo=3, routed)           0.626     7.311    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[2]
    RAMB36_X8Y30         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.663     8.397    hdmi_out0_pix_clk
    RAMB36_X8Y30         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.000     8.397    
                         clock uncertainty           -0.062     8.335    
    RAMB36_X8Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.769    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 2.726ns (44.382%)  route 3.416ns (55.618%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 8.371 - 6.734 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.830     1.830    hdmi_out0_pix_clk
    SLICE_X157Y144       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y144       FDRE (Prop_fdre_C_Q)         0.419     2.249 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.870     3.120    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X158Y145       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     3.445 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.559     4.004    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X156Y146       LUT4 (Prop_lut4_I2_O)        0.331     4.335 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.159     4.494    storage_21_reg_0_i_86_n_0
    SLICE_X156Y146       LUT5 (Prop_lut5_I4_O)        0.124     4.618 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.401     5.019    storage_21_reg_0_i_85_n_0
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.143 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.299     5.442    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.566 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.269     5.835    storage_24_reg_0_i_16_n_0
    SLICE_X154Y146       LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  soc_hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.668     6.627    soc_hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X154Y143       LUT1 (Prop_lut1_I0_O)        0.124     6.751 r  soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.190     6.941    soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X155Y143       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.521 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.521    soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X155Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X155Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X155Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.972 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.972    soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1_n_7
    SLICE_X155Y146       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.637     8.371    hdmi_out0_pix_clk
    SLICE_X155Y146       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
                         clock pessimism              0.080     8.451    
                         clock uncertainty           -0.062     8.390    
    SLICE_X155Y146       FDRE (Setup_fdre_C_D)        0.062     8.452    soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 2.723ns (44.355%)  route 3.416ns (55.645%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 8.371 - 6.734 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.830     1.830    hdmi_out0_pix_clk
    SLICE_X157Y144       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y144       FDRE (Prop_fdre_C_Q)         0.419     2.249 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.870     3.120    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X158Y145       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     3.445 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.559     4.004    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X156Y146       LUT4 (Prop_lut4_I2_O)        0.331     4.335 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.159     4.494    storage_21_reg_0_i_86_n_0
    SLICE_X156Y146       LUT5 (Prop_lut5_I4_O)        0.124     4.618 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.401     5.019    storage_21_reg_0_i_85_n_0
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.143 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.299     5.442    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.566 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.269     5.835    storage_24_reg_0_i_16_n_0
    SLICE_X154Y146       LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  soc_hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.668     6.627    soc_hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X154Y143       LUT1 (Prop_lut1_I0_O)        0.124     6.751 r  soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.190     6.941    soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X155Y143       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.521 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.521    soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X155Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X155Y145       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.969 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.969    soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X155Y145       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.637     8.371    hdmi_out0_pix_clk
    SLICE_X155Y145       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.080     8.451    
                         clock uncertainty           -0.062     8.390    
    SLICE_X155Y145       FDRE (Setup_fdre_C_D)        0.062     8.452    soc_hdmi_out0_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.695ns (30.567%)  route 3.850ns (69.433%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 8.409 - 6.734 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.830     1.830    hdmi_out0_pix_clk
    SLICE_X157Y144       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y144       FDRE (Prop_fdre_C_Q)         0.419     2.249 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.870     3.120    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X158Y145       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     3.445 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.559     4.004    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X156Y146       LUT4 (Prop_lut4_I2_O)        0.331     4.335 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.159     4.494    storage_21_reg_0_i_86_n_0
    SLICE_X156Y146       LUT5 (Prop_lut5_I4_O)        0.124     4.618 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.401     5.019    storage_21_reg_0_i_85_n_0
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.143 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.461     5.604    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X152Y146       LUT5 (Prop_lut5_I2_O)        0.124     5.728 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.353     6.081    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X154Y146       LUT6 (Prop_lut6_I3_O)        0.124     6.205 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.447     6.651    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X155Y147       LUT3 (Prop_lut3_I1_O)        0.124     6.775 r  storage_21_reg_0_i_4/O
                         net (fo=3, routed)           0.600     7.376    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X8Y29         RAMB36E1                                     r  storage_21_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.675     8.409    hdmi_out0_pix_clk
    RAMB36_X8Y29         RAMB36E1                                     r  storage_21_reg_1/CLKARDCLK
                         clock pessimism              0.080     8.489    
                         clock uncertainty           -0.062     8.427    
    RAMB36_X8Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.861    storage_21_reg_1
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 2.702ns (44.164%)  route 3.416ns (55.836%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 8.371 - 6.734 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.830     1.830    hdmi_out0_pix_clk
    SLICE_X157Y144       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y144       FDRE (Prop_fdre_C_Q)         0.419     2.249 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.870     3.120    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X158Y145       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     3.445 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.559     4.004    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X156Y146       LUT4 (Prop_lut4_I2_O)        0.331     4.335 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.159     4.494    storage_21_reg_0_i_86_n_0
    SLICE_X156Y146       LUT5 (Prop_lut5_I4_O)        0.124     4.618 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.401     5.019    storage_21_reg_0_i_85_n_0
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.143 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.299     5.442    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.566 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.269     5.835    storage_24_reg_0_i_16_n_0
    SLICE_X154Y146       LUT3 (Prop_lut3_I0_O)        0.124     5.959 f  soc_hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.668     6.627    soc_hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X154Y143       LUT1 (Prop_lut1_I0_O)        0.124     6.751 r  soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.190     6.941    soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X155Y143       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.521 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.521    soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X155Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X155Y145       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.948 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.948    soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_4
    SLICE_X155Y145       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.637     8.371    hdmi_out0_pix_clk
    SLICE_X155Y145       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
                         clock pessimism              0.080     8.451    
                         clock uncertainty           -0.062     8.390    
    SLICE_X155Y145       FDRE (Setup_fdre_C_D)        0.062     8.452    soc_hdmi_out0_core_dmareader_fifo_level0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 1.695ns (30.980%)  route 3.776ns (69.020%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 8.409 - 6.734 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.830     1.830    hdmi_out0_pix_clk
    SLICE_X157Y144       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y144       FDRE (Prop_fdre_C_Q)         0.419     2.249 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.870     3.120    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X158Y145       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     3.445 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.559     4.004    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X156Y146       LUT4 (Prop_lut4_I2_O)        0.331     4.335 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.159     4.494    storage_21_reg_0_i_86_n_0
    SLICE_X156Y146       LUT5 (Prop_lut5_I4_O)        0.124     4.618 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.401     5.019    storage_21_reg_0_i_85_n_0
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.143 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.461     5.604    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X152Y146       LUT5 (Prop_lut5_I2_O)        0.124     5.728 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.353     6.081    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X154Y146       LUT6 (Prop_lut6_I3_O)        0.124     6.205 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.357     6.562    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X154Y148       LUT5 (Prop_lut5_I3_O)        0.124     6.686 r  storage_21_reg_0_i_2/O
                         net (fo=3, routed)           0.616     7.302    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X8Y29         RAMB36E1                                     r  storage_21_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.675     8.409    hdmi_out0_pix_clk
    RAMB36_X8Y29         RAMB36E1                                     r  storage_21_reg_1/CLKARDCLK
                         clock pessimism              0.080     8.489    
                         clock uncertainty           -0.062     8.427    
    RAMB36_X8Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.861    storage_21_reg_1
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 1.695ns (31.015%)  route 3.770ns (68.985%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.675ns = ( 8.409 - 6.734 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.830     1.830    hdmi_out0_pix_clk
    SLICE_X157Y144       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y144       FDRE (Prop_fdre_C_Q)         0.419     2.249 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.870     3.120    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X158Y145       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     3.445 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.559     4.004    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X156Y146       LUT4 (Prop_lut4_I2_O)        0.331     4.335 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.159     4.494    storage_21_reg_0_i_86_n_0
    SLICE_X156Y146       LUT5 (Prop_lut5_I4_O)        0.124     4.618 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.401     5.019    storage_21_reg_0_i_85_n_0
    SLICE_X154Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.143 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.461     5.604    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X152Y146       LUT5 (Prop_lut5_I2_O)        0.124     5.728 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.353     6.081    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X154Y146       LUT6 (Prop_lut6_I3_O)        0.124     6.205 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.356     6.561    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X154Y148       LUT4 (Prop_lut4_I2_O)        0.124     6.685 r  storage_21_reg_0_i_3/O
                         net (fo=3, routed)           0.611     7.296    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[2]
    RAMB36_X8Y29         RAMB36E1                                     r  storage_21_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.675     8.409    hdmi_out0_pix_clk
    RAMB36_X8Y29         RAMB36E1                                     r  storage_21_reg_1/CLKARDCLK
                         clock pessimism              0.080     8.489    
                         clock uncertainty           -0.062     8.427    
    RAMB36_X8Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.861    storage_21_reg_1
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.592     0.592    hdmi_out0_pix_clk
    SLICE_X137Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y137       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.277     1.010    storage_20_reg_0_3_12_17/ADDRD1
    SLICE_X136Y137       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.862     0.862    storage_20_reg_0_3_12_17/WCLK
    SLICE_X136Y137       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.257     0.605    
    SLICE_X136Y137       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_20_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.592     0.592    hdmi_out0_pix_clk
    SLICE_X137Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y137       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.277     1.010    storage_20_reg_0_3_12_17/ADDRD1
    SLICE_X136Y137       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.862     0.862    storage_20_reg_0_3_12_17/WCLK
    SLICE_X136Y137       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.257     0.605    
    SLICE_X136Y137       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_20_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.592     0.592    hdmi_out0_pix_clk
    SLICE_X137Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y137       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.277     1.010    storage_20_reg_0_3_12_17/ADDRD1
    SLICE_X136Y137       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.862     0.862    storage_20_reg_0_3_12_17/WCLK
    SLICE_X136Y137       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.257     0.605    
    SLICE_X136Y137       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_20_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.592     0.592    hdmi_out0_pix_clk
    SLICE_X137Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y137       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.277     1.010    storage_20_reg_0_3_12_17/ADDRD1
    SLICE_X136Y137       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.862     0.862    storage_20_reg_0_3_12_17/WCLK
    SLICE_X136Y137       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.257     0.605    
    SLICE_X136Y137       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_20_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.592     0.592    hdmi_out0_pix_clk
    SLICE_X137Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y137       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.277     1.010    storage_20_reg_0_3_12_17/ADDRD1
    SLICE_X136Y137       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.862     0.862    storage_20_reg_0_3_12_17/WCLK
    SLICE_X136Y137       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.257     0.605    
    SLICE_X136Y137       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_20_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.592     0.592    hdmi_out0_pix_clk
    SLICE_X137Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y137       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.277     1.010    storage_20_reg_0_3_12_17/ADDRD1
    SLICE_X136Y137       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.862     0.862    storage_20_reg_0_3_12_17/WCLK
    SLICE_X136Y137       RAMD32                                       r  storage_20_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.257     0.605    
    SLICE_X136Y137       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.914    storage_20_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.592     0.592    hdmi_out0_pix_clk
    SLICE_X137Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y137       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.277     1.010    storage_20_reg_0_3_12_17/ADDRD1
    SLICE_X136Y137       RAMS32                                       r  storage_20_reg_0_3_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.862     0.862    storage_20_reg_0_3_12_17/WCLK
    SLICE_X136Y137       RAMS32                                       r  storage_20_reg_0_3_12_17/RAMD/CLK
                         clock pessimism             -0.257     0.605    
    SLICE_X136Y137       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.914    storage_20_reg_0_3_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_12_17/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.592     0.592    hdmi_out0_pix_clk
    SLICE_X137Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y137       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.277     1.010    storage_20_reg_0_3_12_17/ADDRD1
    SLICE_X136Y137       RAMS32                                       r  storage_20_reg_0_3_12_17/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.862     0.862    storage_20_reg_0_3_12_17/WCLK
    SLICE_X136Y137       RAMS32                                       r  storage_20_reg_0_3_12_17/RAMD_D1/CLK
                         clock pessimism             -0.257     0.605    
    SLICE_X136Y137       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.914    storage_20_reg_0_3_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.665%)  route 0.260ns (61.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X144Y139       FDRE                                         r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y139       FDRE (Prop_fdre_C_Q)         0.164     0.782 r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.260     1.042    storage_26_reg_0_3_6_7/ADDRD0
    SLICE_X146Y139       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.890     0.890    storage_26_reg_0_3_6_7/WCLK
    SLICE_X146Y139       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.634    
    SLICE_X146Y139       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_26_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_26_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.665%)  route 0.260ns (61.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X144Y139       FDRE                                         r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y139       FDRE (Prop_fdre_C_Q)         0.164     0.782 r  soc_hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.260     1.042    storage_26_reg_0_3_6_7/ADDRD0
    SLICE_X146Y139       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.890     0.890    storage_26_reg_0_3_6_7/WCLK
    SLICE_X146Y139       RAMD32                                       r  storage_26_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.634    
    SLICE_X146Y139       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_26_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_10/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X8Y27    storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X8Y28    storage_24_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y30    storage_21_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y29    storage_21_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y27    storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y28    storage_24_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y136  storage_27_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y136  storage_27_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y136  storage_27_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y137  storage_27_reg_0_3_6_7/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.891ns (44.934%)  route 2.317ns (55.066%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     1.449 f  ISERDESE2_20/Q2
                         net (fo=14, routed)          1.361     2.810    soc_s7datacapture2_serdes_m_q[6]
    SLICE_X163Y145       LUT6 (Prop_lut6_I3_O)        0.124     2.934 r  soc_s7datacapture2_lateness[4]_i_9/O
                         net (fo=1, routed)           0.149     3.083    soc_s7datacapture2_lateness[4]_i_9_n_0
    SLICE_X163Y145       LUT5 (Prop_lut5_I0_O)        0.124     3.207 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.808     4.014    soc_s7datacapture2_lateness[4]_i_7_n_0
    SLICE_X160Y145       LUT4 (Prop_lut4_I1_O)        0.124     4.138 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.138    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.670 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.004 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.004    soc_s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X160Y146       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y146       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X160Y146       FDRE (Setup_fdre_C_D)        0.062     6.156    soc_s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.891ns (45.240%)  route 2.289ns (54.760%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 6.138 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.303     2.743    p_9_in[1]
    SLICE_X163Y131       LUT6 (Prop_lut6_I3_O)        0.124     2.867 f  soc_s7datacapture0_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     3.300    soc_s7datacapture0_lateness[4]_i_8_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I4_O)        0.124     3.424 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.553     3.977    soc_s7datacapture0_lateness[4]_i_7_n_0
    SLICE_X160Y129       LUT3 (Prop_lut3_I1_O)        0.124     4.101 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.101    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X160Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.633 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.633    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X160Y130       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.967 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     4.967    soc_s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X160Y130       FDRE                                         r  soc_s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.751     6.138    pix1p25x_clk
    SLICE_X160Y130       FDRE                                         r  soc_s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.055     6.083    
    SLICE_X160Y130       FDRE (Setup_fdre_C_D)        0.062     6.145    soc_s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 soc_s7datacapture1_lateness_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.260ns (32.540%)  route 2.612ns (67.460%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.802     0.802    pix1p25x_clk
    SLICE_X160Y142       FDRE                                         r  soc_s7datacapture1_lateness_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.456     1.258 f  soc_s7datacapture1_lateness_reg[4]/Q
                         net (fo=5, routed)           0.831     2.089    soc_s7datacapture1_lateness_reg__0[4]
    SLICE_X161Y143       LUT4 (Prop_lut4_I3_O)        0.152     2.241 r  vns_xilinxmultiregimpl24_regs0[0]_i_2/O
                         net (fo=1, routed)           0.577     2.818    vns_xilinxmultiregimpl24_regs0[0]_i_2_n_0
    SLICE_X161Y143       LUT5 (Prop_lut5_I4_O)        0.326     3.144 f  vns_xilinxmultiregimpl24_regs0[0]_i_1/O
                         net (fo=2, routed)           0.613     3.757    soc_s7datacapture1_too_late
    SLICE_X161Y143       LUT3 (Prop_lut3_I1_O)        0.326     4.083 r  soc_s7datacapture1_lateness[7]_i_2/O
                         net (fo=8, routed)           0.592     4.674    soc_s7datacapture1_lateness
    SLICE_X160Y143       FDRE                                         r  soc_s7datacapture1_lateness_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y143       FDRE                                         r  soc_s7datacapture1_lateness_reg[5]/C
                         clock pessimism              0.016     6.165    
                         clock uncertainty           -0.055     6.110    
    SLICE_X160Y143       FDRE (Setup_fdre_C_CE)      -0.205     5.905    soc_s7datacapture1_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -4.674    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 soc_s7datacapture1_lateness_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.260ns (32.540%)  route 2.612ns (67.460%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.802     0.802    pix1p25x_clk
    SLICE_X160Y142       FDRE                                         r  soc_s7datacapture1_lateness_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.456     1.258 f  soc_s7datacapture1_lateness_reg[4]/Q
                         net (fo=5, routed)           0.831     2.089    soc_s7datacapture1_lateness_reg__0[4]
    SLICE_X161Y143       LUT4 (Prop_lut4_I3_O)        0.152     2.241 r  vns_xilinxmultiregimpl24_regs0[0]_i_2/O
                         net (fo=1, routed)           0.577     2.818    vns_xilinxmultiregimpl24_regs0[0]_i_2_n_0
    SLICE_X161Y143       LUT5 (Prop_lut5_I4_O)        0.326     3.144 f  vns_xilinxmultiregimpl24_regs0[0]_i_1/O
                         net (fo=2, routed)           0.613     3.757    soc_s7datacapture1_too_late
    SLICE_X161Y143       LUT3 (Prop_lut3_I1_O)        0.326     4.083 r  soc_s7datacapture1_lateness[7]_i_2/O
                         net (fo=8, routed)           0.592     4.674    soc_s7datacapture1_lateness
    SLICE_X160Y143       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y143       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.016     6.165    
                         clock uncertainty           -0.055     6.110    
    SLICE_X160Y143       FDRE (Setup_fdre_C_CE)      -0.205     5.905    soc_s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -4.674    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 soc_s7datacapture1_lateness_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.260ns (32.540%)  route 2.612ns (67.460%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.802     0.802    pix1p25x_clk
    SLICE_X160Y142       FDRE                                         r  soc_s7datacapture1_lateness_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       FDRE (Prop_fdre_C_Q)         0.456     1.258 f  soc_s7datacapture1_lateness_reg[4]/Q
                         net (fo=5, routed)           0.831     2.089    soc_s7datacapture1_lateness_reg__0[4]
    SLICE_X161Y143       LUT4 (Prop_lut4_I3_O)        0.152     2.241 r  vns_xilinxmultiregimpl24_regs0[0]_i_2/O
                         net (fo=1, routed)           0.577     2.818    vns_xilinxmultiregimpl24_regs0[0]_i_2_n_0
    SLICE_X161Y143       LUT5 (Prop_lut5_I4_O)        0.326     3.144 f  vns_xilinxmultiregimpl24_regs0[0]_i_1/O
                         net (fo=2, routed)           0.613     3.757    soc_s7datacapture1_too_late
    SLICE_X161Y143       LUT3 (Prop_lut3_I1_O)        0.326     4.083 r  soc_s7datacapture1_lateness[7]_i_2/O
                         net (fo=8, routed)           0.592     4.674    soc_s7datacapture1_lateness
    SLICE_X160Y143       FDSE                                         r  soc_s7datacapture1_lateness_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y143       FDSE                                         r  soc_s7datacapture1_lateness_reg[7]/C
                         clock pessimism              0.016     6.165    
                         clock uncertainty           -0.055     6.110    
    SLICE_X160Y143       FDSE (Setup_fdse_C_CE)      -0.205     5.905    soc_s7datacapture1_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -4.674    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    SLICE_X160Y133       FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDPE (Prop_fdpe_C_Q)         0.456     1.251 r  FDPE_12/Q
                         net (fo=1, routed)           0.199     1.450    vns_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X160Y133       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFR_X1Y9            BUFR                         0.000     2.000 r  BUFR/O
                         net (fo=368, routed)         0.755     2.755    pix1p25x_clk
    SLICE_X160Y133       FDPE                                         r  FDPE_13/C
                         clock pessimism              0.040     2.795    
                         clock uncertainty           -0.055     2.740    
    SLICE_X160Y133       FDPE (Setup_fdpe_C_D)       -0.047     2.693    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.693    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.796ns (43.662%)  route 2.317ns (56.338%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     1.449 f  ISERDESE2_20/Q2
                         net (fo=14, routed)          1.361     2.810    soc_s7datacapture2_serdes_m_q[6]
    SLICE_X163Y145       LUT6 (Prop_lut6_I3_O)        0.124     2.934 r  soc_s7datacapture2_lateness[4]_i_9/O
                         net (fo=1, routed)           0.149     3.083    soc_s7datacapture2_lateness[4]_i_9_n_0
    SLICE_X163Y145       LUT5 (Prop_lut5_I0_O)        0.124     3.207 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.808     4.014    soc_s7datacapture2_lateness[4]_i_7_n_0
    SLICE_X160Y145       LUT4 (Prop_lut4_I1_O)        0.124     4.138 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.138    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.670 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y146       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.909 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     4.909    soc_s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X160Y146       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y146       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X160Y146       FDSE (Setup_fdse_C_D)        0.062     6.156    soc_s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 ISERDESE2_19/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.891ns (46.008%)  route 2.219ns (53.992%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y141        ISERDESE2                                    r  ISERDESE2_19/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y141        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_19/Q5
                         net (fo=1, routed)           1.209     2.657    ISERDESE2_19_n_5
    SLICE_X163Y142       LUT6 (Prop_lut6_I1_O)        0.124     2.781 f  soc_s7datacapture1_lateness[4]_i_9/O
                         net (fo=1, routed)           0.433     3.214    soc_s7datacapture1_lateness[4]_i_9_n_0
    SLICE_X163Y142       LUT6 (Prop_lut6_I5_O)        0.124     3.338 r  soc_s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.577     3.915    soc_s7datacapture1_lateness[4]_i_7_n_0
    SLICE_X160Y142       LUT3 (Prop_lut3_I1_O)        0.124     4.039 r  soc_s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.039    soc_s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X160Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.571 r  soc_s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.571    soc_s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X160Y143       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.905 r  soc_s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     4.905    soc_s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X160Y143       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y143       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X160Y143       FDRE (Setup_fdre_C_D)        0.062     6.156    soc_s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 1.780ns (43.442%)  route 2.317ns (56.558%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     1.449 f  ISERDESE2_20/Q2
                         net (fo=14, routed)          1.361     2.810    soc_s7datacapture2_serdes_m_q[6]
    SLICE_X163Y145       LUT6 (Prop_lut6_I3_O)        0.124     2.934 r  soc_s7datacapture2_lateness[4]_i_9/O
                         net (fo=1, routed)           0.149     3.083    soc_s7datacapture2_lateness[4]_i_9_n_0
    SLICE_X163Y145       LUT5 (Prop_lut5_I0_O)        0.124     3.207 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.808     4.014    soc_s7datacapture2_lateness[4]_i_7_n_0
    SLICE_X160Y145       LUT4 (Prop_lut4_I1_O)        0.124     4.138 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.138    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.670 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.670    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.893 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     4.893    soc_s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X160Y146       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y146       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.055     6.094    
    SLICE_X160Y146       FDRE (Setup_fdre_C_D)        0.062     6.156    soc_s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.796ns (43.966%)  route 2.289ns (56.034%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 6.138 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.440 r  ISERDESE2_16/Q7
                         net (fo=13, routed)          1.303     2.743    p_9_in[1]
    SLICE_X163Y131       LUT6 (Prop_lut6_I3_O)        0.124     2.867 f  soc_s7datacapture0_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     3.300    soc_s7datacapture0_lateness[4]_i_8_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I4_O)        0.124     3.424 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.553     3.977    soc_s7datacapture0_lateness[4]_i_7_n_0
    SLICE_X160Y129       LUT3 (Prop_lut3_I1_O)        0.124     4.101 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.101    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X160Y129       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.633 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.633    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X160Y130       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.872 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     4.872    soc_s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X160Y130       FDSE                                         r  soc_s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.751     6.138    pix1p25x_clk
    SLICE_X160Y130       FDSE                                         r  soc_s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.055     6.083    
    SLICE_X160Y130       FDSE (Setup_fdse_C_D)        0.062     6.145    soc_s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  1.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl19_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl19_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  vns_xilinxmultiregimpl19_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  vns_xilinxmultiregimpl19_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    vns_xilinxmultiregimpl19_regs0
    SLICE_X163Y143       FDRE                                         r  vns_xilinxmultiregimpl19_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  vns_xilinxmultiregimpl19_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y143       FDRE (Hold_fdre_C_D)         0.075     0.338    vns_xilinxmultiregimpl19_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl22_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl22_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y141       FDRE                                         r  vns_xilinxmultiregimpl22_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  vns_xilinxmultiregimpl22_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    vns_xilinxmultiregimpl22_regs0
    SLICE_X163Y141       FDRE                                         r  vns_xilinxmultiregimpl22_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y141       FDRE                                         r  vns_xilinxmultiregimpl22_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y141       FDRE (Hold_fdre_C_D)         0.075     0.337    vns_xilinxmultiregimpl22_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl25_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl25_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X159Y140       FDRE                                         r  vns_xilinxmultiregimpl25_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y140       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  vns_xilinxmultiregimpl25_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    vns_xilinxmultiregimpl25_regs0
    SLICE_X159Y140       FDRE                                         r  vns_xilinxmultiregimpl25_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X159Y140       FDRE                                         r  vns_xilinxmultiregimpl25_regs1_reg/C
                         clock pessimism             -0.037     0.262    
    SLICE_X159Y140       FDRE (Hold_fdre_C_D)         0.075     0.337    vns_xilinxmultiregimpl25_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl23_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl23_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X163Y141       FDRE                                         r  vns_xilinxmultiregimpl23_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y141       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  vns_xilinxmultiregimpl23_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    vns_xilinxmultiregimpl23_regs0
    SLICE_X163Y141       FDRE                                         r  vns_xilinxmultiregimpl23_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X163Y141       FDRE                                         r  vns_xilinxmultiregimpl23_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X163Y141       FDRE (Hold_fdre_C_D)         0.071     0.333    vns_xilinxmultiregimpl23_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl29_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl29_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  vns_xilinxmultiregimpl29_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  vns_xilinxmultiregimpl29_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    vns_xilinxmultiregimpl29_regs0
    SLICE_X163Y143       FDRE                                         r  vns_xilinxmultiregimpl29_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  vns_xilinxmultiregimpl29_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y143       FDRE (Hold_fdre_C_D)         0.071     0.334    vns_xilinxmultiregimpl29_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl35_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl35_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X159Y140       FDRE                                         r  vns_xilinxmultiregimpl35_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y140       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  vns_xilinxmultiregimpl35_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    vns_xilinxmultiregimpl35_regs0
    SLICE_X159Y140       FDRE                                         r  vns_xilinxmultiregimpl35_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X159Y140       FDRE                                         r  vns_xilinxmultiregimpl35_regs1_reg/C
                         clock pessimism             -0.037     0.262    
    SLICE_X159Y140       FDRE (Hold_fdre_C_D)         0.071     0.333    vns_xilinxmultiregimpl35_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.292ns
    Source Clock Delay      (SCD):    0.258ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.258     0.258    pix1p25x_clk
    SLICE_X160Y133       FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDPE (Prop_fdpe_C_Q)         0.141     0.399 r  FDPE_12/Q
                         net (fo=1, routed)           0.065     0.464    vns_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X160Y133       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.292     0.292    pix1p25x_clk
    SLICE_X160Y133       FDPE                                         r  FDPE_13/C
                         clock pessimism             -0.034     0.258    
    SLICE_X160Y133       FDPE (Hold_fdpe_C_D)         0.075     0.333    FDPE_13
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl15_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl15_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.250ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.250     0.250    pix1p25x_clk
    SLICE_X156Y124       FDRE                                         r  vns_xilinxmultiregimpl15_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y124       FDRE (Prop_fdre_C_Q)         0.141     0.391 r  vns_xilinxmultiregimpl15_regs0_reg/Q
                         net (fo=1, routed)           0.065     0.456    vns_xilinxmultiregimpl15_regs0
    SLICE_X156Y124       FDRE                                         r  vns_xilinxmultiregimpl15_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.284     0.284    pix1p25x_clk
    SLICE_X156Y124       FDRE                                         r  vns_xilinxmultiregimpl15_regs1_reg/C
                         clock pessimism             -0.034     0.250    
    SLICE_X156Y124       FDRE (Hold_fdre_C_D)         0.075     0.325    vns_xilinxmultiregimpl15_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.325    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl32_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl32_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X162Y144       FDRE                                         r  vns_xilinxmultiregimpl32_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y144       FDRE (Prop_fdre_C_Q)         0.164     0.427 r  vns_xilinxmultiregimpl32_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.483    vns_xilinxmultiregimpl32_regs0
    SLICE_X162Y144       FDRE                                         r  vns_xilinxmultiregimpl32_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X162Y144       FDRE                                         r  vns_xilinxmultiregimpl32_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X162Y144       FDRE (Hold_fdre_C_D)         0.064     0.327    vns_xilinxmultiregimpl32_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.327    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl33_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl33_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X162Y144       FDRE                                         r  vns_xilinxmultiregimpl33_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y144       FDRE (Prop_fdre_C_Q)         0.164     0.427 r  vns_xilinxmultiregimpl33_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.483    vns_xilinxmultiregimpl33_regs0
    SLICE_X162Y144       FDRE                                         r  vns_xilinxmultiregimpl33_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X162Y144       FDRE                                         r  vns_xilinxmultiregimpl33_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X162Y144       FDRE (Hold_fdre_C_D)         0.064     0.327    vns_xilinxmultiregimpl33_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.327    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFR/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X160Y133  FDPE_12/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X160Y133  FDPE_13/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y129  soc_s7datacapture0_do_delay_master_dec_toggle_o_r_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y129  soc_s7datacapture0_do_delay_master_inc_toggle_o_r_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y129  soc_s7datacapture0_do_delay_rst_toggle_o_r_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y149  soc_s7datacapture0_gearbox_storage_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y148  soc_s7datacapture0_gearbox_storage_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y148  soc_s7datacapture0_gearbox_storage_reg[11]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y148  soc_s7datacapture0_gearbox_storage_reg[12]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y148  soc_s7datacapture0_gearbox_storage_reg[13]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y129  soc_s7datacapture0_do_reset_lateness_toggle_o_r_reg/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         2.694       2.193      SLICE_X160Y133  FDPE_12/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         2.694       2.193      SLICE_X160Y133  FDPE_12/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         2.694       2.193      SLICE_X160Y133  FDPE_13/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         2.694       2.193      SLICE_X160Y133  FDPE_13/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.694       2.193      SLICE_X162Y129  soc_s7datacapture0_do_delay_master_dec_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.694       2.193      SLICE_X162Y129  soc_s7datacapture0_do_delay_master_dec_toggle_o_r_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.694       2.193      SLICE_X162Y129  soc_s7datacapture0_do_delay_master_inc_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.694       2.193      SLICE_X162Y129  soc_s7datacapture0_do_delay_master_inc_toggle_o_r_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.694       2.193      SLICE_X162Y129  soc_s7datacapture0_do_delay_rst_toggle_o_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_load_storage_full_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 0.419ns (4.686%)  route 8.522ns (95.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        1.820     1.820    sys_clk
    SLICE_X163Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y156       FDPE (Prop_fdpe_C_Q)         0.419     2.239 r  FDPE_1/Q
                         net (fo=3119, routed)        8.522    10.761    sys_rst
    SLICE_X134Y134       FDRE                                         r  soc_videosoc_videosoc_load_storage_full_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5001, routed)        1.564    11.564    sys_clk
    SLICE_X134Y134       FDRE                                         r  soc_videosoc_videosoc_load_storage_full_reg[25]/C
                         clock pessimism              0.000    11.564    
                         clock uncertainty           -0.057    11.508    
    SLICE_X134Y134       FDRE (Setup_fdre_C_R)       -0.604    10.904    soc_videosoc_videosoc_load_storage_full_reg[25]
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_load_storage_full_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 0.419ns (4.686%)  route 8.522ns (95.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 11.564 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        1.820     1.820    sys_clk
    SLICE_X163Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y156       FDPE (Prop_fdpe_C_Q)         0.419     2.239 r  FDPE_1/Q
                         net (fo=3119, routed)        8.522    10.761    sys_rst
    SLICE_X134Y134       FDRE                                         r  soc_videosoc_videosoc_load_storage_full_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5001, routed)        1.564    11.564    sys_clk
    SLICE_X134Y134       FDRE                                         r  soc_videosoc_videosoc_load_storage_full_reg[28]/C
                         clock pessimism              0.000    11.564    
                         clock uncertainty           -0.057    11.508    
    SLICE_X134Y134       FDRE (Setup_fdre_C_R)       -0.604    10.904    soc_videosoc_videosoc_load_storage_full_reg[28]
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_wer1_wer_counter_sys_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 0.419ns (4.701%)  route 8.494ns (95.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        1.820     1.820    sys_clk
    SLICE_X163Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y156       FDPE (Prop_fdpe_C_Q)         0.419     2.239 r  FDPE_1/Q
                         net (fo=3119, routed)        8.494    10.733    sys_rst
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5001, routed)        1.634    11.634    sys_clk
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[0]/C
                         clock pessimism              0.000    11.634    
                         clock uncertainty           -0.057    11.578    
    SLICE_X144Y142       FDRE (Setup_fdre_C_R)       -0.699    10.879    soc_wer1_wer_counter_sys_reg[0]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_wer1_wer_counter_sys_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 0.419ns (4.701%)  route 8.494ns (95.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        1.820     1.820    sys_clk
    SLICE_X163Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y156       FDPE (Prop_fdpe_C_Q)         0.419     2.239 r  FDPE_1/Q
                         net (fo=3119, routed)        8.494    10.733    sys_rst
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5001, routed)        1.634    11.634    sys_clk
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[10]/C
                         clock pessimism              0.000    11.634    
                         clock uncertainty           -0.057    11.578    
    SLICE_X144Y142       FDRE (Setup_fdre_C_R)       -0.699    10.879    soc_wer1_wer_counter_sys_reg[10]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_wer1_wer_counter_sys_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 0.419ns (4.701%)  route 8.494ns (95.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        1.820     1.820    sys_clk
    SLICE_X163Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y156       FDPE (Prop_fdpe_C_Q)         0.419     2.239 r  FDPE_1/Q
                         net (fo=3119, routed)        8.494    10.733    sys_rst
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5001, routed)        1.634    11.634    sys_clk
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[11]/C
                         clock pessimism              0.000    11.634    
                         clock uncertainty           -0.057    11.578    
    SLICE_X144Y142       FDRE (Setup_fdre_C_R)       -0.699    10.879    soc_wer1_wer_counter_sys_reg[11]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_wer1_wer_counter_sys_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 0.419ns (4.701%)  route 8.494ns (95.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        1.820     1.820    sys_clk
    SLICE_X163Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y156       FDPE (Prop_fdpe_C_Q)         0.419     2.239 r  FDPE_1/Q
                         net (fo=3119, routed)        8.494    10.733    sys_rst
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5001, routed)        1.634    11.634    sys_clk
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[1]/C
                         clock pessimism              0.000    11.634    
                         clock uncertainty           -0.057    11.578    
    SLICE_X144Y142       FDRE (Setup_fdre_C_R)       -0.699    10.879    soc_wer1_wer_counter_sys_reg[1]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_wer1_wer_counter_sys_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 0.419ns (4.701%)  route 8.494ns (95.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        1.820     1.820    sys_clk
    SLICE_X163Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y156       FDPE (Prop_fdpe_C_Q)         0.419     2.239 r  FDPE_1/Q
                         net (fo=3119, routed)        8.494    10.733    sys_rst
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5001, routed)        1.634    11.634    sys_clk
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[2]/C
                         clock pessimism              0.000    11.634    
                         clock uncertainty           -0.057    11.578    
    SLICE_X144Y142       FDRE (Setup_fdre_C_R)       -0.699    10.879    soc_wer1_wer_counter_sys_reg[2]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_wer1_wer_counter_sys_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 0.419ns (4.701%)  route 8.494ns (95.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        1.820     1.820    sys_clk
    SLICE_X163Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y156       FDPE (Prop_fdpe_C_Q)         0.419     2.239 r  FDPE_1/Q
                         net (fo=3119, routed)        8.494    10.733    sys_rst
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5001, routed)        1.634    11.634    sys_clk
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[3]/C
                         clock pessimism              0.000    11.634    
                         clock uncertainty           -0.057    11.578    
    SLICE_X144Y142       FDRE (Setup_fdre_C_R)       -0.699    10.879    soc_wer1_wer_counter_sys_reg[3]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_wer1_wer_counter_sys_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 0.419ns (4.701%)  route 8.494ns (95.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        1.820     1.820    sys_clk
    SLICE_X163Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y156       FDPE (Prop_fdpe_C_Q)         0.419     2.239 r  FDPE_1/Q
                         net (fo=3119, routed)        8.494    10.733    sys_rst
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5001, routed)        1.634    11.634    sys_clk
    SLICE_X144Y142       FDRE                                         r  soc_wer1_wer_counter_sys_reg[9]/C
                         clock pessimism              0.000    11.634    
                         clock uncertainty           -0.057    11.578    
    SLICE_X144Y142       FDRE (Setup_fdre_C_R)       -0.699    10.879    soc_wer1_wer_counter_sys_reg[9]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_uart_tx_fifo_level_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 0.419ns (4.705%)  route 8.487ns (95.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 11.534 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        1.820     1.820    sys_clk
    SLICE_X163Y156       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y156       FDPE (Prop_fdpe_C_Q)         0.419     2.239 r  FDPE_1/Q
                         net (fo=3119, routed)        8.487    10.726    sys_rst
    SLICE_X99Y124        FDRE                                         r  soc_videosoc_uart_tx_fifo_level_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5001, routed)        1.534    11.534    sys_clk
    SLICE_X99Y124        FDRE                                         r  soc_videosoc_uart_tx_fifo_level_reg[0]/C
                         clock pessimism              0.000    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X99Y124        FDRE (Setup_fdre_C_R)       -0.604    10.874    soc_videosoc_uart_tx_fifo_level_reg[0]
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  0.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_adr_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.999%)  route 0.210ns (53.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.555     0.555    lm32_cpu/load_store_unit/dcache/out
    SLICE_X83Y128        FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[11]/Q
                         net (fo=3, routed)           0.210     0.905    lm32_cpu/load_store_unit/dcache/refill_address_reg_n_0_[11]
    SLICE_X87Y129        LUT3 (Prop_lut3_I0_O)        0.045     0.950 r  lm32_cpu/load_store_unit/dcache/d_adr_o[11]_i_1/O
                         net (fo=1, routed)           0.000     0.950    lm32_cpu/load_store_unit/p_2_in[11]
    SLICE_X87Y129        FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.825     0.825    lm32_cpu/load_store_unit/out
    SLICE_X87Y129        FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[11]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X87Y129        FDRE (Hold_fdre_C_D)         0.091     0.911    lm32_cpu/load_store_unit/d_adr_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.593     0.593    sys_clk
    SLICE_X121Y145       FDRE                                         r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y145       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.962    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X120Y145       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.864     0.864    storage_8_reg_0_7_6_11/WCLK
    SLICE_X120Y145       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y145       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_8_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.593     0.593    sys_clk
    SLICE_X121Y145       FDRE                                         r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y145       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.962    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X120Y145       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.864     0.864    storage_8_reg_0_7_6_11/WCLK
    SLICE_X120Y145       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y145       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_8_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.593     0.593    sys_clk
    SLICE_X121Y145       FDRE                                         r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y145       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.962    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X120Y145       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.864     0.864    storage_8_reg_0_7_6_11/WCLK
    SLICE_X120Y145       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y145       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_8_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.593     0.593    sys_clk
    SLICE_X121Y145       FDRE                                         r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y145       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.962    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X120Y145       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.864     0.864    storage_8_reg_0_7_6_11/WCLK
    SLICE_X120Y145       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y145       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_8_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.593     0.593    sys_clk
    SLICE_X121Y145       FDRE                                         r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y145       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.962    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X120Y145       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.864     0.864    storage_8_reg_0_7_6_11/WCLK
    SLICE_X120Y145       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y145       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_8_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.593     0.593    sys_clk
    SLICE_X121Y145       FDRE                                         r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y145       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.962    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X120Y145       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.864     0.864    storage_8_reg_0_7_6_11/WCLK
    SLICE_X120Y145       RAMD32                                       r  storage_8_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y145       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_8_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.593     0.593    sys_clk
    SLICE_X121Y145       FDRE                                         r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y145       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.962    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X120Y145       RAMS32                                       r  storage_8_reg_0_7_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.864     0.864    storage_8_reg_0_7_6_11/WCLK
    SLICE_X120Y145       RAMS32                                       r  storage_8_reg_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y145       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.916    storage_8_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.593     0.593    sys_clk
    SLICE_X121Y145       FDRE                                         r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y145       FDRE (Prop_fdre_C_Q)         0.141     0.734 r  soc_videosoc_sdram_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.962    storage_8_reg_0_7_6_11/ADDRD0
    SLICE_X120Y145       RAMS32                                       r  storage_8_reg_0_7_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.864     0.864    storage_8_reg_0_7_6_11/WCLK
    SLICE_X120Y145       RAMS32                                       r  storage_8_reg_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.258     0.606    
    SLICE_X120Y145       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.916    storage_8_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 lm32_cpu/mc_arithmetic/p_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/result_x_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.189ns (42.406%)  route 0.257ns (57.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.565     0.565    lm32_cpu/mc_arithmetic/out
    SLICE_X83Y143        FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y143        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  lm32_cpu/mc_arithmetic/p_reg[27]/Q
                         net (fo=4, routed)           0.257     0.962    lm32_cpu/mc_arithmetic/p_0_in[28]
    SLICE_X84Y142        LUT3 (Prop_lut3_I2_O)        0.048     1.010 r  lm32_cpu/mc_arithmetic/result_x[27]_i_1/O
                         net (fo=1, routed)           0.000     1.010    lm32_cpu/mc_arithmetic/result_x[27]_i_1_n_0
    SLICE_X84Y142        FDRE                                         r  lm32_cpu/mc_arithmetic/result_x_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5001, routed)        0.835     0.835    lm32_cpu/mc_arithmetic/out
    SLICE_X84Y142        FDRE                                         r  lm32_cpu/mc_arithmetic/result_x_reg[27]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.131     0.961    lm32_cpu/mc_arithmetic/result_x_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y54      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y52      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y46     mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y46     mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y45     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y45     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y27     memdat_reg_2/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y133    lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y133    lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y133    lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y133    lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y133    lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y133    lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y133    lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y133    lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y133    lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y133    lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y133    lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X68Y133    lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                   |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
clk100             | cpu_reset        | FDPE           | -        |    -0.417 (r) | FAST    |     3.570 (r) | SLOW    | soc_videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | soc_videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
sys_clk            | cpu_reset        | FDPE           | -        |     2.044 (r) | SLOW    |    -0.254 (r) | FAST    |                         |
sys_clk            | eth_mdio         | FDRE           | -        |     5.548 (r) | SLOW    |    -2.229 (r) | FAST    |                         |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.860 (r) | SLOW    |    -0.198 (r) | FAST    |                         |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     1.825 (r) | SLOW    |    -0.192 (r) | FAST    |                         |
sys_clk            | serial_rx        | FDRE           | -        |     5.017 (r) | SLOW    |    -1.777 (r) | FAST    |                         |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     5.636 (r) | SLOW    |    -1.970 (r) | FAST    |                         |
sys_clk            | user_sw0         | FDRE           | -        |    10.352 (r) | SLOW    |    -2.520 (r) | FAST    |                         |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+


Output Ports Clock-to-out

--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
Reference           | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                   |
Clock               | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                      |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
clk100              | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | soc_ethphy_pll_clk_tx90    |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | soc_ethphy_pll_clk_tx90    |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                            |
sys_clk             | ddram_dq[0]      | FDRE           | -     |      7.154 (r) | SLOW    |      1.831 (r) | FAST    |                            |
sys_clk             | ddram_dq[1]      | FDRE           | -     |      6.523 (r) | SLOW    |      1.526 (r) | FAST    |                            |
sys_clk             | ddram_dq[2]      | FDRE           | -     |      6.679 (r) | SLOW    |      1.594 (r) | FAST    |                            |
sys_clk             | ddram_dq[3]      | FDRE           | -     |      7.296 (r) | SLOW    |      1.906 (r) | FAST    |                            |
sys_clk             | ddram_dq[4]      | FDRE           | -     |      7.446 (r) | SLOW    |      1.973 (r) | FAST    |                            |
sys_clk             | ddram_dq[5]      | FDRE           | -     |      6.687 (r) | SLOW    |      1.607 (r) | FAST    |                            |
sys_clk             | ddram_dq[6]      | FDRE           | -     |      7.304 (r) | SLOW    |      1.897 (r) | FAST    |                            |
sys_clk             | ddram_dq[7]      | FDRE           | -     |      6.851 (r) | SLOW    |      1.679 (r) | FAST    |                            |
sys_clk             | ddram_dq[8]      | FDRE           | -     |      7.199 (r) | SLOW    |      1.848 (r) | FAST    |                            |
sys_clk             | ddram_dq[9]      | FDRE           | -     |      8.267 (r) | SLOW    |      2.332 (r) | FAST    |                            |
sys_clk             | ddram_dq[10]     | FDRE           | -     |      7.349 (r) | SLOW    |      1.901 (r) | FAST    |                            |
sys_clk             | ddram_dq[11]     | FDRE           | -     |      7.642 (r) | SLOW    |      2.047 (r) | FAST    |                            |
sys_clk             | ddram_dq[12]     | FDRE           | -     |      8.118 (r) | SLOW    |      2.267 (r) | FAST    |                            |
sys_clk             | ddram_dq[13]     | FDRE           | -     |      8.258 (r) | SLOW    |      2.338 (r) | FAST    |                            |
sys_clk             | ddram_dq[14]     | FDRE           | -     |      7.944 (r) | SLOW    |      2.166 (r) | FAST    |                            |
sys_clk             | ddram_dq[15]     | FDRE           | -     |      8.260 (r) | SLOW    |      2.333 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[0]   | FDRE           | -     |      7.151 (r) | SLOW    |      1.805 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[1]   | FDRE           | -     |      7.944 (r) | SLOW    |      2.150 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[0]   | FDRE           | -     |      7.152 (r) | SLOW    |      1.808 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[1]   | FDRE           | -     |      7.945 (r) | SLOW    |      2.148 (r) | FAST    |                            |
sys_clk             | eth_mdc          | FDRE           | -     |     13.711 (r) | SLOW    |      5.421 (r) | FAST    |                            |
sys_clk             | eth_mdio         | FDRE           | -     |     13.722 (r) | SLOW    |      4.600 (r) | FAST    |                            |
sys_clk             | eth_rst_n        | FDRE           | -     |     11.209 (r) | SLOW    |      3.114 (r) | FAST    |                            |
sys_clk             | hdmi_in_hpd_en   | FDRE           | -     |     13.554 (r) | SLOW    |      5.348 (r) | FAST    |                            |
sys_clk             | hdmi_in_sda      | FDSE           | -     |      8.487 (r) | SLOW    |      2.523 (r) | FAST    |                            |
sys_clk             | oled_dc          | FDRE           | -     |     12.046 (r) | SLOW    |      4.519 (r) | FAST    |                            |
sys_clk             | oled_res         | FDRE           | -     |     10.258 (r) | SLOW    |      3.514 (r) | FAST    |                            |
sys_clk             | oled_sclk        | FDRE           | -     |     10.028 (r) | SLOW    |      3.365 (r) | FAST    |                            |
sys_clk             | oled_sdin        | FDRE           | -     |     10.089 (r) | SLOW    |      3.475 (r) | FAST    |                            |
sys_clk             | oled_vbat        | FDRE           | -     |     11.710 (r) | SLOW    |      4.313 (r) | FAST    |                            |
sys_clk             | oled_vdd         | FDRE           | -     |     11.943 (r) | SLOW    |      4.469 (r) | FAST    |                            |
sys_clk             | serial_tx        | FDSE           | -     |     11.622 (r) | SLOW    |      4.336 (r) | FAST    |                            |
sys_clk             | spiflash_1x_cs_n | FDRE           | -     |     13.070 (r) | SLOW    |      4.486 (r) | FAST    |                            |
sys_clk             | spiflash_1x_mosi | FDRE           | -     |     12.635 (r) | SLOW    |      4.531 (r) | FAST    |                            |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+


Setup between Clocks

------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination         |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock               | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100              |         2.286 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk          |         6.812 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk          |         4.130 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk          |         7.654 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk          |         4.620 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk    |         5.884 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk    |         2.857 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk    |         2.055 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix5x_clk |         2.451 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk   |         6.420 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk   |         3.807 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk        |         4.151 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk        |         4.236 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk        |         2.682 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk             |         2.112 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk             |         2.287 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk             |         2.841 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk             |         4.627 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk             |         2.752 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk             |         9.857 | SLOW    |               |         |               |         |               |         |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.744 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.154 (r) | SLOW    |   1.831 (r) | FAST    |    0.631 |
ddram_dq[1]        |   6.523 (r) | SLOW    |   1.526 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.679 (r) | SLOW    |   1.594 (r) | FAST    |    0.155 |
ddram_dq[3]        |   7.296 (r) | SLOW    |   1.906 (r) | FAST    |    0.773 |
ddram_dq[4]        |   7.446 (r) | SLOW    |   1.973 (r) | FAST    |    0.923 |
ddram_dq[5]        |   6.687 (r) | SLOW    |   1.607 (r) | FAST    |    0.163 |
ddram_dq[6]        |   7.304 (r) | SLOW    |   1.897 (r) | FAST    |    0.781 |
ddram_dq[7]        |   6.851 (r) | SLOW    |   1.679 (r) | FAST    |    0.327 |
ddram_dq[8]        |   7.199 (r) | SLOW    |   1.848 (r) | FAST    |    0.676 |
ddram_dq[9]        |   8.267 (r) | SLOW    |   2.332 (r) | FAST    |    1.744 |
ddram_dq[10]       |   7.349 (r) | SLOW    |   1.901 (r) | FAST    |    0.826 |
ddram_dq[11]       |   7.642 (r) | SLOW    |   2.047 (r) | FAST    |    1.119 |
ddram_dq[12]       |   8.118 (r) | SLOW    |   2.267 (r) | FAST    |    1.595 |
ddram_dq[13]       |   8.258 (r) | SLOW    |   2.338 (r) | FAST    |    1.735 |
ddram_dq[14]       |   7.944 (r) | SLOW    |   2.166 (r) | FAST    |    1.421 |
ddram_dq[15]       |   8.260 (r) | SLOW    |   2.333 (r) | FAST    |    1.737 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.267 (r) | SLOW    |   1.526 (r) | FAST    |    1.744 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.795 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.151 (r) | SLOW    |   1.805 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.944 (r) | SLOW    |   2.150 (r) | FAST    |    0.794 |
ddram_dqs_p[0]     |   7.152 (r) | SLOW    |   1.808 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.945 (r) | SLOW    |   2.148 (r) | FAST    |    0.795 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.945 (r) | SLOW    |   1.805 (r) | FAST    |    0.795 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




