{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540703314762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540703314772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 13:08:34 2018 " "Processing started: Sun Oct 28 13:08:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540703314772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540703314772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_input_NAND_and_NOR_GATE -c four_input_NAND_and_NOR_GATE " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_input_NAND_and_NOR_GATE -c four_input_NAND_and_NOR_GATE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540703314772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540703315262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540703315262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_nand_and_nor_gate.v 3 3 " "Found 3 design units, including 3 entities, in source file four_input_nand_and_nor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_NAND_and_NOR_GATE " "Found entity 1: four_input_NAND_and_NOR_GATE" {  } { { "four_input_NAND_and_NOR_GATE.v" "" { Text "E:/prime_for_FPGA/Lite/demo/four_input_NAND_and_NOR_GATE/four_input_NAND_and_NOR_GATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540703324850 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_input_NAND " "Found entity 2: four_input_NAND" {  } { { "four_input_NAND_and_NOR_GATE.v" "" { Text "E:/prime_for_FPGA/Lite/demo/four_input_NAND_and_NOR_GATE/four_input_NAND_and_NOR_GATE.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540703324850 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_input_NOR " "Found entity 3: four_input_NOR" {  } { { "four_input_NAND_and_NOR_GATE.v" "" { Text "E:/prime_for_FPGA/Lite/demo/four_input_NAND_and_NOR_GATE/four_input_NAND_and_NOR_GATE.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540703324850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540703324850 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "outb four_input_NAND_and_NOR_GATE.v(10) " "Verilog HDL error at four_input_NAND_and_NOR_GATE.v(10): object \"outb\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "four_input_NAND_and_NOR_GATE.v" "" { Text "E:/prime_for_FPGA/Lite/demo/four_input_NAND_and_NOR_GATE/four_input_NAND_and_NOR_GATE.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1540703324851 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540703325059 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 28 13:08:45 2018 " "Processing ended: Sun Oct 28 13:08:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540703325059 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540703325059 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540703325059 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540703325059 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540703325688 ""}
