// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _MASTER_CNN_HH_
#define _MASTER_CNN_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_1D.h"
#include "MASTER_CNN_BUS_A_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_BUS_A_ADDR_WIDTH = 20,
         unsigned int C_S_AXI_BUS_A_DATA_WIDTH = 32>
struct MASTER_CNN : public sc_module {
    // Port declarations 118
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<32> > saveValueLayer1_V_Addr_A;
    sc_out< sc_logic > saveValueLayer1_V_EN_A;
    sc_out< sc_lv<4> > saveValueLayer1_V_WEN_A;
    sc_out< sc_lv<32> > saveValueLayer1_V_Din_A;
    sc_in< sc_lv<32> > saveValueLayer1_V_Dout_A;
    sc_out< sc_logic > saveValueLayer1_V_Clk_A;
    sc_out< sc_logic > saveValueLayer1_V_Rst_A;
    sc_out< sc_lv<32> > saveValueLayer2_V_Addr_A;
    sc_out< sc_logic > saveValueLayer2_V_EN_A;
    sc_out< sc_lv<4> > saveValueLayer2_V_WEN_A;
    sc_out< sc_lv<32> > saveValueLayer2_V_Din_A;
    sc_in< sc_lv<32> > saveValueLayer2_V_Dout_A;
    sc_out< sc_logic > saveValueLayer2_V_Clk_A;
    sc_out< sc_logic > saveValueLayer2_V_Rst_A;
    sc_out< sc_lv<32> > saveValueLayer3_V_Addr_A;
    sc_out< sc_logic > saveValueLayer3_V_EN_A;
    sc_out< sc_lv<4> > saveValueLayer3_V_WEN_A;
    sc_out< sc_lv<32> > saveValueLayer3_V_Din_A;
    sc_in< sc_lv<32> > saveValueLayer3_V_Dout_A;
    sc_out< sc_logic > saveValueLayer3_V_Clk_A;
    sc_out< sc_logic > saveValueLayer3_V_Rst_A;
    sc_out< sc_lv<32> > Layer1_WeightArray_V_Addr_A;
    sc_out< sc_logic > Layer1_WeightArray_V_EN_A;
    sc_out< sc_lv<4> > Layer1_WeightArray_V_WEN_A;
    sc_out< sc_lv<32> > Layer1_WeightArray_V_Din_A;
    sc_in< sc_lv<32> > Layer1_WeightArray_V_Dout_A;
    sc_out< sc_logic > Layer1_WeightArray_V_Clk_A;
    sc_out< sc_logic > Layer1_WeightArray_V_Rst_A;
    sc_out< sc_lv<32> > Layer1_BiasArray_V_Addr_A;
    sc_out< sc_logic > Layer1_BiasArray_V_EN_A;
    sc_out< sc_lv<4> > Layer1_BiasArray_V_WEN_A;
    sc_out< sc_lv<32> > Layer1_BiasArray_V_Din_A;
    sc_in< sc_lv<32> > Layer1_BiasArray_V_Dout_A;
    sc_out< sc_logic > Layer1_BiasArray_V_Clk_A;
    sc_out< sc_logic > Layer1_BiasArray_V_Rst_A;
    sc_out< sc_lv<32> > Layer2_WeightMatrix_V_Addr_A;
    sc_out< sc_logic > Layer2_WeightMatrix_V_EN_A;
    sc_out< sc_lv<4> > Layer2_WeightMatrix_V_WEN_A;
    sc_out< sc_lv<32> > Layer2_WeightMatrix_V_Din_A;
    sc_in< sc_lv<32> > Layer2_WeightMatrix_V_Dout_A;
    sc_out< sc_logic > Layer2_WeightMatrix_V_Clk_A;
    sc_out< sc_logic > Layer2_WeightMatrix_V_Rst_A;
    sc_out< sc_lv<32> > Layer2_BiasArray_V_Addr_A;
    sc_out< sc_logic > Layer2_BiasArray_V_EN_A;
    sc_out< sc_lv<4> > Layer2_BiasArray_V_WEN_A;
    sc_out< sc_lv<32> > Layer2_BiasArray_V_Din_A;
    sc_in< sc_lv<32> > Layer2_BiasArray_V_Dout_A;
    sc_out< sc_logic > Layer2_BiasArray_V_Clk_A;
    sc_out< sc_logic > Layer2_BiasArray_V_Rst_A;
    sc_out< sc_lv<32> > Layer3_weightArray_0_V_Addr_A;
    sc_out< sc_logic > Layer3_weightArray_0_V_EN_A;
    sc_out< sc_lv<4> > Layer3_weightArray_0_V_WEN_A;
    sc_out< sc_lv<32> > Layer3_weightArray_0_V_Din_A;
    sc_in< sc_lv<32> > Layer3_weightArray_0_V_Dout_A;
    sc_out< sc_logic > Layer3_weightArray_0_V_Clk_A;
    sc_out< sc_logic > Layer3_weightArray_0_V_Rst_A;
    sc_out< sc_lv<32> > Layer3_weightArray_1_V_Addr_A;
    sc_out< sc_logic > Layer3_weightArray_1_V_EN_A;
    sc_out< sc_lv<4> > Layer3_weightArray_1_V_WEN_A;
    sc_out< sc_lv<32> > Layer3_weightArray_1_V_Din_A;
    sc_in< sc_lv<32> > Layer3_weightArray_1_V_Dout_A;
    sc_out< sc_logic > Layer3_weightArray_1_V_Clk_A;
    sc_out< sc_logic > Layer3_weightArray_1_V_Rst_A;
    sc_out< sc_lv<32> > Layer3_weightArray_2_V_Addr_A;
    sc_out< sc_logic > Layer3_weightArray_2_V_EN_A;
    sc_out< sc_lv<4> > Layer3_weightArray_2_V_WEN_A;
    sc_out< sc_lv<32> > Layer3_weightArray_2_V_Din_A;
    sc_in< sc_lv<32> > Layer3_weightArray_2_V_Dout_A;
    sc_out< sc_logic > Layer3_weightArray_2_V_Clk_A;
    sc_out< sc_logic > Layer3_weightArray_2_V_Rst_A;
    sc_out< sc_lv<32> > Layer3_weightArray_3_V_Addr_A;
    sc_out< sc_logic > Layer3_weightArray_3_V_EN_A;
    sc_out< sc_lv<4> > Layer3_weightArray_3_V_WEN_A;
    sc_out< sc_lv<32> > Layer3_weightArray_3_V_Din_A;
    sc_in< sc_lv<32> > Layer3_weightArray_3_V_Dout_A;
    sc_out< sc_logic > Layer3_weightArray_3_V_Clk_A;
    sc_out< sc_logic > Layer3_weightArray_3_V_Rst_A;
    sc_out< sc_lv<32> > Layer3_Bias_V_Addr_A;
    sc_out< sc_logic > Layer3_Bias_V_EN_A;
    sc_out< sc_lv<4> > Layer3_Bias_V_WEN_A;
    sc_out< sc_lv<32> > Layer3_Bias_V_Din_A;
    sc_in< sc_lv<32> > Layer3_Bias_V_Dout_A;
    sc_out< sc_logic > Layer3_Bias_V_Clk_A;
    sc_out< sc_logic > Layer3_Bias_V_Rst_A;
    sc_out< sc_lv<32> > Layer4_weightArray_V_Addr_A;
    sc_out< sc_logic > Layer4_weightArray_V_EN_A;
    sc_out< sc_lv<4> > Layer4_weightArray_V_WEN_A;
    sc_out< sc_lv<32> > Layer4_weightArray_V_Din_A;
    sc_in< sc_lv<32> > Layer4_weightArray_V_Dout_A;
    sc_out< sc_logic > Layer4_weightArray_V_Clk_A;
    sc_out< sc_logic > Layer4_weightArray_V_Rst_A;
    sc_out< sc_lv<32> > Layer4_Bias_V_Addr_A;
    sc_out< sc_logic > Layer4_Bias_V_EN_A;
    sc_out< sc_lv<4> > Layer4_Bias_V_WEN_A;
    sc_out< sc_lv<32> > Layer4_Bias_V_Din_A;
    sc_in< sc_lv<32> > Layer4_Bias_V_Dout_A;
    sc_out< sc_logic > Layer4_Bias_V_Clk_A;
    sc_out< sc_logic > Layer4_Bias_V_Rst_A;
    sc_in< sc_logic > s_axi_BUS_A_AWVALID;
    sc_out< sc_logic > s_axi_BUS_A_AWREADY;
    sc_in< sc_uint<C_S_AXI_BUS_A_ADDR_WIDTH> > s_axi_BUS_A_AWADDR;
    sc_in< sc_logic > s_axi_BUS_A_WVALID;
    sc_out< sc_logic > s_axi_BUS_A_WREADY;
    sc_in< sc_uint<C_S_AXI_BUS_A_DATA_WIDTH> > s_axi_BUS_A_WDATA;
    sc_in< sc_uint<C_S_AXI_BUS_A_DATA_WIDTH/8> > s_axi_BUS_A_WSTRB;
    sc_in< sc_logic > s_axi_BUS_A_ARVALID;
    sc_out< sc_logic > s_axi_BUS_A_ARREADY;
    sc_in< sc_uint<C_S_AXI_BUS_A_ADDR_WIDTH> > s_axi_BUS_A_ARADDR;
    sc_out< sc_logic > s_axi_BUS_A_RVALID;
    sc_in< sc_logic > s_axi_BUS_A_RREADY;
    sc_out< sc_uint<C_S_AXI_BUS_A_DATA_WIDTH> > s_axi_BUS_A_RDATA;
    sc_out< sc_lv<2> > s_axi_BUS_A_RRESP;
    sc_out< sc_logic > s_axi_BUS_A_BVALID;
    sc_in< sc_logic > s_axi_BUS_A_BREADY;
    sc_out< sc_lv<2> > s_axi_BUS_A_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<16> > ap_var_for_const2;


    // Module declarations
    MASTER_CNN(sc_module_name name);
    SC_HAS_PROCESS(MASTER_CNN);

    ~MASTER_CNN();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    MASTER_CNN_BUS_A_s_axi<C_S_AXI_BUS_A_ADDR_WIDTH,C_S_AXI_BUS_A_DATA_WIDTH>* MASTER_CNN_BUS_A_s_axi_U;
    CNN_1D* grp_CNN_1D_fu_110;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<8> > Config_rep;
    sc_signal< sc_lv<18> > src_V_q0;
    sc_signal< sc_lv<8> > Config_rep_s_fu_158_p3;
    sc_signal< sc_lv<8> > Config_rep_s_reg_177;
    sc_signal< sc_lv<8> > i_1_fu_171_p2;
    sc_signal< sc_lv<8> > i_1_reg_185;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<16> > grp_CNN_1D_fu_110_src_V_address0;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_src_V_ce0;
    sc_signal< sc_lv<18> > grp_CNN_1D_fu_110_src_V_d0;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_src_V_we0;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_saveValueLayer1_V_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_saveValueLayer1_V_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_saveValueLayer1_V_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_saveValueLayer1_V_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_saveValueLayer2_V_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_saveValueLayer2_V_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_saveValueLayer2_V_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_saveValueLayer2_V_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_saveValueLayer3_V_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_saveValueLayer3_V_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_saveValueLayer3_V_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_saveValueLayer3_V_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer1_WeightArray_V_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_Layer1_WeightArray_V_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer1_WeightArray_V_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_Layer1_WeightArray_V_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer1_BiasArray_V_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_Layer1_BiasArray_V_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer1_BiasArray_V_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_Layer1_BiasArray_V_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer2_WeightMatrix_s_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_Layer2_WeightMatrix_s_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer2_WeightMatrix_s_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_Layer2_WeightMatrix_s_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer2_BiasArray_V_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_Layer2_BiasArray_V_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer2_BiasArray_V_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_Layer2_BiasArray_V_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer3_weightArray_0_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_Layer3_weightArray_0_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer3_weightArray_0_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_Layer3_weightArray_0_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer3_weightArray_1_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_Layer3_weightArray_1_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer3_weightArray_1_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_Layer3_weightArray_1_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer3_weightArray_2_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_Layer3_weightArray_2_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer3_weightArray_2_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_Layer3_weightArray_2_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer3_weightArray_3_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_Layer3_weightArray_3_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer3_weightArray_3_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_Layer3_weightArray_3_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer3_Bias_V_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_Layer3_Bias_V_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer3_Bias_V_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_Layer3_Bias_V_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer4_weightArray_V_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_Layer4_weightArray_V_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer4_weightArray_V_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_Layer4_weightArray_V_WEN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer4_Bias_V_Addr_A;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_Layer4_Bias_V_EN_A;
    sc_signal< sc_lv<32> > grp_CNN_1D_fu_110_Layer4_Bias_V_Din_A;
    sc_signal< sc_lv<4> > grp_CNN_1D_fu_110_Layer4_Bias_V_WEN_A;
    sc_signal< sc_lv<10> > grp_CNN_1D_fu_110_dst_V_address0;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_dst_V_ce0;
    sc_signal< sc_lv<16> > grp_CNN_1D_fu_110_dst_V_d0;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_dst_V_we0;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_ap_done;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_ap_start;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_ap_ready;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_ap_idle;
    sc_signal< sc_logic > grp_CNN_1D_fu_110_ap_continue;
    sc_signal< sc_lv<8> > i_reg_98;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_reg_grp_CNN_1D_fu_110_ap_start;
    sc_signal< sc_lv<1> > exitcond_fu_166_p2;
    sc_signal< sc_logic > ap_sync_reg_grp_CNN_1D_fu_110_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_CNN_1D_fu_110_ap_ready;
    sc_signal< sc_lv<1> > tmp_fu_152_p2;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<8> ap_const_lv8_C8;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_Config_rep_s_fu_158_p3();
    void thread_Layer1_BiasArray_V_Addr_A();
    void thread_Layer1_BiasArray_V_Clk_A();
    void thread_Layer1_BiasArray_V_Din_A();
    void thread_Layer1_BiasArray_V_EN_A();
    void thread_Layer1_BiasArray_V_Rst_A();
    void thread_Layer1_BiasArray_V_WEN_A();
    void thread_Layer1_WeightArray_V_Addr_A();
    void thread_Layer1_WeightArray_V_Clk_A();
    void thread_Layer1_WeightArray_V_Din_A();
    void thread_Layer1_WeightArray_V_EN_A();
    void thread_Layer1_WeightArray_V_Rst_A();
    void thread_Layer1_WeightArray_V_WEN_A();
    void thread_Layer2_BiasArray_V_Addr_A();
    void thread_Layer2_BiasArray_V_Clk_A();
    void thread_Layer2_BiasArray_V_Din_A();
    void thread_Layer2_BiasArray_V_EN_A();
    void thread_Layer2_BiasArray_V_Rst_A();
    void thread_Layer2_BiasArray_V_WEN_A();
    void thread_Layer2_WeightMatrix_V_Addr_A();
    void thread_Layer2_WeightMatrix_V_Clk_A();
    void thread_Layer2_WeightMatrix_V_Din_A();
    void thread_Layer2_WeightMatrix_V_EN_A();
    void thread_Layer2_WeightMatrix_V_Rst_A();
    void thread_Layer2_WeightMatrix_V_WEN_A();
    void thread_Layer3_Bias_V_Addr_A();
    void thread_Layer3_Bias_V_Clk_A();
    void thread_Layer3_Bias_V_Din_A();
    void thread_Layer3_Bias_V_EN_A();
    void thread_Layer3_Bias_V_Rst_A();
    void thread_Layer3_Bias_V_WEN_A();
    void thread_Layer3_weightArray_0_V_Addr_A();
    void thread_Layer3_weightArray_0_V_Clk_A();
    void thread_Layer3_weightArray_0_V_Din_A();
    void thread_Layer3_weightArray_0_V_EN_A();
    void thread_Layer3_weightArray_0_V_Rst_A();
    void thread_Layer3_weightArray_0_V_WEN_A();
    void thread_Layer3_weightArray_1_V_Addr_A();
    void thread_Layer3_weightArray_1_V_Clk_A();
    void thread_Layer3_weightArray_1_V_Din_A();
    void thread_Layer3_weightArray_1_V_EN_A();
    void thread_Layer3_weightArray_1_V_Rst_A();
    void thread_Layer3_weightArray_1_V_WEN_A();
    void thread_Layer3_weightArray_2_V_Addr_A();
    void thread_Layer3_weightArray_2_V_Clk_A();
    void thread_Layer3_weightArray_2_V_Din_A();
    void thread_Layer3_weightArray_2_V_EN_A();
    void thread_Layer3_weightArray_2_V_Rst_A();
    void thread_Layer3_weightArray_2_V_WEN_A();
    void thread_Layer3_weightArray_3_V_Addr_A();
    void thread_Layer3_weightArray_3_V_Clk_A();
    void thread_Layer3_weightArray_3_V_Din_A();
    void thread_Layer3_weightArray_3_V_EN_A();
    void thread_Layer3_weightArray_3_V_Rst_A();
    void thread_Layer3_weightArray_3_V_WEN_A();
    void thread_Layer4_Bias_V_Addr_A();
    void thread_Layer4_Bias_V_Clk_A();
    void thread_Layer4_Bias_V_Din_A();
    void thread_Layer4_Bias_V_EN_A();
    void thread_Layer4_Bias_V_Rst_A();
    void thread_Layer4_Bias_V_WEN_A();
    void thread_Layer4_weightArray_V_Addr_A();
    void thread_Layer4_weightArray_V_Clk_A();
    void thread_Layer4_weightArray_V_Din_A();
    void thread_Layer4_weightArray_V_EN_A();
    void thread_Layer4_weightArray_V_Rst_A();
    void thread_Layer4_weightArray_V_WEN_A();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_grp_CNN_1D_fu_110_ap_ready();
    void thread_exitcond_fu_166_p2();
    void thread_grp_CNN_1D_fu_110_ap_continue();
    void thread_grp_CNN_1D_fu_110_ap_start();
    void thread_i_1_fu_171_p2();
    void thread_saveValueLayer1_V_Addr_A();
    void thread_saveValueLayer1_V_Clk_A();
    void thread_saveValueLayer1_V_Din_A();
    void thread_saveValueLayer1_V_EN_A();
    void thread_saveValueLayer1_V_Rst_A();
    void thread_saveValueLayer1_V_WEN_A();
    void thread_saveValueLayer2_V_Addr_A();
    void thread_saveValueLayer2_V_Clk_A();
    void thread_saveValueLayer2_V_Din_A();
    void thread_saveValueLayer2_V_EN_A();
    void thread_saveValueLayer2_V_Rst_A();
    void thread_saveValueLayer2_V_WEN_A();
    void thread_saveValueLayer3_V_Addr_A();
    void thread_saveValueLayer3_V_Clk_A();
    void thread_saveValueLayer3_V_Din_A();
    void thread_saveValueLayer3_V_EN_A();
    void thread_saveValueLayer3_V_Rst_A();
    void thread_saveValueLayer3_V_WEN_A();
    void thread_tmp_fu_152_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
