// Seed: 3562799882
module module_0;
  always $display(1'b0);
  wire id_1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    output wand  id_2,
    inout  tri0  id_3,
    output logic id_4,
    output wire  id_5,
    output tri0  id_6
);
  assign id_3 = id_0 && (-1'b0);
  initial $display(id_1, id_1, -1);
  tri0 id_8, id_9, id_10;
  wire id_11, id_12;
  wand id_13, id_14;
  assign id_8 = (id_13 && id_3);
  uwire id_15;
  module_0 modCall_1 ();
  assign id_10 = -1;
  wire id_16, id_17, id_18;
  generate
    always
      if (id_15.id_3) begin : LABEL_0
        `define pp_19 0
        id_4 <= 1;
      end else begin : LABEL_0
        id_14 = ~1 - 1;
      end
  endgenerate
endmodule
