

================================================================
== Vivado HLS Report for 'dataflow_in_loop_con'
================================================================
* Date:           Fri May  4 18:52:22 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  854|  854|  855|  855| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |conv_layer1_label8_p_U0  |conv_layer1_label8_p  |  854|  854|  854|  854|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |       16|     17|    2785|   1495|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|     17|    2785|   1495|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      7|       2|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |conv_layer1_label8_p_U0  |conv_layer1_label8_p  |       16|     17|  2785|  1495|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |       16|     17|  2785|  1495|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|filter_0_i_i         |  in |    4|   ap_none  |     filter_0_i_i     |    scalar    |
|filter_0_i_i_ap_vld  |  in |    1|   ap_none  |     filter_0_i_i     |    scalar    |
|output_V_address0    | out |   13|  ap_memory |       output_V       |     array    |
|output_V_ce0         | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0          | out |   24|  ap_memory |       output_V       |     array    |
|output_V_q0          |  in |   24|  ap_memory |       output_V       |     array    |
|output_V_we0         | out |    1|  ap_memory |       output_V       |     array    |
|output_V_address1    | out |   13|  ap_memory |       output_V       |     array    |
|output_V_ce1         | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d1          | out |   24|  ap_memory |       output_V       |     array    |
|output_V_q1          |  in |   24|  ap_memory |       output_V       |     array    |
|output_V_we1         | out |    1|  ap_memory |       output_V       |     array    |
|ap_clk               |  in |    1| ap_ctrl_hs | dataflow_in_loop_con | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | dataflow_in_loop_con | return value |
|ap_done              | out |    1| ap_ctrl_hs | dataflow_in_loop_con | return value |
|ap_start             |  in |    1| ap_ctrl_hs | dataflow_in_loop_con | return value |
|ap_ready             | out |    1| ap_ctrl_hs | dataflow_in_loop_con | return value |
|ap_idle              | out |    1| ap_ctrl_hs | dataflow_in_loop_con | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | dataflow_in_loop_con | return value |
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%filter_0_i_i_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %filter_0_i_i)"
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "call void @conv_layer1_label8_p(i4 %filter_0_i_i_read, [6728 x i24]* %output_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str12) nounwind" [nnet/solution1/nnet.cpp:22]
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "call void @conv_layer1_label8_p(i4 %filter_0_i_i_read, [6728 x i24]* %output_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filter_0_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ image_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
filter_0_i_i_read (read                ) [ 001]
StgValue_5        (specdataflowpipeline) [ 000]
StgValue_6        (call                ) [ 000]
StgValue_7        (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filter_0_i_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_0_i_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_layer1_weights_31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_layer1_weights_29">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_layer1_weights_27">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_layer1_weights_25">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_layer1_weights_23">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_layer1_weights_21">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_layer1_weights_19">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_layer1_weights_17">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_layer1_weights_15">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_layer1_weights_13">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_layer1_weights_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_layer1_weights_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_layer1_weights_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_layer1_weights_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_layer1_weights_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_layer1_weights_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_layer1_bias_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="image_V_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_0"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_label8_p"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="filter_0_i_i_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="4" slack="0"/>
<pin id="53" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_0_i_i_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_conv_layer1_label8_p_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="4" slack="0"/>
<pin id="59" dir="0" index="2" bw="24" slack="0"/>
<pin id="60" dir="0" index="3" bw="19" slack="0"/>
<pin id="61" dir="0" index="4" bw="19" slack="0"/>
<pin id="62" dir="0" index="5" bw="19" slack="0"/>
<pin id="63" dir="0" index="6" bw="19" slack="0"/>
<pin id="64" dir="0" index="7" bw="19" slack="0"/>
<pin id="65" dir="0" index="8" bw="19" slack="0"/>
<pin id="66" dir="0" index="9" bw="19" slack="0"/>
<pin id="67" dir="0" index="10" bw="19" slack="0"/>
<pin id="68" dir="0" index="11" bw="19" slack="0"/>
<pin id="69" dir="0" index="12" bw="19" slack="0"/>
<pin id="70" dir="0" index="13" bw="19" slack="0"/>
<pin id="71" dir="0" index="14" bw="19" slack="0"/>
<pin id="72" dir="0" index="15" bw="19" slack="0"/>
<pin id="73" dir="0" index="16" bw="19" slack="0"/>
<pin id="74" dir="0" index="17" bw="19" slack="0"/>
<pin id="75" dir="0" index="18" bw="19" slack="0"/>
<pin id="76" dir="0" index="19" bw="21" slack="0"/>
<pin id="77" dir="0" index="20" bw="20" slack="0"/>
<pin id="78" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_4/1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="filter_0_i_i_read_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="1"/>
<pin id="102" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_0_i_i_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="40" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="80"><net_src comp="50" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="56" pin=6"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="56" pin=7"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="56" pin=8"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="56" pin=9"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="56" pin=10"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="56" pin=11"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="56" pin=12"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="56" pin=13"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="56" pin=14"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="56" pin=15"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="56" pin=16"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="56" pin=17"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="56" pin=18"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="56" pin=19"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="56" pin=20"/></net>

<net id="103"><net_src comp="50" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="56" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {1 2 }
	Port: conv_layer1_weights_31 | {}
	Port: conv_layer1_weights_29 | {}
	Port: conv_layer1_weights_27 | {}
	Port: conv_layer1_weights_25 | {}
	Port: conv_layer1_weights_23 | {}
	Port: conv_layer1_weights_21 | {}
	Port: conv_layer1_weights_19 | {}
	Port: conv_layer1_weights_17 | {}
	Port: conv_layer1_weights_15 | {}
	Port: conv_layer1_weights_13 | {}
	Port: conv_layer1_weights_11 | {}
	Port: conv_layer1_weights_9 | {}
	Port: conv_layer1_weights_7 | {}
	Port: conv_layer1_weights_5 | {}
	Port: conv_layer1_weights_3 | {}
	Port: conv_layer1_weights_1 | {}
	Port: conv_layer1_bias_V | {}
	Port: image_V_0 | {}
 - Input state : 
	Port: dataflow_in_loop_con : filter_0_i_i | {1 }
	Port: dataflow_in_loop_con : output_V | {}
	Port: dataflow_in_loop_con : conv_layer1_weights_31 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_29 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_27 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_25 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_23 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_21 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_19 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_17 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_15 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_13 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_11 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_9 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_7 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_5 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_3 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_weights_1 | {1 2 }
	Port: dataflow_in_loop_con : conv_layer1_bias_V | {1 2 }
	Port: dataflow_in_loop_con : image_V_0 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_conv_layer1_label8_p_fu_56 |    17   |  60.146 |   2078  |   1339  |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |  filter_0_i_i_read_read_fu_50  |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    17   |  60.146 |   2078  |   1339  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|filter_0_i_i_read_reg_100|    4   |
+-------------------------+--------+
|          Total          |    4   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_conv_layer1_label8_p_fu_56 |  p1  |   2  |   4  |    8   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |    8   ||  1.769  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |   60   |  2078  |  1339  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    4   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |   61   |  2082  |  1348  |
+-----------+--------+--------+--------+--------+
