---
layout: page_course
permalink: "/curriculum-02-sem-4/CO2070/"

title: CO2070 Computer Architecture
semester: Semester 4
course_code: CO2070
course_title: Computer Architecture

credits: 4
type: Core

prerequisites: NULL
aims_and_objectives: "● To provide a strong understanding on the role of microprocessors in computer systems,
and to provide an insight into microprocessor design.."

modules: [{'id': 38, 'course_id': 58, 'topic': 'Computer Architecture', 'description': 'Introduction to computer architecture\nReview of Von Neumann machine concept and computer systems organization, history of\ncomputer technology and current trends.\nPerformance evaluation\nMetrics of computer performance, response time vs throughput, CPU time vs elapsed time,\nclock rate, cycles per instruction, benchmarks, design tradeoffs.\nInstruction Set Architecture\nReview of programmer model and ISA, instruction encoding, operand types (immediate,\nregister, memory), instruction types (data processing, data transfer and flow control), register\nconventions, addressing modes, software interrupts, comparison of CISC and RISC\nprogrammer models.\nCPU organization\nImplementation of the Von Neumann machine using a specified ISA, datapath and control,\nregister file, arithmetic and logic unit, control unit, instruction fetching and decoding,\nexecution of instructions in a single-cycle datapath, timing and clocking, critical path and\nperformance considerations, implementation of a single-cycle CPU using Verilog HDL\nbehavioral modeling.\nPipelined datapath and control\nIntroduction to pipelining and instruction level parallelism, datapath and control in a pipelined\nCPU using specified ISA, pipeline hazards and stalls, hazard mitigation techniques (data\nforwarding, code scheduling, branch prediction), clocking and performance considerations.\nMemory sub-system\nMemory layout, overview of memory technologies, latency and performance, memory\nhierarchy and principles of locality, caching and cache control, data blocks placement and\naddress mapping, write policies, replacement policies, cache performance, multi-level caches,\nvirtual memory and address translation using page tables, page faults, translation look-aside\nbuffer, secondary storage technologies (disk and flash storage).\nInterfacing and I/O\nOverview of interfacing in a computer, bus interconnects (types, signals, synchronization,\narbitration), crossbar switch networks, mesh and grid interconnects, I/O fundamentals,\nprogrammed vs interrupt driven I/O, direct memory access, systems-on-chip.\nMultiprocessor systems\nParallel processing, shared-memory multiprocessors, uniform memory access and symmetric\nmultiprocessors, cache coherence and bus snooping, non-uniform memory access,\ndirectory-based cache coherence, message passing multiprocessors, Flynn’s classification', 'time_allocation': '{"lecture":"29","tutorial":"9","practical":"21","design":"23","assignment":null,"independent_learning":"118"}', 'created_at': '2025-04-23T17:52:14.000000Z', 'updated_at': '2025-04-23T17:52:14.000000Z', 'created_by': 34, 'updated_by': 34}]
textbooks_references: ['David Patterson, John L. Hennessy, Computer Organization and Design: The\nHardware/Software Interface (ARM, MIPS and RISC-V) Editions']

marks: {'practicals': None, 'quizzes': None, 'assignments': 50, 'tutorials': None, 'projects': None, 'participation': None, 'mid_exam': None, 'end_exam': 50}

last_edit: 2025-04-23T17:52:14.000000Z
gh_page: #
faq_page: #

---