#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x6038760f3a10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6038760e2720 .scope module, "tb_viterbi_level0_simple" "tb_viterbi_level0_simple" 3 6;
 .timescale -9 -12;
P_0x6038760f1c60 .param/l "CLOCK_PERIOD" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x6038760f1ca0 .param/l "D" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x6038760f1ce0 .param/l "G0_OCT" 0 3 14, C4<00000111>;
P_0x6038760f1d20 .param/l "G1_OCT" 0 3 15, C4<00000101>;
P_0x6038760f1d60 .param/l "K" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x6038760f1da0 .param/l "L_FRAME" 0 3 18, +C4<00000000000000000000000001000000>;
P_0x6038760f1de0 .param/l "M" 0 3 10, +C4<000000000000000000000000000000010>;
P_0x6038760f1e20 .param/l "NBIT_EXPECTED" 0 3 21, +C4<00000000000000000000000000000111100>;
P_0x6038760f1e60 .param/l "NSYM_FRAME" 0 3 20, +C4<0000000000000000000000000001000010>;
P_0x6038760f1ea0 .param/l "NUM_FRAMES" 0 3 19, +C4<00000000000000000000000000001010>;
P_0x6038760f1ee0 .param/l "S" 0 3 11, +C4<0000000000000000000000000000000100>;
P_0x6038760f1f20 .param/l "WM" 0 3 13, +C4<00000000000000000000000000000110>;
v0x60387611fea0_0 .var/i "accept_count", 31 0;
v0x60387611ffa0_0 .var "clk", 0 0;
v0x603876120060_0 .net "dec_bit", 0 0, L_0x6038761343b0;  1 drivers
v0x603876120100_0 .net "dec_bit_valid", 0 0, L_0x6038761340c0;  1 drivers
v0x6038761201a0_0 .var/i "dec_idx", 31 0;
v0x603876120240 .array "decoded", 59 0, 0 0;
v0x6038761202e0_0 .var/i "errors", 31 0;
v0x603876120380_0 .var "exp_bit", 0 0;
v0x603876120440 .array "expected", 599 0, 0 0;
v0x603876120570_0 .var "force_state0", 0 0;
v0x603876120610_0 .var/i "frame", 31 0;
v0x6038761206f0_0 .var/i "frame_errors", 31 0;
v0x6038761207d0_0 .var/i "i", 31 0;
v0x6038761208b0_0 .var "rst", 0 0;
v0x6038761209e0_0 .var "rx_sym", 1 0;
v0x603876120aa0_0 .net "rx_sym_ready", 0 0, L_0x603876121020;  1 drivers
v0x603876120b40_0 .var "rx_sym_valid", 0 0;
v0x603876120c10_0 .var "sym", 1 0;
v0x603876120cb0_0 .var/i "sym_count", 31 0;
v0x603876120d70_0 .var/i "sym_idx", 31 0;
v0x603876120e50 .array "symbols", 659 0, 1 0;
v0x603876120f10_0 .var/i "total_bits", 31 0;
S_0x6038760ce4a0 .scope module, "dut" "tt_um_viterbi_core" 3 46, 4 3 0, S_0x6038760e2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_sym_valid";
    .port_info 3 /OUTPUT 1 "rx_sym_ready";
    .port_info 4 /INPUT 2 "rx_sym";
    .port_info 5 /OUTPUT 1 "dec_bit_valid";
    .port_info 6 /OUTPUT 1 "dec_bit";
    .port_info 7 /INPUT 1 "force_state0";
P_0x6038760ffba0 .param/l "D" 0 4 5, +C4<00000000000000000000000000000110>;
P_0x6038760ffbe0 .param/l "G0_OCT" 0 4 7, +C4<00000000000000000000000000000111>;
P_0x6038760ffc20 .param/l "G1_OCT" 0 4 8, +C4<00000000000000000000000000000101>;
P_0x6038760ffc60 .param/l "K" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x6038760ffca0 .param/l "M" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x6038760ffce0 .param/l "MSB_MASK" 1 4 206, C4<10>;
P_0x6038760ffd20 .param/l "S" 1 4 27, +C4<00000000000000000000000000000100>;
P_0x6038760ffd60 .param/l "TRACE_ADDR_W" 1 4 29, +C4<00000000000000000000000000000011>;
P_0x6038760ffda0 .param/l "Wb" 1 4 28, +C4<00000000000000000000000000000010>;
P_0x6038760ffde0 .param/l "Wm" 0 4 6, +C4<00000000000000000000000000000110>;
enum0x60387603a180 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SWEEP" 2'b01,
   "ST_COMMIT" 2'b10,
   "ST_TRACE" 2'b11
 ;
L_0x6038760de320 .functor AND 1, v0x603876120b40_0, L_0x603876121020, C4<1>, C4<1>;
L_0x6038760917c0 .functor BUFZ 2, L_0x603876131990, C4<00>, C4<00>, C4<00>;
L_0x75e921878210 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
L_0x603876091680 .functor OR 2, L_0x603876131990, L_0x75e921878210, C4<00>, C4<00>;
L_0x603876132cd0 .functor BUFZ 3, L_0x603876133af0, C4<000>, C4<000>, C4<000>;
L_0x603876133a80 .functor BUFZ 2, L_0x603876133750, C4<00>, C4<00>, C4<00>;
L_0x6038761340c0 .functor BUFZ 1, v0x60387611b890_0, C4<0>, C4<0>, C4<0>;
L_0x6038761343b0 .functor BUFZ 1, v0x60387611b7d0_0, C4<0>, C4<0>, C4<0>;
L_0x75e921878018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60387611c590_0 .net/2u *"_ivl_0", 1 0, L_0x75e921878018;  1 drivers
L_0x75e9218780a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x60387611c690_0 .net/2u *"_ivl_10", 31 0, L_0x75e9218780a8;  1 drivers
L_0x75e9218780f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60387611c770_0 .net/2u *"_ivl_14", 1 0, L_0x75e9218780f0;  1 drivers
L_0x75e921878138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x60387611c860_0 .net/2u *"_ivl_18", 1 0, L_0x75e921878138;  1 drivers
L_0x75e921878180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x60387611c940_0 .net/2u *"_ivl_22", 1 0, L_0x75e921878180;  1 drivers
v0x60387611ca70_0 .net *"_ivl_28", 0 0, L_0x6038761318f0;  1 drivers
L_0x75e9218781c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60387611cb50_0 .net *"_ivl_30", 0 0, L_0x75e9218781c8;  1 drivers
v0x60387611cc30_0 .net/2u *"_ivl_34", 1 0, L_0x75e921878210;  1 drivers
L_0x75e9218784e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60387611cd10_0 .net/2u *"_ivl_40", 1 0, L_0x75e9218784e0;  1 drivers
L_0x75e921878528 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60387611cdf0_0 .net/2u *"_ivl_44", 2 0, L_0x75e921878528;  1 drivers
v0x60387611ced0_0 .net *"_ivl_46", 0 0, L_0x603876133850;  1 drivers
L_0x75e921878570 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x60387611cf90_0 .net/2u *"_ivl_48", 2 0, L_0x75e921878570;  1 drivers
L_0x75e9218785b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60387611d070_0 .net/2u *"_ivl_50", 2 0, L_0x75e9218785b8;  1 drivers
v0x60387611d150_0 .net *"_ivl_52", 2 0, L_0x603876133990;  1 drivers
L_0x75e921878600 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x60387611d230_0 .net/2u *"_ivl_56", 1 0, L_0x75e921878600;  1 drivers
v0x60387611d310_0 .net *"_ivl_6", 31 0, L_0x603876121130;  1 drivers
L_0x75e921878060 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60387611d3f0_0 .net *"_ivl_9", 29 0, L_0x75e921878060;  1 drivers
v0x60387611d5e0_0 .net "accept_sym", 0 0, L_0x6038760de320;  1 drivers
v0x60387611d6a0_0 .net "base_pred", 1 0, L_0x603876131990;  1 drivers
v0x60387611d780_0 .var "best_metric", 5 0;
v0x60387611d860_0 .var "best_state", 1 0;
v0x60387611d940_0 .net "bit_in", 0 0, L_0x603876131bc0;  1 drivers
v0x60387611d9e0_0 .net "bm0", 1 0, L_0x6038761327f0;  1 drivers
v0x60387611daf0_0 .net "bm1", 1 0, L_0x603876132950;  1 drivers
v0x60387611dc00_0 .net "clk", 0 0, v0x60387611ffa0_0;  1 drivers
v0x60387611dca0_0 .var/i "dbg_accepts", 31 0;
v0x60387611dd80_0 .var/i "dbg_commits", 31 0;
v0x60387611de60_0 .net "dec_bit", 0 0, L_0x6038761343b0;  alias, 1 drivers
v0x60387611df20_0 .net "dec_bit_valid", 0 0, L_0x6038761340c0;  alias, 1 drivers
v0x60387611dfe0_0 .net "exp0", 1 0, v0x6038761176f0_0;  1 drivers
v0x60387611e0a0_0 .net "exp1", 1 0, v0x6038761181f0_0;  1 drivers
v0x60387611e160_0 .net "force_state0", 0 0, v0x603876120570_0;  1 drivers
v0x60387611e200_0 .var "init_frame_pulse", 0 0;
v0x60387611e2a0_0 .var "init_pending", 0 0;
v0x60387611e340_0 .net "last_idx", 0 0, L_0x603876131300;  1 drivers
v0x60387611e3e0_0 .net "p0", 1 0, L_0x6038760917c0;  1 drivers
v0x60387611e4f0_0 .net "p1", 1 0, L_0x603876091680;  1 drivers
v0x60387611e600_0 .net "pm0", 5 0, v0x603876119190_0;  1 drivers
v0x60387611e710_0 .net "pm1", 5 0, v0x603876119260_0;  1 drivers
v0x60387611e820_0 .net "pm_out", 5 0, L_0x603876133280;  1 drivers
v0x60387611e930_0 .net "pm_wr_en", 0 0, L_0x603876131470;  1 drivers
v0x60387611e9d0_0 .net "prev_bank_sel", 0 0, v0x603876118f40_0;  1 drivers
v0x60387611ea70_0 .net "rst", 0 0, v0x6038761208b0_0;  1 drivers
v0x60387611eb10_0 .net "rx_sym", 1 0, v0x6038761209e0_0;  1 drivers
v0x60387611ebb0_0 .var "rx_sym_q", 1 0;
v0x60387611ec70_0 .net "rx_sym_ready", 0 0, L_0x603876121020;  alias, 1 drivers
v0x60387611ed30_0 .net "rx_sym_valid", 0 0, v0x603876120b40_0;  1 drivers
v0x60387611edf0_0 .net "s_end_mux", 1 0, L_0x603876133750;  1 drivers
v0x60387611eed0_0 .var "s_end_state", 1 0;
v0x60387611efb0_0 .var "state", 1 0;
v0x60387611f090_0 .var "state_next", 1 0;
v0x60387611f170_0 .var "surv_row", 3 0;
v0x60387611f230_0 .net "surv_row_time", 2 0, L_0x603876133af0;  1 drivers
v0x60387611f2f0_0 .net "surv_sel", 0 0, L_0x6038761330f0;  1 drivers
v0x60387611f390_0 .net "surv_wr_en", 0 0, L_0x603876131680;  1 drivers
v0x60387611f430_0 .net "surv_wr_ptr", 2 0, v0x60387611a7c0_0;  1 drivers
v0x60387611f4d0_0 .net "swap_banks", 0 0, L_0x6038761317c0;  1 drivers
v0x60387611f570_0 .var "sweep_idx", 1 0;
v0x60387611f640_0 .net "tb_busy", 0 0, v0x60387611b620_0;  1 drivers
v0x60387611f710_0 .net "tb_dec_bit", 0 0, v0x60387611b7d0_0;  1 drivers
v0x60387611f7e0_0 .net "tb_dec_valid", 0 0, v0x60387611b890_0;  1 drivers
v0x60387611f8b0_0 .net "tb_start", 0 0, L_0x603876133c80;  1 drivers
v0x60387611f980_0 .net "tb_start_state", 1 0, L_0x603876133a80;  1 drivers
v0x60387611fa50_0 .net "tb_start_time", 2 0, L_0x603876132cd0;  1 drivers
v0x60387611fb20_0 .net "tb_state", 1 0, v0x60387611c250_0;  1 drivers
v0x60387611fc10_0 .net "tb_time", 2 0, v0x60387611c3b0_0;  1 drivers
v0x60387611fd00_0 .net "trace_surv_bit", 0 0, L_0x603876133660;  1 drivers
E_0x603876078470 .event anyedge, v0x60387611efb0_0, v0x60387611d5e0_0, v0x60387611e340_0, v0x60387611b620_0;
L_0x603876121020 .cmp/eq 2, v0x60387611efb0_0, L_0x75e921878018;
L_0x603876121130 .concat [ 2 30 0 0], v0x60387611f570_0, L_0x75e921878060;
L_0x603876131300 .cmp/eq 32, L_0x603876121130, L_0x75e9218780a8;
L_0x603876131470 .cmp/eq 2, v0x60387611efb0_0, L_0x75e9218780f0;
L_0x603876131680 .cmp/eq 2, v0x60387611efb0_0, L_0x75e921878138;
L_0x6038761317c0 .cmp/eq 2, v0x60387611efb0_0, L_0x75e921878180;
L_0x6038761318f0 .part v0x60387611f570_0, 1, 1;
L_0x603876131990 .concat [ 1 1 0 0], L_0x6038761318f0, L_0x75e9218781c8;
L_0x603876131bc0 .part v0x60387611f570_0, 0, 1;
L_0x603876133750 .functor MUXZ 2, v0x60387611eed0_0, L_0x75e9218784e0, v0x603876120570_0, C4<>;
L_0x603876133850 .cmp/eq 3, v0x60387611a7c0_0, L_0x75e921878528;
L_0x603876133990 .arith/sub 3, v0x60387611a7c0_0, L_0x75e9218785b8;
L_0x603876133af0 .functor MUXZ 3, L_0x603876133990, L_0x75e921878570, L_0x603876133850, C4<>;
L_0x603876133c80 .cmp/eq 2, v0x60387611efb0_0, L_0x75e921878600;
S_0x6038760e89c0 .scope module, "acs" "acs_core" 4 248, 5 1 0, S_0x6038760ce4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "pm0";
    .port_info 1 /INPUT 6 "pm1";
    .port_info 2 /INPUT 2 "bm0";
    .port_info 3 /INPUT 2 "bm1";
    .port_info 4 /OUTPUT 6 "pm_out";
    .port_info 5 /OUTPUT 1 "surv";
P_0x6038760ff7d0 .param/l "Wb" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x6038760ff810 .param/l "Wm" 0 5 2, +C4<00000000000000000000000000000110>;
L_0x75e921878378 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6038760eded0_0 .net/2u *"_ivl_0", 2 0, L_0x75e921878378;  1 drivers
L_0x75e921878408 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6038760ee6b0_0 .net/2u *"_ivl_10", 2 0, L_0x75e921878408;  1 drivers
v0x6038760ee750_0 .net *"_ivl_12", 4 0, L_0x603876132d90;  1 drivers
v0x6038760ef1a0_0 .net *"_ivl_14", 5 0, L_0x603876132ec0;  1 drivers
L_0x75e921878450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6038760ef270_0 .net *"_ivl_17", 0 0, L_0x75e921878450;  1 drivers
v0x6038760dfa80_0 .net *"_ivl_2", 4 0, L_0x6038761329c0;  1 drivers
v0x603876114520_0 .net *"_ivl_4", 5 0, L_0x603876132af0;  1 drivers
L_0x75e9218783c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x603876114600_0 .net *"_ivl_7", 0 0, L_0x75e9218783c0;  1 drivers
v0x6038761146e0_0 .net "bm0", 1 0, L_0x6038761327f0;  alias, 1 drivers
v0x6038761147c0_0 .net "bm1", 1 0, L_0x603876132950;  alias, 1 drivers
v0x6038761148a0_0 .net "metric0", 5 0, L_0x603876132c30;  1 drivers
v0x603876114980_0 .net "metric1", 5 0, L_0x603876133000;  1 drivers
v0x603876114a60_0 .net "pm0", 5 0, v0x603876119190_0;  alias, 1 drivers
v0x603876114b40_0 .net "pm1", 5 0, v0x603876119260_0;  alias, 1 drivers
v0x603876114c20_0 .net "pm_out", 5 0, L_0x603876133280;  alias, 1 drivers
v0x603876114d00_0 .net "surv", 0 0, L_0x6038761330f0;  alias, 1 drivers
L_0x6038761329c0 .concat [ 2 3 0 0], L_0x6038761327f0, L_0x75e921878378;
L_0x603876132af0 .concat [ 5 1 0 0], L_0x6038761329c0, L_0x75e9218783c0;
L_0x603876132c30 .arith/sum 6, v0x603876119190_0, L_0x603876132af0;
L_0x603876132d90 .concat [ 2 3 0 0], L_0x603876132950, L_0x75e921878408;
L_0x603876132ec0 .concat [ 5 1 0 0], L_0x603876132d90, L_0x75e921878450;
L_0x603876133000 .arith/sum 6, v0x603876119260_0, L_0x603876132ec0;
L_0x6038761330f0 .cmp/gt 6, L_0x603876132c30, L_0x603876133000;
L_0x603876133280 .functor MUXZ 6, L_0x603876132c30, L_0x603876133000, L_0x6038761330f0, C4<>;
S_0x603876114e80 .scope module, "branch_metric_hd" "branch_metric" 4 237, 6 3 0, S_0x6038760ce4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "rx_sym";
    .port_info 1 /INPUT 2 "exp_sym0";
    .port_info 2 /INPUT 2 "exp_sym1";
    .port_info 3 /OUTPUT 2 "bm0";
    .port_info 4 /OUTPUT 2 "bm1";
P_0x603876115030 .param/l "Wb" 0 6 4, +C4<00000000000000000000000000000010>;
L_0x6038761327f0 .functor BUFZ 2, L_0x603876132170, C4<00>, C4<00>, C4<00>;
L_0x603876132950 .functor BUFZ 2, L_0x603876132750, C4<00>, C4<00>, C4<00>;
v0x6038761168c0_0 .net "bm0", 1 0, L_0x6038761327f0;  alias, 1 drivers
v0x6038761169b0_0 .net "bm0_raw", 1 0, L_0x603876132170;  1 drivers
v0x603876116a80_0 .net "bm1", 1 0, L_0x603876132950;  alias, 1 drivers
v0x603876116b80_0 .net "bm1_raw", 1 0, L_0x603876132750;  1 drivers
v0x603876116c50_0 .net "exp_sym0", 1 0, v0x6038761176f0_0;  alias, 1 drivers
v0x603876116cf0_0 .net "exp_sym1", 1 0, v0x6038761181f0_0;  alias, 1 drivers
v0x603876116dc0_0 .net "rx_sym", 1 0, v0x60387611ebb0_0;  1 drivers
S_0x603876115180 .scope module, "ham0" "ham2" 6 16, 7 1 0, S_0x603876114e80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x603876090b70 .functor XOR 2, v0x60387611ebb0_0, v0x6038761176f0_0, C4<00>, C4<00>;
v0x6038761153d0_0 .net *"_ivl_11", 0 0, L_0x603876131fe0;  1 drivers
v0x6038761154d0_0 .net *"_ivl_12", 1 0, L_0x603876132080;  1 drivers
L_0x75e921878258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6038761155b0_0 .net/2u *"_ivl_2", 0 0, L_0x75e921878258;  1 drivers
v0x6038761156a0_0 .net *"_ivl_5", 0 0, L_0x603876131ea0;  1 drivers
v0x603876115780_0 .net *"_ivl_6", 1 0, L_0x603876131f40;  1 drivers
L_0x75e9218782a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6038761158b0_0 .net/2u *"_ivl_8", 0 0, L_0x75e9218782a0;  1 drivers
v0x603876115990_0 .net "a", 1 0, v0x60387611ebb0_0;  alias, 1 drivers
v0x603876115a70_0 .net "b", 1 0, v0x6038761176f0_0;  alias, 1 drivers
v0x603876115b50_0 .net "c", 1 0, L_0x603876132170;  alias, 1 drivers
v0x603876115c30_0 .net "x", 1 0, L_0x603876090b70;  1 drivers
L_0x603876131ea0 .part L_0x603876090b70, 1, 1;
L_0x603876131f40 .concat [ 1 1 0 0], L_0x603876131ea0, L_0x75e921878258;
L_0x603876131fe0 .part L_0x603876090b70, 0, 1;
L_0x603876132080 .concat [ 1 1 0 0], L_0x603876131fe0, L_0x75e9218782a0;
L_0x603876132170 .arith/sum 2, L_0x603876131f40, L_0x603876132080;
S_0x603876115d90 .scope module, "ham1" "ham2" 6 22, 7 1 0, S_0x603876114e80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x60387607e630 .functor XOR 2, v0x60387611ebb0_0, v0x6038761181f0_0, C4<00>, C4<00>;
v0x603876115f70_0 .net *"_ivl_11", 0 0, L_0x603876132570;  1 drivers
v0x603876116070_0 .net *"_ivl_12", 1 0, L_0x603876132610;  1 drivers
L_0x75e9218782e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x603876116150_0 .net/2u *"_ivl_2", 0 0, L_0x75e9218782e8;  1 drivers
v0x603876116210_0 .net *"_ivl_5", 0 0, L_0x603876132390;  1 drivers
v0x6038761162f0_0 .net *"_ivl_6", 1 0, L_0x603876132430;  1 drivers
L_0x75e921878330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x603876116420_0 .net/2u *"_ivl_8", 0 0, L_0x75e921878330;  1 drivers
v0x603876116500_0 .net "a", 1 0, v0x60387611ebb0_0;  alias, 1 drivers
v0x6038761165c0_0 .net "b", 1 0, v0x6038761181f0_0;  alias, 1 drivers
v0x603876116680_0 .net "c", 1 0, L_0x603876132750;  alias, 1 drivers
v0x603876116760_0 .net "x", 1 0, L_0x60387607e630;  1 drivers
L_0x603876132390 .part L_0x60387607e630, 1, 1;
L_0x603876132430 .concat [ 1 1 0 0], L_0x603876132390, L_0x75e9218782e8;
L_0x603876132570 .part L_0x60387607e630, 0, 1;
L_0x603876132610 .concat [ 1 1 0 0], L_0x603876132570, L_0x75e921878330;
L_0x603876132750 .arith/sum 2, L_0x603876132430, L_0x603876132610;
S_0x603876116f30 .scope module, "expect0" "expected_bits" 4 219, 8 16 0, S_0x6038760ce4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x603876117110 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x603876117150 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x603876117190 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x6038761171d0 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x603876117210 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x603876117250 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0x603876117610_0 .net "b", 0 0, L_0x603876131bc0;  alias, 1 drivers
v0x6038761176f0_0 .var "expected", 1 0;
v0x603876117800_0 .net "pred", 1 0, L_0x6038760917c0;  alias, 1 drivers
v0x6038761178c0_0 .var "reg_vec", 2 0;
E_0x6038760787b0 .event anyedge, v0x603876117800_0, v0x603876117610_0, v0x6038761178c0_0;
S_0x603876117a20 .scope module, "expect1" "expected_bits" 4 229, 8 16 0, S_0x6038760ce4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x603876117c00 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x603876117c40 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x603876117c80 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x603876117cc0 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x603876117d00 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x603876117d40 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0x603876118100_0 .net "b", 0 0, L_0x603876131bc0;  alias, 1 drivers
v0x6038761181f0_0 .var "expected", 1 0;
v0x6038761182e0_0 .net "pred", 1 0, L_0x603876091680;  alias, 1 drivers
v0x6038761183a0_0 .var "reg_vec", 2 0;
E_0x603876038c30 .event anyedge, v0x6038761182e0_0, v0x603876117610_0, v0x6038761183a0_0;
S_0x603876118500 .scope module, "pm_buffer" "pm_bank" 4 260, 9 1 0, S_0x6038760ce4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init_frame";
    .port_info 3 /INPUT 2 "rd_idx0";
    .port_info 4 /INPUT 2 "rd_idx1";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 2 "wr_idx";
    .port_info 7 /INPUT 6 "wr_pm";
    .port_info 8 /INPUT 1 "swap_banks";
    .port_info 9 /OUTPUT 6 "rd_pm0";
    .port_info 10 /OUTPUT 6 "rd_pm1";
    .port_info 11 /OUTPUT 1 "prev_A";
P_0x6038760f0280 .param/l "K" 0 9 2, +C4<00000000000000000000000000000011>;
P_0x6038760f02c0 .param/l "M" 0 9 3, +C4<000000000000000000000000000000010>;
P_0x6038760f0300 .param/l "S" 0 9 4, +C4<0000000000000000000000000000000100>;
P_0x6038760f0340 .param/l "Wm" 0 9 5, +C4<00000000000000000000000000000110>;
v0x603876118980 .array "bank0", 3 0, 5 0;
v0x603876118b10 .array "bank1", 3 0, 5 0;
v0x603876118c80_0 .net "clk", 0 0, v0x60387611ffa0_0;  alias, 1 drivers
v0x603876118d50_0 .var/i "i", 31 0;
v0x603876118e30_0 .net "init_frame", 0 0, v0x60387611e200_0;  1 drivers
v0x603876118f40_0 .var "prev_A", 0 0;
v0x603876119000_0 .net "rd_idx0", 1 0, L_0x6038760917c0;  alias, 1 drivers
v0x6038761190c0_0 .net "rd_idx1", 1 0, L_0x603876091680;  alias, 1 drivers
v0x603876119190_0 .var "rd_pm0", 5 0;
v0x603876119260_0 .var "rd_pm1", 5 0;
v0x603876119330_0 .net "rst", 0 0, v0x6038761208b0_0;  alias, 1 drivers
v0x6038761193d0_0 .net "swap_banks", 0 0, L_0x6038761317c0;  alias, 1 drivers
v0x603876119490_0 .net "wr_en", 0 0, L_0x603876131470;  alias, 1 drivers
v0x603876119550_0 .net "wr_idx", 1 0, v0x60387611f570_0;  1 drivers
v0x603876119630_0 .net "wr_pm", 5 0, L_0x603876133280;  alias, 1 drivers
E_0x6038760ff610 .event posedge, v0x603876118c80_0;
v0x603876118980_0 .array/port v0x603876118980, 0;
v0x603876118980_1 .array/port v0x603876118980, 1;
E_0x6038760fea90/0 .event anyedge, v0x603876118f40_0, v0x603876117800_0, v0x603876118980_0, v0x603876118980_1;
v0x603876118980_2 .array/port v0x603876118980, 2;
v0x603876118980_3 .array/port v0x603876118980, 3;
v0x603876118b10_0 .array/port v0x603876118b10, 0;
E_0x6038760fea90/1 .event anyedge, v0x603876118980_2, v0x603876118980_3, v0x6038761182e0_0, v0x603876118b10_0;
v0x603876118b10_1 .array/port v0x603876118b10, 1;
v0x603876118b10_2 .array/port v0x603876118b10, 2;
v0x603876118b10_3 .array/port v0x603876118b10, 3;
E_0x6038760fea90/2 .event anyedge, v0x603876118b10_1, v0x603876118b10_2, v0x603876118b10_3;
E_0x6038760fea90 .event/or E_0x6038760fea90/0, E_0x6038760fea90/1, E_0x6038760fea90/2;
S_0x603876119880 .scope module, "surv_mem" "survivor_mem" 4 279, 10 1 0, S_0x6038760ce4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 4 "surv_row";
    .port_info 4 /OUTPUT 3 "wr_ptr";
    .port_info 5 /INPUT 2 "rd_state";
    .port_info 6 /INPUT 3 "rd_time";
    .port_info 7 /OUTPUT 1 "surv_bit";
P_0x6038760f5260 .param/l "D" 0 10 6, +C4<00000000000000000000000000000110>;
P_0x6038760f52a0 .param/l "K" 0 10 2, +C4<00000000000000000000000000000011>;
P_0x6038760f52e0 .param/l "M" 0 10 3, +C4<000000000000000000000000000000010>;
P_0x6038760f5320 .param/l "S" 0 10 4, +C4<0000000000000000000000000000000100>;
P_0x6038760f5360 .param/l "Wm" 0 10 5, +C4<00000000000000000000000000000110>;
v0x603876119db0_0 .net *"_ivl_0", 3 0, L_0x603876133370;  1 drivers
v0x603876119eb0_0 .net *"_ivl_2", 3 0, L_0x603876133410;  1 drivers
L_0x75e921878498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x603876119f90_0 .net *"_ivl_5", 0 0, L_0x75e921878498;  1 drivers
v0x60387611a080_0 .net "clk", 0 0, v0x60387611ffa0_0;  alias, 1 drivers
v0x60387611a150_0 .var/i "i", 31 0;
v0x60387611a260 .array "mem", 5 0, 3 0;
v0x60387611a320_0 .net "rd_state", 1 0, v0x60387611c250_0;  alias, 1 drivers
v0x60387611a400_0 .net "rd_time", 2 0, v0x60387611c3b0_0;  alias, 1 drivers
v0x60387611a4e0_0 .net "rst", 0 0, v0x6038761208b0_0;  alias, 1 drivers
v0x60387611a580_0 .net "surv_bit", 0 0, L_0x603876133660;  alias, 1 drivers
v0x60387611a620_0 .net "surv_row", 3 0, v0x60387611f170_0;  1 drivers
v0x60387611a700_0 .net "wr_en", 0 0, L_0x603876131680;  alias, 1 drivers
v0x60387611a7c0_0 .var "wr_ptr", 2 0;
L_0x603876133370 .array/port v0x60387611a260, L_0x603876133410;
L_0x603876133410 .concat [ 3 1 0 0], v0x60387611c3b0_0, L_0x75e921878498;
L_0x603876133660 .part/v L_0x603876133370, v0x60387611c250_0, 1;
S_0x60387611a9a0 .scope module, "tb_core" "traceback_v2" 4 303, 11 3 0, S_0x6038760ce4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "start_time";
    .port_info 4 /INPUT 2 "start_state";
    .port_info 5 /INPUT 1 "force_state0";
    .port_info 6 /OUTPUT 3 "tb_time";
    .port_info 7 /OUTPUT 2 "tb_state";
    .port_info 8 /INPUT 1 "tb_surv_bit";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "dec_bit_valid";
    .port_info 11 /OUTPUT 1 "dec_bit";
P_0x60387611ab30 .param/l "COUNT_W" 1 11 26, +C4<00000000000000000000000000000011>;
P_0x60387611ab70 .param/l "D" 0 11 6, +C4<00000000000000000000000000000110>;
P_0x60387611abb0 .param/l "K" 0 11 4, +C4<00000000000000000000000000000111>;
P_0x60387611abf0 .param/l "M" 0 11 5, +C4<00000000000000000000000000000010>;
P_0x60387611ac30 .param/l "TIME_W" 1 11 25, +C4<00000000000000000000000000000011>;
enum0x6038760b3d60 .enum4 (2)
   "TB_IDLE" 2'b00,
   "TB_PRIME" 2'b01,
   "TB_RUN" 2'b10
 ;
L_0x75e921878648 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60387611b160_0 .net/2u *"_ivl_0", 2 0, L_0x75e921878648;  1 drivers
v0x60387611b260_0 .net *"_ivl_2", 0 0, L_0x603876133f80;  1 drivers
L_0x75e921878690 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x60387611b320_0 .net/2u *"_ivl_4", 2 0, L_0x75e921878690;  1 drivers
L_0x75e9218786d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60387611b410_0 .net/2u *"_ivl_6", 2 0, L_0x75e9218786d8;  1 drivers
v0x60387611b4f0_0 .net *"_ivl_8", 2 0, L_0x603876134020;  1 drivers
v0x60387611b620_0 .var "busy", 0 0;
v0x60387611b6e0_0 .net "clk", 0 0, v0x60387611ffa0_0;  alias, 1 drivers
v0x60387611b7d0_0 .var "dec_bit", 0 0;
v0x60387611b890_0 .var "dec_bit_valid", 0 0;
v0x60387611b950_0 .var "depth", 2 0;
v0x60387611ba30_0 .var/i "done_count", 31 0;
v0x60387611bb10_0 .net "force_state0", 0 0, v0x603876120570_0;  alias, 1 drivers
v0x60387611bbd0_0 .net "prev_time", 2 0, L_0x603876134180;  1 drivers
v0x60387611bcb0_0 .net "rst", 0 0, v0x6038761208b0_0;  alias, 1 drivers
v0x60387611bd50_0 .net "start", 0 0, L_0x603876133c80;  alias, 1 drivers
v0x60387611be10_0 .var/i "start_count", 31 0;
v0x60387611bef0_0 .net "start_state", 1 0, L_0x603876133a80;  alias, 1 drivers
v0x60387611bfd0_0 .net "start_time", 2 0, L_0x603876132cd0;  alias, 1 drivers
v0x60387611c0b0_0 .var "surv_bit_q", 0 0;
v0x60387611c170_0 .var "tb_fsm", 1 0;
v0x60387611c250_0 .var "tb_state", 1 0;
v0x60387611c310_0 .net "tb_surv_bit", 0 0, L_0x603876133660;  alias, 1 drivers
v0x60387611c3b0_0 .var "tb_time", 2 0;
E_0x60387611b0c0 .event posedge, v0x603876119330_0, v0x603876118c80_0;
L_0x603876133f80 .cmp/eq 3, v0x60387611c3b0_0, L_0x75e921878648;
L_0x603876134020 .arith/sub 3, v0x60387611c3b0_0, L_0x75e9218786d8;
L_0x603876134180 .functor MUXZ 3, L_0x603876134020, L_0x75e921878690, L_0x603876133f80, C4<>;
    .scope S_0x603876116f30;
T_0 ;
    %wait E_0x6038760787b0;
    %load/vec4 v0x603876117800_0;
    %load/vec4 v0x603876117610_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6038761178c0_0, 0, 3;
    %load/vec4 v0x6038761178c0_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6038761176f0_0, 4, 1;
    %load/vec4 v0x6038761178c0_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6038761176f0_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x603876117a20;
T_1 ;
    %wait E_0x603876038c30;
    %load/vec4 v0x6038761182e0_0;
    %load/vec4 v0x603876118100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6038761183a0_0, 0, 3;
    %load/vec4 v0x6038761183a0_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6038761181f0_0, 4, 1;
    %load/vec4 v0x6038761183a0_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6038761181f0_0, 4, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x603876118500;
T_2 ;
    %wait E_0x6038760fea90;
    %load/vec4 v0x603876118f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x603876119000_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x603876118980, 4;
    %store/vec4 v0x603876119190_0, 0, 6;
    %load/vec4 v0x6038761190c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x603876118980, 4;
    %store/vec4 v0x603876119260_0, 0, 6;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x603876119000_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x603876118b10, 4;
    %store/vec4 v0x603876119190_0, 0, 6;
    %load/vec4 v0x6038761190c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x603876118b10, 4;
    %store/vec4 v0x603876119260_0, 0, 6;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x603876118500;
T_3 ;
    %wait E_0x6038760ff610;
    %load/vec4 v0x603876119330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x603876118d50_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x603876118d50_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x603876118d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x603876118980, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x603876118d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x603876118b10, 0, 4;
    %load/vec4 v0x603876118d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x603876118d50_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x603876118f40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x603876118e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x603876118f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x603876118b10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x603876118d50_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x603876118d50_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_3.9, 5;
    %pushi/vec4 63, 0, 6;
    %ix/getv/s 3, v0x603876118d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x603876118b10, 0, 4;
    %load/vec4 v0x603876118d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x603876118d50_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x603876118980, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x603876118d50_0, 0, 32;
T_3.10 ;
    %load/vec4 v0x603876118d50_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_3.11, 5;
    %pushi/vec4 63, 0, 6;
    %ix/getv/s 3, v0x603876118d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x603876118980, 0, 4;
    %load/vec4 v0x603876118d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x603876118d50_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
T_3.7 ;
T_3.4 ;
    %load/vec4 v0x603876119490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x603876118f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x603876119630_0;
    %load/vec4 v0x603876119550_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x603876118b10, 0, 4;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x603876119630_0;
    %load/vec4 v0x603876119550_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x603876118980, 0, 4;
T_3.15 ;
T_3.12 ;
    %load/vec4 v0x6038761193d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x603876118f40_0;
    %inv;
    %assign/vec4 v0x603876118f40_0, 0;
T_3.16 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x603876119880;
T_4 ;
    %wait E_0x6038760ff610;
    %load/vec4 v0x60387611a4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60387611a7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60387611a150_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x60387611a150_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x60387611a150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60387611a260, 0, 4;
    %load/vec4 v0x60387611a150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60387611a150_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60387611a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x60387611a620_0;
    %load/vec4 v0x60387611a7c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60387611a260, 0, 4;
    %load/vec4 v0x60387611a7c0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60387611a7c0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x60387611a7c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x60387611a7c0_0, 0;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x60387611a9a0;
T_5 ;
    %wait E_0x60387611b0c0;
    %load/vec4 v0x60387611bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60387611c170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60387611b620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60387611b950_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60387611c3b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60387611c250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60387611b890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60387611b7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60387611c0b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60387611be10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60387611ba30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60387611b890_0, 0;
    %load/vec4 v0x60387611c310_0;
    %assign/vec4 v0x60387611c0b0_0, 0;
    %load/vec4 v0x60387611c170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60387611c170_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x60387611bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60387611b620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60387611b950_0, 0;
    %load/vec4 v0x60387611bfd0_0;
    %assign/vec4 v0x60387611c3b0_0, 0;
    %load/vec4 v0x60387611bb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %load/vec4 v0x60387611bef0_0;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %assign/vec4 v0x60387611c250_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60387611c170_0, 0;
    %load/vec4 v0x60387611be10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60387611be10_0, 0;
T_5.7 ;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60387611c170_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x60387611c0b0_0;
    %load/vec4 v0x60387611c250_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60387611c250_0, 0;
    %load/vec4 v0x60387611bbd0_0;
    %assign/vec4 v0x60387611c3b0_0, 0;
    %load/vec4 v0x60387611b950_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x60387611b950_0, 0;
    %load/vec4 v0x60387611b950_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.11, 4;
    %load/vec4 v0x60387611c0b0_0;
    %assign/vec4 v0x60387611b7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60387611b890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60387611b620_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60387611c170_0, 0;
    %load/vec4 v0x60387611ba30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60387611ba30_0, 0;
T_5.11 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x60387611a9a0;
T_6 ;
    %vpi_call/w 11 101 "$display", "TRACEBACK_V2 stats: start=%0d done=%0d", v0x60387611be10_0, v0x60387611ba30_0 {0 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x6038760ce4a0;
T_7 ;
    %end;
    .thread T_7;
    .scope S_0x6038760ce4a0;
T_8 ;
    %wait E_0x60387611b0c0;
    %load/vec4 v0x60387611ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60387611efb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60387611dca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60387611dd80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60387611f090_0;
    %assign/vec4 v0x60387611efb0_0, 0;
    %load/vec4 v0x60387611d5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60387611dca0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60387611dca0_0, 0;
T_8.2 ;
    %load/vec4 v0x60387611efb0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x60387611dd80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60387611dd80_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x6038760ce4a0;
T_9 ;
Ewait_0 .event/or E_0x603876078470, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x60387611efb0_0;
    %store/vec4 v0x60387611f090_0, 0, 2;
    %load/vec4 v0x60387611efb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60387611f090_0, 0, 2;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x60387611d5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60387611f090_0, 0, 2;
T_9.6 ;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x60387611e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60387611f090_0, 0, 2;
T_9.8 ;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60387611f090_0, 0, 2;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x60387611f640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60387611f090_0, 0, 2;
T_9.10 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x6038760ce4a0;
T_10 ;
    %wait E_0x60387611b0c0;
    %load/vec4 v0x60387611ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60387611ebb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60387611d5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x60387611eb10_0;
    %assign/vec4 v0x60387611ebb0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x6038760ce4a0;
T_11 ;
    %wait E_0x60387611b0c0;
    %load/vec4 v0x60387611ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60387611f570_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x60387611d5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60387611f570_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x60387611efb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x60387611e340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x60387611f570_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60387611f570_0, 0;
T_11.6 ;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x6038760ce4a0;
T_12 ;
    %wait E_0x60387611b0c0;
    %load/vec4 v0x60387611ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60387611f170_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60387611d5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60387611f170_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x60387611efb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x60387611f2f0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x60387611f570_0;
    %assign/vec4/off/d v0x60387611f170_0, 4, 5;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x6038760ce4a0;
T_13 ;
    %wait E_0x60387611b0c0;
    %load/vec4 v0x60387611ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x60387611d780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60387611d860_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60387611d5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x60387611d780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60387611d860_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x60387611efb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x60387611e820_0;
    %load/vec4 v0x60387611d780_0;
    %cmp/u;
    %jmp/0xz  T_13.6, 5;
    %load/vec4 v0x60387611e820_0;
    %assign/vec4 v0x60387611d780_0, 0;
    %load/vec4 v0x60387611f570_0;
    %assign/vec4 v0x60387611d860_0, 0;
T_13.6 ;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x6038760ce4a0;
T_14 ;
    %wait E_0x60387611b0c0;
    %load/vec4 v0x60387611ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60387611eed0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60387611efb0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x60387611d860_0;
    %assign/vec4 v0x60387611eed0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x6038760ce4a0;
T_15 ;
    %wait E_0x60387611b0c0;
    %load/vec4 v0x60387611ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60387611e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60387611e200_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60387611e200_0, 0;
    %load/vec4 v0x60387611d5e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x60387611e2a0_0;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60387611e200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60387611e2a0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x6038760ce4a0;
T_16 ;
    %vpi_call/w 4 323 "$display", "VITERBI_CORE stats: accepts=%0d commits=%0d", v0x60387611dca0_0, v0x60387611dd80_0 {0 0 0};
    %end;
    .thread T_16, $final;
    .scope S_0x6038760e2720;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60387611ffa0_0, 0, 1;
T_17.0 ;
    %delay 5000, 0;
    %load/vec4 v0x60387611ffa0_0;
    %inv;
    %store/vec4 v0x60387611ffa0_0, 0, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0x6038760e2720;
T_18 ;
    %vpi_call/w 3 84 "$display", "=================================================" {0 0 0};
    %vpi_call/w 3 85 "$display", "Viterbi Decoder Test - Level 0: Noiseless" {0 0 0};
    %vpi_call/w 3 86 "$display", "K=%0d, M=%0d, S=%0d, D=%0d", P_0x6038760f1d60, P_0x6038760f1de0, P_0x6038760f1ee0, P_0x6038760f1ca0 {0 0 0};
    %vpi_call/w 3 87 "$display", "G0=%03o, G1=%03o (octal)", P_0x6038760f1ce0, P_0x6038760f1d20 {0 0 0};
    %vpi_call/w 3 88 "$display", "Frame: %0d bits, %0d symbols", P_0x6038760f1da0, P_0x6038760f1e60 {0 0 0};
    %vpi_call/w 3 89 "$display", "Expected: %0d bits (first %0d dropped)", P_0x6038760f1e20, P_0x6038760f1ca0 {0 0 0};
    %vpi_call/w 3 90 "$display", "=================================================\012" {0 0 0};
    %vpi_call/w 3 93 "$readmemh", "symbols.mem", v0x603876120e50 {0 0 0};
    %vpi_call/w 3 94 "$readmemh", "expected.mem", v0x603876120440 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60387611ffa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6038761208b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x603876120b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x603876120570_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6038761202e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x603876120f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60387611fea0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6038760ff610;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6038761208b0_0, 0, 1;
    %wait E_0x6038760ff610;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x603876120610_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x603876120610_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_18.3, 5;
    %vpi_call/w 3 111 "$display", "Frame %0d:", v0x603876120610_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6038761201a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x603876120cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x603876120d70_0, 0, 32;
T_18.4 ;
    %load/vec4 v0x603876120d70_0;
    %pad/s 34;
    %cmpi/s 66, 0, 34;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v0x603876120610_0;
    %pad/s 34;
    %muli 66, 0, 34;
    %load/vec4 v0x603876120d70_0;
    %pad/s 34;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x603876120e50, 4;
    %store/vec4 v0x603876120c10_0, 0, 2;
T_18.6 ;
    %load/vec4 v0x603876120aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_18.7, 8;
    %wait E_0x6038760ff610;
    %load/vec4 v0x603876120100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.10, 9;
    %load/vec4 v0x6038761201a0_0;
    %pad/s 35;
    %cmpi/s 60, 0, 35;
    %flag_get/vec4 5;
    %and;
T_18.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0x603876120060_0;
    %ix/getv/s 4, v0x6038761201a0_0;
    %store/vec4a v0x603876120240, 4, 0;
    %load/vec4 v0x6038761201a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6038761201a0_0, 0, 32;
T_18.8 ;
    %jmp T_18.6;
T_18.7 ;
    %load/vec4 v0x603876120c10_0;
    %store/vec4 v0x6038761209e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x603876120b40_0, 0, 1;
    %wait E_0x6038760ff610;
    %load/vec4 v0x603876120100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.13, 9;
    %load/vec4 v0x6038761201a0_0;
    %pad/s 35;
    %cmpi/s 60, 0, 35;
    %flag_get/vec4 5;
    %and;
T_18.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %load/vec4 v0x603876120060_0;
    %ix/getv/s 4, v0x6038761201a0_0;
    %store/vec4a v0x603876120240, 4, 0;
    %load/vec4 v0x6038761201a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6038761201a0_0, 0, 32;
T_18.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x603876120b40_0, 0, 1;
    %load/vec4 v0x603876120cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x603876120cb0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x603876120d70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x603876120d70_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %vpi_call/w 3 150 "$display", "  Sent %0d symbols", v0x603876120cb0_0 {0 0 0};
    %pushi/vec4 100, 0, 32;
T_18.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.15, 5;
    %jmp/1 T_18.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x6038760ff610;
    %load/vec4 v0x603876120100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.18, 9;
    %load/vec4 v0x6038761201a0_0;
    %pad/s 35;
    %cmpi/s 60, 0, 35;
    %flag_get/vec4 5;
    %and;
T_18.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %load/vec4 v0x603876120060_0;
    %ix/getv/s 4, v0x6038761201a0_0;
    %store/vec4a v0x603876120240, 4, 0;
    %load/vec4 v0x6038761201a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6038761201a0_0, 0, 32;
T_18.16 ;
    %jmp T_18.14;
T_18.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6038761206f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6038761207d0_0, 0, 32;
T_18.19 ;
    %load/vec4 v0x6038761207d0_0;
    %pad/s 35;
    %cmpi/s 60, 0, 35;
    %jmp/0xz T_18.20, 5;
    %load/vec4 v0x603876120610_0;
    %pad/s 35;
    %muli 60, 0, 35;
    %load/vec4 v0x6038761207d0_0;
    %pad/s 35;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x603876120440, 4;
    %store/vec4 v0x603876120380_0, 0, 1;
    %load/vec4 v0x6038761207d0_0;
    %load/vec4 v0x6038761201a0_0;
    %cmp/s;
    %jmp/0xz  T_18.21, 5;
    %ix/getv/s 4, v0x6038761207d0_0;
    %load/vec4a v0x603876120240, 4;
    %load/vec4 v0x603876120380_0;
    %cmp/ne;
    %jmp/0xz  T_18.23, 6;
    %load/vec4 v0x6038761206f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6038761206f0_0, 0, 32;
    %load/vec4 v0x6038761206f0_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.25, 5;
    %vpi_call/w 3 169 "$display", "  Error at bit %0d: got=%b exp=%b", v0x6038761207d0_0, &A<v0x603876120240, v0x6038761207d0_0 >, v0x603876120380_0 {0 0 0};
T_18.25 ;
T_18.23 ;
    %jmp T_18.22;
T_18.21 ;
    %load/vec4 v0x6038761206f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6038761206f0_0, 0, 32;
    %load/vec4 v0x6038761206f0_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.27, 5;
    %vpi_call/w 3 175 "$display", "  Missing bit %0d (expected=%b)", v0x6038761207d0_0, v0x603876120380_0 {0 0 0};
T_18.27 ;
T_18.22 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x6038761207d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x6038761207d0_0, 0, 32;
    %jmp T_18.19;
T_18.20 ;
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x6038761206f0_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 60, 0, 35;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 180 "$display", "  Decoded %0d bits, %0d errors (%.1f%%)", v0x6038761201a0_0, v0x6038761206f0_0, W<0,r> {0 1 0};
    %load/vec4 v0x6038761202e0_0;
    %load/vec4 v0x6038761206f0_0;
    %add;
    %store/vec4 v0x6038761202e0_0, 0, 32;
    %load/vec4 v0x603876120f10_0;
    %pad/s 35;
    %addi 60, 0, 35;
    %pad/s 32;
    %store/vec4 v0x603876120f10_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x603876120610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x603876120610_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %vpi_call/w 3 188 "$display", "\012=================================================" {0 0 0};
    %vpi_call/w 3 189 "$display", "LEVEL 0 Complete" {0 0 0};
    %vpi_call/w 3 190 "$display", "Total errors: %0d / %0d bits", v0x6038761202e0_0, v0x603876120f10_0 {0 0 0};
    %pushi/real 1073741824, 4066; load=1.00000
    %load/vec4 v0x6038761202e0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x603876120f10_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 3 191 "$display", "BER: %.6f", W<0,r> {0 1 0};
    %load/vec4 v0x6038761202e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.29, 4;
    %vpi_call/w 3 194 "$display", "*** PASS - Perfect decoding! ***" {0 0 0};
    %jmp T_18.30;
T_18.29 ;
    %vpi_call/w 3 196 "$display", "*** FAIL ***" {0 0 0};
T_18.30 ;
    %vpi_call/w 3 198 "$display", "=================================================" {0 0 0};
    %vpi_call/w 3 200 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x6038760e2720;
T_19 ;
    %wait E_0x6038760ff610;
    %load/vec4 v0x603876120b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x603876120aa0_0;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x60387611fea0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60387611fea0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x6038760e2720;
T_20 ;
    %vpi_call/w 3 210 "$display", "TB accepts: %0d", v0x60387611fea0_0 {0 0 0};
    %end;
    .thread T_20, $final;
    .scope S_0x6038760e2720;
T_21 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 216 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 217 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./tb_viterbi_level0_simple.v";
    "../src/viterbi_core.v";
    "../src/acs_core.v";
    "../src/branch_metric.v";
    "../src/ham2.v";
    "../src/expected_bits.v";
    "../src/pm_bank.v";
    "../src/survivor_mem.v";
    "../src/traceback_v2.v";
