
Fan_Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000245a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000012a  00800060  0000245a  000024ee  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000001  0080018a  0080018a  00002618  2**0
                  ALLOC
  3 .stab         0000249c  00000000  00000000  00002618  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001866  00000000  00000000  00004ab4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000631a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  000064ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  000066ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  00008ab7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  00009e3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000b014  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000b4ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000be38  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e5       	ldi	r30, 0x5A	; 90
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 38       	cpi	r26, 0x8A	; 138
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	aa e8       	ldi	r26, 0x8A	; 138
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ab 38       	cpi	r26, 0x8B	; 139
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 28 11 	call	0x2250	; 0x2250 <main>
      8a:	0c 94 2b 12 	jmp	0x2456	; 0x2456 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 af 11 	jmp	0x235e	; 0x235e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a1 e8       	ldi	r26, 0x81	; 129
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 cb 11 	jmp	0x2396	; 0x2396 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 bb 11 	jmp	0x2376	; 0x2376 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 d7 11 	jmp	0x23ae	; 0x23ae <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 bb 11 	jmp	0x2376	; 0x2376 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 d7 11 	jmp	0x23ae	; 0x23ae <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 af 11 	jmp	0x235e	; 0x235e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	81 e8       	ldi	r24, 0x81	; 129
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 cb 11 	jmp	0x2396	; 0x2396 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 b7 11 	jmp	0x236e	; 0x236e <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	61 e8       	ldi	r22, 0x81	; 129
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 d3 11 	jmp	0x23a6	; 0x23a6 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 bb 11 	jmp	0x2376	; 0x2376 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 d7 11 	jmp	0x23ae	; 0x23ae <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 bb 11 	jmp	0x2376	; 0x2376 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 d7 11 	jmp	0x23ae	; 0x23ae <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 bb 11 	jmp	0x2376	; 0x2376 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__ltsf2+0x56>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__ltsf2+0x56>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__ltsf2+0x58>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 d7 11 	jmp	0x23ae	; 0x23ae <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 bf 11 	jmp	0x237e	; 0x237e <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 db 11 	jmp	0x23b6	; 0x23b6 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 b7 11 	jmp	0x236e	; 0x236e <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 d3 11 	jmp	0x23a6	; 0x23a6 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e7 57       	subi	r30, 0x77	; 119
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <TMR0_Init>:
#include "../GPIO/GPIO_private.h"

u8 TOV_Number;
/*Init Timer in Normal or CTC or PWM or Fast PWM*/
extern void TMR0_Init(const TMR0_Settings *TMR0_Config)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	00 d0       	rcall	.+0      	; 0xe34 <TMR0_Init+0x6>
     e34:	cd b7       	in	r28, 0x3d	; 61
     e36:	de b7       	in	r29, 0x3e	; 62
     e38:	9a 83       	std	Y+2, r25	; 0x02
     e3a:	89 83       	std	Y+1, r24	; 0x01
	//-----Adjust Mode-----//
	if(TMR0_Config->Mode == NORMAL)
	{

	}
	if(TMR0_Config->Mode == CTC)
     e3c:	e9 81       	ldd	r30, Y+1	; 0x01
     e3e:	fa 81       	ldd	r31, Y+2	; 0x02
     e40:	80 81       	ld	r24, Z
     e42:	88 23       	and	r24, r24
     e44:	39 f4       	brne	.+14     	; 0xe54 <TMR0_Init+0x26>
	{
		TCCR0 |= (1<<WGM01);
     e46:	a3 e5       	ldi	r26, 0x53	; 83
     e48:	b0 e0       	ldi	r27, 0x00	; 0
     e4a:	e3 e5       	ldi	r30, 0x53	; 83
     e4c:	f0 e0       	ldi	r31, 0x00	; 0
     e4e:	80 81       	ld	r24, Z
     e50:	88 60       	ori	r24, 0x08	; 8
     e52:	8c 93       	st	X, r24
	}

	if(TMR0_Config->Mode == PWM)
     e54:	e9 81       	ldd	r30, Y+1	; 0x01
     e56:	fa 81       	ldd	r31, Y+2	; 0x02
     e58:	80 81       	ld	r24, Z
     e5a:	81 30       	cpi	r24, 0x01	; 1
     e5c:	39 f4       	brne	.+14     	; 0xe6c <TMR0_Init+0x3e>
	{
		TCCR0 |= (1<<WGM00);
     e5e:	a3 e5       	ldi	r26, 0x53	; 83
     e60:	b0 e0       	ldi	r27, 0x00	; 0
     e62:	e3 e5       	ldi	r30, 0x53	; 83
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	80 81       	ld	r24, Z
     e68:	80 64       	ori	r24, 0x40	; 64
     e6a:	8c 93       	st	X, r24
	}

	if(TMR0_Config->Mode == F_PWM)
     e6c:	e9 81       	ldd	r30, Y+1	; 0x01
     e6e:	fa 81       	ldd	r31, Y+2	; 0x02
     e70:	80 81       	ld	r24, Z
     e72:	83 30       	cpi	r24, 0x03	; 3
     e74:	71 f4       	brne	.+28     	; 0xe92 <TMR0_Init+0x64>
	{
		TCCR0 |= (1<<WGM00);
     e76:	a3 e5       	ldi	r26, 0x53	; 83
     e78:	b0 e0       	ldi	r27, 0x00	; 0
     e7a:	e3 e5       	ldi	r30, 0x53	; 83
     e7c:	f0 e0       	ldi	r31, 0x00	; 0
     e7e:	80 81       	ld	r24, Z
     e80:	80 64       	ori	r24, 0x40	; 64
     e82:	8c 93       	st	X, r24
		TCCR0 |= (1<<WGM01);
     e84:	a3 e5       	ldi	r26, 0x53	; 83
     e86:	b0 e0       	ldi	r27, 0x00	; 0
     e88:	e3 e5       	ldi	r30, 0x53	; 83
     e8a:	f0 e0       	ldi	r31, 0x00	; 0
     e8c:	80 81       	ld	r24, Z
     e8e:	88 60       	ori	r24, 0x08	; 8
     e90:	8c 93       	st	X, r24
	}

	TCCR0 = ((TCCR0 & 0xF8) | (TMR0_Config->PRESCALAR));
     e92:	a3 e5       	ldi	r26, 0x53	; 83
     e94:	b0 e0       	ldi	r27, 0x00	; 0
     e96:	e3 e5       	ldi	r30, 0x53	; 83
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	80 81       	ld	r24, Z
     e9c:	98 2f       	mov	r25, r24
     e9e:	98 7f       	andi	r25, 0xF8	; 248
     ea0:	e9 81       	ldd	r30, Y+1	; 0x01
     ea2:	fa 81       	ldd	r31, Y+2	; 0x02
     ea4:	81 81       	ldd	r24, Z+1	; 0x01
     ea6:	89 2b       	or	r24, r25
     ea8:	8c 93       	st	X, r24
}
     eaa:	0f 90       	pop	r0
     eac:	0f 90       	pop	r0
     eae:	cf 91       	pop	r28
     eb0:	df 91       	pop	r29
     eb2:	08 95       	ret

00000eb4 <TMR0_ReadCounterValue>:
/*Read Timer Start Value*/
extern void TMR0_ReadCounterValue(u8* NumofTicks)
{
     eb4:	df 93       	push	r29
     eb6:	cf 93       	push	r28
     eb8:	00 d0       	rcall	.+0      	; 0xeba <TMR0_ReadCounterValue+0x6>
     eba:	cd b7       	in	r28, 0x3d	; 61
     ebc:	de b7       	in	r29, 0x3e	; 62
     ebe:	9a 83       	std	Y+2, r25	; 0x02
     ec0:	89 83       	std	Y+1, r24	; 0x01
	*NumofTicks = TCNT0;
     ec2:	e2 e5       	ldi	r30, 0x52	; 82
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	80 81       	ld	r24, Z
     ec8:	e9 81       	ldd	r30, Y+1	; 0x01
     eca:	fa 81       	ldd	r31, Y+2	; 0x02
     ecc:	80 83       	st	Z, r24
}
     ece:	0f 90       	pop	r0
     ed0:	0f 90       	pop	r0
     ed2:	cf 91       	pop	r28
     ed4:	df 91       	pop	r29
     ed6:	08 95       	ret

00000ed8 <TMR0_SetCompareValue>:

/*Set Timer Compare Value*/
extern void TMR0_SetCompareValue(u8 val)
{
     ed8:	df 93       	push	r29
     eda:	cf 93       	push	r28
     edc:	0f 92       	push	r0
     ede:	cd b7       	in	r28, 0x3d	; 61
     ee0:	de b7       	in	r29, 0x3e	; 62
     ee2:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = val;
     ee4:	ec e5       	ldi	r30, 0x5C	; 92
     ee6:	f0 e0       	ldi	r31, 0x00	; 0
     ee8:	89 81       	ldd	r24, Y+1	; 0x01
     eea:	80 83       	st	Z, r24
}
     eec:	0f 90       	pop	r0
     eee:	cf 91       	pop	r28
     ef0:	df 91       	pop	r29
     ef2:	08 95       	ret

00000ef4 <TMR0_SetCounterValue>:
/*Set Timer Start Value*/
extern void TMR0_SetCounterValue(u8 val)
{
     ef4:	df 93       	push	r29
     ef6:	cf 93       	push	r28
     ef8:	0f 92       	push	r0
     efa:	cd b7       	in	r28, 0x3d	; 61
     efc:	de b7       	in	r29, 0x3e	; 62
     efe:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = val;
     f00:	e2 e5       	ldi	r30, 0x52	; 82
     f02:	f0 e0       	ldi	r31, 0x00	; 0
     f04:	89 81       	ldd	r24, Y+1	; 0x01
     f06:	80 83       	st	Z, r24
}
     f08:	0f 90       	pop	r0
     f0a:	cf 91       	pop	r28
     f0c:	df 91       	pop	r29
     f0e:	08 95       	ret

00000f10 <TMR0_SetTOVNumber>:

/*Set Timer  Overflow flag*/
extern void TMR0_SetTOVNumber(u8 val)
{
     f10:	df 93       	push	r29
     f12:	cf 93       	push	r28
     f14:	0f 92       	push	r0
     f16:	cd b7       	in	r28, 0x3d	; 61
     f18:	de b7       	in	r29, 0x3e	; 62
     f1a:	89 83       	std	Y+1, r24	; 0x01
	TOV_Number = val;
     f1c:	89 81       	ldd	r24, Y+1	; 0x01
     f1e:	80 93 8a 01 	sts	0x018A, r24
}
     f22:	0f 90       	pop	r0
     f24:	cf 91       	pop	r28
     f26:	df 91       	pop	r29
     f28:	08 95       	ret

00000f2a <TMR0_GetTOVNumber>:

/*Read Timer  Overflow flag*/
extern void TMR0_GetTOVNumber(u8* val)
{
     f2a:	df 93       	push	r29
     f2c:	cf 93       	push	r28
     f2e:	00 d0       	rcall	.+0      	; 0xf30 <TMR0_GetTOVNumber+0x6>
     f30:	cd b7       	in	r28, 0x3d	; 61
     f32:	de b7       	in	r29, 0x3e	; 62
     f34:	9a 83       	std	Y+2, r25	; 0x02
     f36:	89 83       	std	Y+1, r24	; 0x01
	*val = TOV_Number;
     f38:	80 91 8a 01 	lds	r24, 0x018A
     f3c:	e9 81       	ldd	r30, Y+1	; 0x01
     f3e:	fa 81       	ldd	r31, Y+2	; 0x02
     f40:	80 83       	st	Z, r24
}
     f42:	0f 90       	pop	r0
     f44:	0f 90       	pop	r0
     f46:	cf 91       	pop	r28
     f48:	df 91       	pop	r29
     f4a:	08 95       	ret

00000f4c <TMR0_GetTicksofSWcounter>:

/*Number of ticks*/
extern void TMR0_GetTicksofSWcounter(u32* val)
{
     f4c:	df 93       	push	r29
     f4e:	cf 93       	push	r28
     f50:	00 d0       	rcall	.+0      	; 0xf52 <TMR0_GetTicksofSWcounter+0x6>
     f52:	cd b7       	in	r28, 0x3d	; 61
     f54:	de b7       	in	r29, 0x3e	; 62
     f56:	9a 83       	std	Y+2, r25	; 0x02
     f58:	89 83       	std	Y+1, r24	; 0x01
	*val = (256*TOV_Number) + TCNT0;
     f5a:	80 91 8a 01 	lds	r24, 0x018A
     f5e:	88 2f       	mov	r24, r24
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	38 2f       	mov	r19, r24
     f64:	22 27       	eor	r18, r18
     f66:	e2 e5       	ldi	r30, 0x52	; 82
     f68:	f0 e0       	ldi	r31, 0x00	; 0
     f6a:	80 81       	ld	r24, Z
     f6c:	88 2f       	mov	r24, r24
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	82 0f       	add	r24, r18
     f72:	93 1f       	adc	r25, r19
     f74:	aa 27       	eor	r26, r26
     f76:	97 fd       	sbrc	r25, 7
     f78:	a0 95       	com	r26
     f7a:	ba 2f       	mov	r27, r26
     f7c:	e9 81       	ldd	r30, Y+1	; 0x01
     f7e:	fa 81       	ldd	r31, Y+2	; 0x02
     f80:	80 83       	st	Z, r24
     f82:	91 83       	std	Z+1, r25	; 0x01
     f84:	a2 83       	std	Z+2, r26	; 0x02
     f86:	b3 83       	std	Z+3, r27	; 0x03
}
     f88:	0f 90       	pop	r0
     f8a:	0f 90       	pop	r0
     f8c:	cf 91       	pop	r28
     f8e:	df 91       	pop	r29
     f90:	08 95       	ret

00000f92 <TMR0_PWM_Start>:

/*Init the PWM by setting duty cycle*/
extern void TMR0_PWM_Start(u8 Duty_Cycle)
{
     f92:	df 93       	push	r29
     f94:	cf 93       	push	r28
     f96:	00 d0       	rcall	.+0      	; 0xf98 <TMR0_PWM_Start+0x6>
     f98:	0f 92       	push	r0
     f9a:	cd b7       	in	r28, 0x3d	; 61
     f9c:	de b7       	in	r29, 0x3e	; 62
     f9e:	8b 83       	std	Y+3, r24	; 0x03
	TMR0_SetCounterValue(0);
     fa0:	80 e0       	ldi	r24, 0x00	; 0
     fa2:	0e 94 7a 07 	call	0xef4	; 0xef4 <TMR0_SetCounterValue>
	TMR0_SetCompareValue(Duty_Cycle);
     fa6:	8b 81       	ldd	r24, Y+3	; 0x03
     fa8:	0e 94 6c 07 	call	0xed8	; 0xed8 <TMR0_SetCompareValue>
	GPIO_setPinDirection(PWM_PORT,PWM_PIN,OUTPUT);
     fac:	81 e0       	ldi	r24, 0x01	; 1
     fae:	63 e0       	ldi	r22, 0x03	; 3
     fb0:	41 e0       	ldi	r20, 0x01	; 1
     fb2:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <GPIO_setPinDirection>
	TMR0_Settings config = {F_PWM, F_CPU8};
     fb6:	83 e0       	ldi	r24, 0x03	; 3
     fb8:	89 83       	std	Y+1, r24	; 0x01
     fba:	82 e0       	ldi	r24, 0x02	; 2
     fbc:	8a 83       	std	Y+2, r24	; 0x02
	TMR0_Init(&config);
     fbe:	ce 01       	movw	r24, r28
     fc0:	01 96       	adiw	r24, 0x01	; 1
     fc2:	0e 94 17 07 	call	0xe2e	; 0xe2e <TMR0_Init>
	TCCR0 |= (1<<COM01);
     fc6:	a3 e5       	ldi	r26, 0x53	; 83
     fc8:	b0 e0       	ldi	r27, 0x00	; 0
     fca:	e3 e5       	ldi	r30, 0x53	; 83
     fcc:	f0 e0       	ldi	r31, 0x00	; 0
     fce:	80 81       	ld	r24, Z
     fd0:	80 62       	ori	r24, 0x20	; 32
     fd2:	8c 93       	st	X, r24
}
     fd4:	0f 90       	pop	r0
     fd6:	0f 90       	pop	r0
     fd8:	0f 90       	pop	r0
     fda:	cf 91       	pop	r28
     fdc:	df 91       	pop	r29
     fde:	08 95       	ret

00000fe0 <TMR0_PWM_Stop>:

/*Stop the PWM by switching clock to zero*/
extern void TMR0_PWM_Stop()
{
     fe0:	df 93       	push	r29
     fe2:	cf 93       	push	r28
     fe4:	cd b7       	in	r28, 0x3d	; 61
     fe6:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = ((TCCR0 & 0xF8) | NO_CLK_SRC);
     fe8:	a3 e5       	ldi	r26, 0x53	; 83
     fea:	b0 e0       	ldi	r27, 0x00	; 0
     fec:	e3 e5       	ldi	r30, 0x53	; 83
     fee:	f0 e0       	ldi	r31, 0x00	; 0
     ff0:	80 81       	ld	r24, Z
     ff2:	88 7f       	andi	r24, 0xF8	; 248
     ff4:	8c 93       	st	X, r24
}
     ff6:	cf 91       	pop	r28
     ff8:	df 91       	pop	r29
     ffa:	08 95       	ret

00000ffc <LM35_getTemperature>:
/*
 * Description :
 * Function responsible for calculate the temperature from the ADC digital value.
 */
u8 LM35_getTemperature(void)
{
     ffc:	df 93       	push	r29
     ffe:	cf 93       	push	r28
    1000:	00 d0       	rcall	.+0      	; 0x1002 <LM35_getTemperature+0x6>
    1002:	0f 92       	push	r0
    1004:	cd b7       	in	r28, 0x3d	; 61
    1006:	de b7       	in	r29, 0x3e	; 62
	u8 temp_value = 0;
    1008:	1b 82       	std	Y+3, r1	; 0x03

	u16 adc_value = 0;
    100a:	1a 82       	std	Y+2, r1	; 0x02
    100c:	19 82       	std	Y+1, r1	; 0x01

	/* Read ADC channel where the temperature sensor is connected */
	adc_value = ADC_readChannel(SENSOR_CHANNEL_ID);
    100e:	82 e0       	ldi	r24, 0x02	; 2
    1010:	90 e0       	ldi	r25, 0x00	; 0
    1012:	0e 94 f2 10 	call	0x21e4	; 0x21e4 <ADC_readChannel>
    1016:	9a 83       	std	Y+2, r25	; 0x02
    1018:	89 83       	std	Y+1, r24	; 0x01

	/* Calculate the temperature from the ADC value*/
	temp_value = (u8)(((u32)adc_value*SENSOR_MAX_TEMPERATURE*ADC_REF_VOLT_VALUE)/(ADC_MAXIMUM_VALUE*SENSOR_MAX_VOLT_VALUE)  * 0.512);
    101a:	89 81       	ldd	r24, Y+1	; 0x01
    101c:	9a 81       	ldd	r25, Y+2	; 0x02
    101e:	cc 01       	movw	r24, r24
    1020:	a0 e0       	ldi	r26, 0x00	; 0
    1022:	b0 e0       	ldi	r27, 0x00	; 0
    1024:	2e ee       	ldi	r18, 0xEE	; 238
    1026:	32 e0       	ldi	r19, 0x02	; 2
    1028:	40 e0       	ldi	r20, 0x00	; 0
    102a:	50 e0       	ldi	r21, 0x00	; 0
    102c:	bc 01       	movw	r22, r24
    102e:	cd 01       	movw	r24, r26
    1030:	0e 94 90 11 	call	0x2320	; 0x2320 <__mulsi3>
    1034:	dc 01       	movw	r26, r24
    1036:	cb 01       	movw	r24, r22
    1038:	bc 01       	movw	r22, r24
    103a:	cd 01       	movw	r24, r26
    103c:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1040:	dc 01       	movw	r26, r24
    1042:	cb 01       	movw	r24, r22
    1044:	bc 01       	movw	r22, r24
    1046:	cd 01       	movw	r24, r26
    1048:	20 e0       	ldi	r18, 0x00	; 0
    104a:	30 ed       	ldi	r19, 0xD0	; 208
    104c:	4f eb       	ldi	r20, 0xBF	; 191
    104e:	54 e4       	ldi	r21, 0x44	; 68
    1050:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1054:	dc 01       	movw	r26, r24
    1056:	cb 01       	movw	r24, r22
    1058:	bc 01       	movw	r22, r24
    105a:	cd 01       	movw	r24, r26
    105c:	2f e6       	ldi	r18, 0x6F	; 111
    105e:	32 e1       	ldi	r19, 0x12	; 18
    1060:	43 e0       	ldi	r20, 0x03	; 3
    1062:	5f e3       	ldi	r21, 0x3F	; 63
    1064:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1068:	dc 01       	movw	r26, r24
    106a:	cb 01       	movw	r24, r22
    106c:	bc 01       	movw	r22, r24
    106e:	cd 01       	movw	r24, r26
    1070:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1074:	dc 01       	movw	r26, r24
    1076:	cb 01       	movw	r24, r22
    1078:	8b 83       	std	Y+3, r24	; 0x03

	return temp_value;
    107a:	8b 81       	ldd	r24, Y+3	; 0x03
}
    107c:	0f 90       	pop	r0
    107e:	0f 90       	pop	r0
    1080:	0f 90       	pop	r0
    1082:	cf 91       	pop	r28
    1084:	df 91       	pop	r29
    1086:	08 95       	ret

00001088 <LCD_init>:
#include "LCD.h"
#include <avr/delay.h>


void LCD_init()
{
    1088:	df 93       	push	r29
    108a:	cf 93       	push	r28
    108c:	cd b7       	in	r28, 0x3d	; 61
    108e:	de b7       	in	r29, 0x3e	; 62
	GPIO_setPinDirection(ControlPort, RS, OUTPUT);
    1090:	83 e0       	ldi	r24, 0x03	; 3
    1092:	60 e0       	ldi	r22, 0x00	; 0
    1094:	41 e0       	ldi	r20, 0x01	; 1
    1096:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <GPIO_setPinDirection>
	GPIO_setPinDirection(ControlPort, RW, OUTPUT);
    109a:	83 e0       	ldi	r24, 0x03	; 3
    109c:	61 e0       	ldi	r22, 0x01	; 1
    109e:	41 e0       	ldi	r20, 0x01	; 1
    10a0:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <GPIO_setPinDirection>
	GPIO_setPinDirection(ControlPort, EN, OUTPUT);
    10a4:	83 e0       	ldi	r24, 0x03	; 3
    10a6:	62 e0       	ldi	r22, 0x02	; 2
    10a8:	41 e0       	ldi	r20, 0x01	; 1
    10aa:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <GPIO_setPinDirection>

#if Data_Bit_Mode == 8
	GPIO_setPortDirection(DataPort,OUTPUT);
    10ae:	82 e0       	ldi	r24, 0x02	; 2
    10b0:	61 e0       	ldi	r22, 0x01	; 1
    10b2:	0e 94 6e 0f 	call	0x1edc	; 0x1edc <GPIO_setPortDirection>
	LCD_sendCommand(LCD_8bit);
    10b6:	88 e3       	ldi	r24, 0x38	; 56
    10b8:	0e 94 67 08 	call	0x10ce	; 0x10ce <LCD_sendCommand>
	GPIO_setPinDirection(DataPort, DataPin+2, OUTPUT);
	GPIO_setPinDirection(DataPort, DataPin+3, OUTPUT);

	LCD_sendCommand(LCD_GO_TO_HOME);
#endif
	LCD_sendCommand(LCD_CURSOR_OFF);
    10bc:	8c e0       	ldi	r24, 0x0C	; 12
    10be:	0e 94 67 08 	call	0x10ce	; 0x10ce <LCD_sendCommand>
	LCD_sendCommand(LCD_ClearScreen);
    10c2:	81 e0       	ldi	r24, 0x01	; 1
    10c4:	0e 94 67 08 	call	0x10ce	; 0x10ce <LCD_sendCommand>
}
    10c8:	cf 91       	pop	r28
    10ca:	df 91       	pop	r29
    10cc:	08 95       	ret

000010ce <LCD_sendCommand>:

void LCD_sendCommand(u8 cmd)
{
    10ce:	df 93       	push	r29
    10d0:	cf 93       	push	r28
    10d2:	cd b7       	in	r28, 0x3d	; 61
    10d4:	de b7       	in	r29, 0x3e	; 62
    10d6:	e9 97       	sbiw	r28, 0x39	; 57
    10d8:	0f b6       	in	r0, 0x3f	; 63
    10da:	f8 94       	cli
    10dc:	de bf       	out	0x3e, r29	; 62
    10de:	0f be       	out	0x3f, r0	; 63
    10e0:	cd bf       	out	0x3d, r28	; 61
    10e2:	89 af       	std	Y+57, r24	; 0x39
	GPIO_writePin(ControlPort, RS, Low);
    10e4:	83 e0       	ldi	r24, 0x03	; 3
    10e6:	60 e0       	ldi	r22, 0x00	; 0
    10e8:	40 e0       	ldi	r20, 0x00	; 0
    10ea:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
	GPIO_writePin(ControlPort, RW, Low);
    10ee:	83 e0       	ldi	r24, 0x03	; 3
    10f0:	61 e0       	ldi	r22, 0x01	; 1
    10f2:	40 e0       	ldi	r20, 0x00	; 0
    10f4:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
    10f8:	80 e0       	ldi	r24, 0x00	; 0
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	a0 e8       	ldi	r26, 0x80	; 128
    10fe:	bf e3       	ldi	r27, 0x3F	; 63
    1100:	8d ab       	std	Y+53, r24	; 0x35
    1102:	9e ab       	std	Y+54, r25	; 0x36
    1104:	af ab       	std	Y+55, r26	; 0x37
    1106:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1108:	6d a9       	ldd	r22, Y+53	; 0x35
    110a:	7e a9       	ldd	r23, Y+54	; 0x36
    110c:	8f a9       	ldd	r24, Y+55	; 0x37
    110e:	98 ad       	ldd	r25, Y+56	; 0x38
    1110:	20 e0       	ldi	r18, 0x00	; 0
    1112:	30 e0       	ldi	r19, 0x00	; 0
    1114:	4a e7       	ldi	r20, 0x7A	; 122
    1116:	53 e4       	ldi	r21, 0x43	; 67
    1118:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    111c:	dc 01       	movw	r26, r24
    111e:	cb 01       	movw	r24, r22
    1120:	89 ab       	std	Y+49, r24	; 0x31
    1122:	9a ab       	std	Y+50, r25	; 0x32
    1124:	ab ab       	std	Y+51, r26	; 0x33
    1126:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1128:	69 a9       	ldd	r22, Y+49	; 0x31
    112a:	7a a9       	ldd	r23, Y+50	; 0x32
    112c:	8b a9       	ldd	r24, Y+51	; 0x33
    112e:	9c a9       	ldd	r25, Y+52	; 0x34
    1130:	20 e0       	ldi	r18, 0x00	; 0
    1132:	30 e0       	ldi	r19, 0x00	; 0
    1134:	40 e8       	ldi	r20, 0x80	; 128
    1136:	5f e3       	ldi	r21, 0x3F	; 63
    1138:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    113c:	88 23       	and	r24, r24
    113e:	2c f4       	brge	.+10     	; 0x114a <LCD_sendCommand+0x7c>
		__ticks = 1;
    1140:	81 e0       	ldi	r24, 0x01	; 1
    1142:	90 e0       	ldi	r25, 0x00	; 0
    1144:	98 ab       	std	Y+48, r25	; 0x30
    1146:	8f a7       	std	Y+47, r24	; 0x2f
    1148:	3f c0       	rjmp	.+126    	; 0x11c8 <LCD_sendCommand+0xfa>
	else if (__tmp > 65535)
    114a:	69 a9       	ldd	r22, Y+49	; 0x31
    114c:	7a a9       	ldd	r23, Y+50	; 0x32
    114e:	8b a9       	ldd	r24, Y+51	; 0x33
    1150:	9c a9       	ldd	r25, Y+52	; 0x34
    1152:	20 e0       	ldi	r18, 0x00	; 0
    1154:	3f ef       	ldi	r19, 0xFF	; 255
    1156:	4f e7       	ldi	r20, 0x7F	; 127
    1158:	57 e4       	ldi	r21, 0x47	; 71
    115a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    115e:	18 16       	cp	r1, r24
    1160:	4c f5       	brge	.+82     	; 0x11b4 <LCD_sendCommand+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1162:	6d a9       	ldd	r22, Y+53	; 0x35
    1164:	7e a9       	ldd	r23, Y+54	; 0x36
    1166:	8f a9       	ldd	r24, Y+55	; 0x37
    1168:	98 ad       	ldd	r25, Y+56	; 0x38
    116a:	20 e0       	ldi	r18, 0x00	; 0
    116c:	30 e0       	ldi	r19, 0x00	; 0
    116e:	40 e2       	ldi	r20, 0x20	; 32
    1170:	51 e4       	ldi	r21, 0x41	; 65
    1172:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1176:	dc 01       	movw	r26, r24
    1178:	cb 01       	movw	r24, r22
    117a:	bc 01       	movw	r22, r24
    117c:	cd 01       	movw	r24, r26
    117e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1182:	dc 01       	movw	r26, r24
    1184:	cb 01       	movw	r24, r22
    1186:	98 ab       	std	Y+48, r25	; 0x30
    1188:	8f a7       	std	Y+47, r24	; 0x2f
    118a:	0f c0       	rjmp	.+30     	; 0x11aa <LCD_sendCommand+0xdc>
    118c:	89 e1       	ldi	r24, 0x19	; 25
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	9e a7       	std	Y+46, r25	; 0x2e
    1192:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1194:	8d a5       	ldd	r24, Y+45	; 0x2d
    1196:	9e a5       	ldd	r25, Y+46	; 0x2e
    1198:	01 97       	sbiw	r24, 0x01	; 1
    119a:	f1 f7       	brne	.-4      	; 0x1198 <LCD_sendCommand+0xca>
    119c:	9e a7       	std	Y+46, r25	; 0x2e
    119e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11a0:	8f a5       	ldd	r24, Y+47	; 0x2f
    11a2:	98 a9       	ldd	r25, Y+48	; 0x30
    11a4:	01 97       	sbiw	r24, 0x01	; 1
    11a6:	98 ab       	std	Y+48, r25	; 0x30
    11a8:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11aa:	8f a5       	ldd	r24, Y+47	; 0x2f
    11ac:	98 a9       	ldd	r25, Y+48	; 0x30
    11ae:	00 97       	sbiw	r24, 0x00	; 0
    11b0:	69 f7       	brne	.-38     	; 0x118c <LCD_sendCommand+0xbe>
    11b2:	14 c0       	rjmp	.+40     	; 0x11dc <LCD_sendCommand+0x10e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11b4:	69 a9       	ldd	r22, Y+49	; 0x31
    11b6:	7a a9       	ldd	r23, Y+50	; 0x32
    11b8:	8b a9       	ldd	r24, Y+51	; 0x33
    11ba:	9c a9       	ldd	r25, Y+52	; 0x34
    11bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11c0:	dc 01       	movw	r26, r24
    11c2:	cb 01       	movw	r24, r22
    11c4:	98 ab       	std	Y+48, r25	; 0x30
    11c6:	8f a7       	std	Y+47, r24	; 0x2f
    11c8:	8f a5       	ldd	r24, Y+47	; 0x2f
    11ca:	98 a9       	ldd	r25, Y+48	; 0x30
    11cc:	9c a7       	std	Y+44, r25	; 0x2c
    11ce:	8b a7       	std	Y+43, r24	; 0x2b
    11d0:	8b a5       	ldd	r24, Y+43	; 0x2b
    11d2:	9c a5       	ldd	r25, Y+44	; 0x2c
    11d4:	01 97       	sbiw	r24, 0x01	; 1
    11d6:	f1 f7       	brne	.-4      	; 0x11d4 <LCD_sendCommand+0x106>
    11d8:	9c a7       	std	Y+44, r25	; 0x2c
    11da:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	GPIO_writePin(ControlPort, EN, High);
    11dc:	83 e0       	ldi	r24, 0x03	; 3
    11de:	62 e0       	ldi	r22, 0x02	; 2
    11e0:	41 e0       	ldi	r20, 0x01	; 1
    11e2:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
    11e6:	80 e0       	ldi	r24, 0x00	; 0
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	a0 e8       	ldi	r26, 0x80	; 128
    11ec:	bf e3       	ldi	r27, 0x3F	; 63
    11ee:	8f a3       	std	Y+39, r24	; 0x27
    11f0:	98 a7       	std	Y+40, r25	; 0x28
    11f2:	a9 a7       	std	Y+41, r26	; 0x29
    11f4:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11f6:	6f a1       	ldd	r22, Y+39	; 0x27
    11f8:	78 a5       	ldd	r23, Y+40	; 0x28
    11fa:	89 a5       	ldd	r24, Y+41	; 0x29
    11fc:	9a a5       	ldd	r25, Y+42	; 0x2a
    11fe:	20 e0       	ldi	r18, 0x00	; 0
    1200:	30 e0       	ldi	r19, 0x00	; 0
    1202:	4a e7       	ldi	r20, 0x7A	; 122
    1204:	53 e4       	ldi	r21, 0x43	; 67
    1206:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    120a:	dc 01       	movw	r26, r24
    120c:	cb 01       	movw	r24, r22
    120e:	8b a3       	std	Y+35, r24	; 0x23
    1210:	9c a3       	std	Y+36, r25	; 0x24
    1212:	ad a3       	std	Y+37, r26	; 0x25
    1214:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1216:	6b a1       	ldd	r22, Y+35	; 0x23
    1218:	7c a1       	ldd	r23, Y+36	; 0x24
    121a:	8d a1       	ldd	r24, Y+37	; 0x25
    121c:	9e a1       	ldd	r25, Y+38	; 0x26
    121e:	20 e0       	ldi	r18, 0x00	; 0
    1220:	30 e0       	ldi	r19, 0x00	; 0
    1222:	40 e8       	ldi	r20, 0x80	; 128
    1224:	5f e3       	ldi	r21, 0x3F	; 63
    1226:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    122a:	88 23       	and	r24, r24
    122c:	2c f4       	brge	.+10     	; 0x1238 <LCD_sendCommand+0x16a>
		__ticks = 1;
    122e:	81 e0       	ldi	r24, 0x01	; 1
    1230:	90 e0       	ldi	r25, 0x00	; 0
    1232:	9a a3       	std	Y+34, r25	; 0x22
    1234:	89 a3       	std	Y+33, r24	; 0x21
    1236:	3f c0       	rjmp	.+126    	; 0x12b6 <LCD_sendCommand+0x1e8>
	else if (__tmp > 65535)
    1238:	6b a1       	ldd	r22, Y+35	; 0x23
    123a:	7c a1       	ldd	r23, Y+36	; 0x24
    123c:	8d a1       	ldd	r24, Y+37	; 0x25
    123e:	9e a1       	ldd	r25, Y+38	; 0x26
    1240:	20 e0       	ldi	r18, 0x00	; 0
    1242:	3f ef       	ldi	r19, 0xFF	; 255
    1244:	4f e7       	ldi	r20, 0x7F	; 127
    1246:	57 e4       	ldi	r21, 0x47	; 71
    1248:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    124c:	18 16       	cp	r1, r24
    124e:	4c f5       	brge	.+82     	; 0x12a2 <LCD_sendCommand+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1250:	6f a1       	ldd	r22, Y+39	; 0x27
    1252:	78 a5       	ldd	r23, Y+40	; 0x28
    1254:	89 a5       	ldd	r24, Y+41	; 0x29
    1256:	9a a5       	ldd	r25, Y+42	; 0x2a
    1258:	20 e0       	ldi	r18, 0x00	; 0
    125a:	30 e0       	ldi	r19, 0x00	; 0
    125c:	40 e2       	ldi	r20, 0x20	; 32
    125e:	51 e4       	ldi	r21, 0x41	; 65
    1260:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1264:	dc 01       	movw	r26, r24
    1266:	cb 01       	movw	r24, r22
    1268:	bc 01       	movw	r22, r24
    126a:	cd 01       	movw	r24, r26
    126c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1270:	dc 01       	movw	r26, r24
    1272:	cb 01       	movw	r24, r22
    1274:	9a a3       	std	Y+34, r25	; 0x22
    1276:	89 a3       	std	Y+33, r24	; 0x21
    1278:	0f c0       	rjmp	.+30     	; 0x1298 <LCD_sendCommand+0x1ca>
    127a:	89 e1       	ldi	r24, 0x19	; 25
    127c:	90 e0       	ldi	r25, 0x00	; 0
    127e:	98 a3       	std	Y+32, r25	; 0x20
    1280:	8f 8f       	std	Y+31, r24	; 0x1f
    1282:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1284:	98 a1       	ldd	r25, Y+32	; 0x20
    1286:	01 97       	sbiw	r24, 0x01	; 1
    1288:	f1 f7       	brne	.-4      	; 0x1286 <LCD_sendCommand+0x1b8>
    128a:	98 a3       	std	Y+32, r25	; 0x20
    128c:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    128e:	89 a1       	ldd	r24, Y+33	; 0x21
    1290:	9a a1       	ldd	r25, Y+34	; 0x22
    1292:	01 97       	sbiw	r24, 0x01	; 1
    1294:	9a a3       	std	Y+34, r25	; 0x22
    1296:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1298:	89 a1       	ldd	r24, Y+33	; 0x21
    129a:	9a a1       	ldd	r25, Y+34	; 0x22
    129c:	00 97       	sbiw	r24, 0x00	; 0
    129e:	69 f7       	brne	.-38     	; 0x127a <LCD_sendCommand+0x1ac>
    12a0:	14 c0       	rjmp	.+40     	; 0x12ca <LCD_sendCommand+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12a2:	6b a1       	ldd	r22, Y+35	; 0x23
    12a4:	7c a1       	ldd	r23, Y+36	; 0x24
    12a6:	8d a1       	ldd	r24, Y+37	; 0x25
    12a8:	9e a1       	ldd	r25, Y+38	; 0x26
    12aa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12ae:	dc 01       	movw	r26, r24
    12b0:	cb 01       	movw	r24, r22
    12b2:	9a a3       	std	Y+34, r25	; 0x22
    12b4:	89 a3       	std	Y+33, r24	; 0x21
    12b6:	89 a1       	ldd	r24, Y+33	; 0x21
    12b8:	9a a1       	ldd	r25, Y+34	; 0x22
    12ba:	9e 8f       	std	Y+30, r25	; 0x1e
    12bc:	8d 8f       	std	Y+29, r24	; 0x1d
    12be:	8d 8d       	ldd	r24, Y+29	; 0x1d
    12c0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    12c2:	01 97       	sbiw	r24, 0x01	; 1
    12c4:	f1 f7       	brne	.-4      	; 0x12c2 <LCD_sendCommand+0x1f4>
    12c6:	9e 8f       	std	Y+30, r25	; 0x1e
    12c8:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	GPIO_writePort(DataPort, cmd);
    12ca:	82 e0       	ldi	r24, 0x02	; 2
    12cc:	69 ad       	ldd	r22, Y+57	; 0x39
    12ce:	0e 94 b2 0f 	call	0x1f64	; 0x1f64 <GPIO_writePort>
    12d2:	80 e0       	ldi	r24, 0x00	; 0
    12d4:	90 e0       	ldi	r25, 0x00	; 0
    12d6:	a0 e8       	ldi	r26, 0x80	; 128
    12d8:	bf e3       	ldi	r27, 0x3F	; 63
    12da:	89 8f       	std	Y+25, r24	; 0x19
    12dc:	9a 8f       	std	Y+26, r25	; 0x1a
    12de:	ab 8f       	std	Y+27, r26	; 0x1b
    12e0:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12e2:	69 8d       	ldd	r22, Y+25	; 0x19
    12e4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    12e6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    12e8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    12ea:	20 e0       	ldi	r18, 0x00	; 0
    12ec:	30 e0       	ldi	r19, 0x00	; 0
    12ee:	4a e7       	ldi	r20, 0x7A	; 122
    12f0:	53 e4       	ldi	r21, 0x43	; 67
    12f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12f6:	dc 01       	movw	r26, r24
    12f8:	cb 01       	movw	r24, r22
    12fa:	8d 8b       	std	Y+21, r24	; 0x15
    12fc:	9e 8b       	std	Y+22, r25	; 0x16
    12fe:	af 8b       	std	Y+23, r26	; 0x17
    1300:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1302:	6d 89       	ldd	r22, Y+21	; 0x15
    1304:	7e 89       	ldd	r23, Y+22	; 0x16
    1306:	8f 89       	ldd	r24, Y+23	; 0x17
    1308:	98 8d       	ldd	r25, Y+24	; 0x18
    130a:	20 e0       	ldi	r18, 0x00	; 0
    130c:	30 e0       	ldi	r19, 0x00	; 0
    130e:	40 e8       	ldi	r20, 0x80	; 128
    1310:	5f e3       	ldi	r21, 0x3F	; 63
    1312:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1316:	88 23       	and	r24, r24
    1318:	2c f4       	brge	.+10     	; 0x1324 <LCD_sendCommand+0x256>
		__ticks = 1;
    131a:	81 e0       	ldi	r24, 0x01	; 1
    131c:	90 e0       	ldi	r25, 0x00	; 0
    131e:	9c 8b       	std	Y+20, r25	; 0x14
    1320:	8b 8b       	std	Y+19, r24	; 0x13
    1322:	3f c0       	rjmp	.+126    	; 0x13a2 <LCD_sendCommand+0x2d4>
	else if (__tmp > 65535)
    1324:	6d 89       	ldd	r22, Y+21	; 0x15
    1326:	7e 89       	ldd	r23, Y+22	; 0x16
    1328:	8f 89       	ldd	r24, Y+23	; 0x17
    132a:	98 8d       	ldd	r25, Y+24	; 0x18
    132c:	20 e0       	ldi	r18, 0x00	; 0
    132e:	3f ef       	ldi	r19, 0xFF	; 255
    1330:	4f e7       	ldi	r20, 0x7F	; 127
    1332:	57 e4       	ldi	r21, 0x47	; 71
    1334:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1338:	18 16       	cp	r1, r24
    133a:	4c f5       	brge	.+82     	; 0x138e <LCD_sendCommand+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    133c:	69 8d       	ldd	r22, Y+25	; 0x19
    133e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1340:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1342:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1344:	20 e0       	ldi	r18, 0x00	; 0
    1346:	30 e0       	ldi	r19, 0x00	; 0
    1348:	40 e2       	ldi	r20, 0x20	; 32
    134a:	51 e4       	ldi	r21, 0x41	; 65
    134c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1350:	dc 01       	movw	r26, r24
    1352:	cb 01       	movw	r24, r22
    1354:	bc 01       	movw	r22, r24
    1356:	cd 01       	movw	r24, r26
    1358:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    135c:	dc 01       	movw	r26, r24
    135e:	cb 01       	movw	r24, r22
    1360:	9c 8b       	std	Y+20, r25	; 0x14
    1362:	8b 8b       	std	Y+19, r24	; 0x13
    1364:	0f c0       	rjmp	.+30     	; 0x1384 <LCD_sendCommand+0x2b6>
    1366:	89 e1       	ldi	r24, 0x19	; 25
    1368:	90 e0       	ldi	r25, 0x00	; 0
    136a:	9a 8b       	std	Y+18, r25	; 0x12
    136c:	89 8b       	std	Y+17, r24	; 0x11
    136e:	89 89       	ldd	r24, Y+17	; 0x11
    1370:	9a 89       	ldd	r25, Y+18	; 0x12
    1372:	01 97       	sbiw	r24, 0x01	; 1
    1374:	f1 f7       	brne	.-4      	; 0x1372 <LCD_sendCommand+0x2a4>
    1376:	9a 8b       	std	Y+18, r25	; 0x12
    1378:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    137a:	8b 89       	ldd	r24, Y+19	; 0x13
    137c:	9c 89       	ldd	r25, Y+20	; 0x14
    137e:	01 97       	sbiw	r24, 0x01	; 1
    1380:	9c 8b       	std	Y+20, r25	; 0x14
    1382:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1384:	8b 89       	ldd	r24, Y+19	; 0x13
    1386:	9c 89       	ldd	r25, Y+20	; 0x14
    1388:	00 97       	sbiw	r24, 0x00	; 0
    138a:	69 f7       	brne	.-38     	; 0x1366 <LCD_sendCommand+0x298>
    138c:	14 c0       	rjmp	.+40     	; 0x13b6 <LCD_sendCommand+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    138e:	6d 89       	ldd	r22, Y+21	; 0x15
    1390:	7e 89       	ldd	r23, Y+22	; 0x16
    1392:	8f 89       	ldd	r24, Y+23	; 0x17
    1394:	98 8d       	ldd	r25, Y+24	; 0x18
    1396:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    139a:	dc 01       	movw	r26, r24
    139c:	cb 01       	movw	r24, r22
    139e:	9c 8b       	std	Y+20, r25	; 0x14
    13a0:	8b 8b       	std	Y+19, r24	; 0x13
    13a2:	8b 89       	ldd	r24, Y+19	; 0x13
    13a4:	9c 89       	ldd	r25, Y+20	; 0x14
    13a6:	98 8b       	std	Y+16, r25	; 0x10
    13a8:	8f 87       	std	Y+15, r24	; 0x0f
    13aa:	8f 85       	ldd	r24, Y+15	; 0x0f
    13ac:	98 89       	ldd	r25, Y+16	; 0x10
    13ae:	01 97       	sbiw	r24, 0x01	; 1
    13b0:	f1 f7       	brne	.-4      	; 0x13ae <LCD_sendCommand+0x2e0>
    13b2:	98 8b       	std	Y+16, r25	; 0x10
    13b4:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	GPIO_writePin(ControlPort, EN, Low);
    13b6:	83 e0       	ldi	r24, 0x03	; 3
    13b8:	62 e0       	ldi	r22, 0x02	; 2
    13ba:	40 e0       	ldi	r20, 0x00	; 0
    13bc:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
    13c0:	80 e0       	ldi	r24, 0x00	; 0
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	a0 e8       	ldi	r26, 0x80	; 128
    13c6:	bf e3       	ldi	r27, 0x3F	; 63
    13c8:	8b 87       	std	Y+11, r24	; 0x0b
    13ca:	9c 87       	std	Y+12, r25	; 0x0c
    13cc:	ad 87       	std	Y+13, r26	; 0x0d
    13ce:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13d0:	6b 85       	ldd	r22, Y+11	; 0x0b
    13d2:	7c 85       	ldd	r23, Y+12	; 0x0c
    13d4:	8d 85       	ldd	r24, Y+13	; 0x0d
    13d6:	9e 85       	ldd	r25, Y+14	; 0x0e
    13d8:	20 e0       	ldi	r18, 0x00	; 0
    13da:	30 e0       	ldi	r19, 0x00	; 0
    13dc:	4a e7       	ldi	r20, 0x7A	; 122
    13de:	53 e4       	ldi	r21, 0x43	; 67
    13e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    13e4:	dc 01       	movw	r26, r24
    13e6:	cb 01       	movw	r24, r22
    13e8:	8f 83       	std	Y+7, r24	; 0x07
    13ea:	98 87       	std	Y+8, r25	; 0x08
    13ec:	a9 87       	std	Y+9, r26	; 0x09
    13ee:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    13f0:	6f 81       	ldd	r22, Y+7	; 0x07
    13f2:	78 85       	ldd	r23, Y+8	; 0x08
    13f4:	89 85       	ldd	r24, Y+9	; 0x09
    13f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    13f8:	20 e0       	ldi	r18, 0x00	; 0
    13fa:	30 e0       	ldi	r19, 0x00	; 0
    13fc:	40 e8       	ldi	r20, 0x80	; 128
    13fe:	5f e3       	ldi	r21, 0x3F	; 63
    1400:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1404:	88 23       	and	r24, r24
    1406:	2c f4       	brge	.+10     	; 0x1412 <LCD_sendCommand+0x344>
		__ticks = 1;
    1408:	81 e0       	ldi	r24, 0x01	; 1
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	9e 83       	std	Y+6, r25	; 0x06
    140e:	8d 83       	std	Y+5, r24	; 0x05
    1410:	3f c0       	rjmp	.+126    	; 0x1490 <LCD_sendCommand+0x3c2>
	else if (__tmp > 65535)
    1412:	6f 81       	ldd	r22, Y+7	; 0x07
    1414:	78 85       	ldd	r23, Y+8	; 0x08
    1416:	89 85       	ldd	r24, Y+9	; 0x09
    1418:	9a 85       	ldd	r25, Y+10	; 0x0a
    141a:	20 e0       	ldi	r18, 0x00	; 0
    141c:	3f ef       	ldi	r19, 0xFF	; 255
    141e:	4f e7       	ldi	r20, 0x7F	; 127
    1420:	57 e4       	ldi	r21, 0x47	; 71
    1422:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1426:	18 16       	cp	r1, r24
    1428:	4c f5       	brge	.+82     	; 0x147c <LCD_sendCommand+0x3ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    142a:	6b 85       	ldd	r22, Y+11	; 0x0b
    142c:	7c 85       	ldd	r23, Y+12	; 0x0c
    142e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1430:	9e 85       	ldd	r25, Y+14	; 0x0e
    1432:	20 e0       	ldi	r18, 0x00	; 0
    1434:	30 e0       	ldi	r19, 0x00	; 0
    1436:	40 e2       	ldi	r20, 0x20	; 32
    1438:	51 e4       	ldi	r21, 0x41	; 65
    143a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    143e:	dc 01       	movw	r26, r24
    1440:	cb 01       	movw	r24, r22
    1442:	bc 01       	movw	r22, r24
    1444:	cd 01       	movw	r24, r26
    1446:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    144a:	dc 01       	movw	r26, r24
    144c:	cb 01       	movw	r24, r22
    144e:	9e 83       	std	Y+6, r25	; 0x06
    1450:	8d 83       	std	Y+5, r24	; 0x05
    1452:	0f c0       	rjmp	.+30     	; 0x1472 <LCD_sendCommand+0x3a4>
    1454:	89 e1       	ldi	r24, 0x19	; 25
    1456:	90 e0       	ldi	r25, 0x00	; 0
    1458:	9c 83       	std	Y+4, r25	; 0x04
    145a:	8b 83       	std	Y+3, r24	; 0x03
    145c:	8b 81       	ldd	r24, Y+3	; 0x03
    145e:	9c 81       	ldd	r25, Y+4	; 0x04
    1460:	01 97       	sbiw	r24, 0x01	; 1
    1462:	f1 f7       	brne	.-4      	; 0x1460 <LCD_sendCommand+0x392>
    1464:	9c 83       	std	Y+4, r25	; 0x04
    1466:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1468:	8d 81       	ldd	r24, Y+5	; 0x05
    146a:	9e 81       	ldd	r25, Y+6	; 0x06
    146c:	01 97       	sbiw	r24, 0x01	; 1
    146e:	9e 83       	std	Y+6, r25	; 0x06
    1470:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1472:	8d 81       	ldd	r24, Y+5	; 0x05
    1474:	9e 81       	ldd	r25, Y+6	; 0x06
    1476:	00 97       	sbiw	r24, 0x00	; 0
    1478:	69 f7       	brne	.-38     	; 0x1454 <LCD_sendCommand+0x386>
    147a:	14 c0       	rjmp	.+40     	; 0x14a4 <LCD_sendCommand+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    147c:	6f 81       	ldd	r22, Y+7	; 0x07
    147e:	78 85       	ldd	r23, Y+8	; 0x08
    1480:	89 85       	ldd	r24, Y+9	; 0x09
    1482:	9a 85       	ldd	r25, Y+10	; 0x0a
    1484:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1488:	dc 01       	movw	r26, r24
    148a:	cb 01       	movw	r24, r22
    148c:	9e 83       	std	Y+6, r25	; 0x06
    148e:	8d 83       	std	Y+5, r24	; 0x05
    1490:	8d 81       	ldd	r24, Y+5	; 0x05
    1492:	9e 81       	ldd	r25, Y+6	; 0x06
    1494:	9a 83       	std	Y+2, r25	; 0x02
    1496:	89 83       	std	Y+1, r24	; 0x01
    1498:	89 81       	ldd	r24, Y+1	; 0x01
    149a:	9a 81       	ldd	r25, Y+2	; 0x02
    149c:	01 97       	sbiw	r24, 0x01	; 1
    149e:	f1 f7       	brne	.-4      	; 0x149c <LCD_sendCommand+0x3ce>
    14a0:	9a 83       	std	Y+2, r25	; 0x02
    14a2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    14a4:	e9 96       	adiw	r28, 0x39	; 57
    14a6:	0f b6       	in	r0, 0x3f	; 63
    14a8:	f8 94       	cli
    14aa:	de bf       	out	0x3e, r29	; 62
    14ac:	0f be       	out	0x3f, r0	; 63
    14ae:	cd bf       	out	0x3d, r28	; 61
    14b0:	cf 91       	pop	r28
    14b2:	df 91       	pop	r29
    14b4:	08 95       	ret

000014b6 <LCD_DisplayCharacter>:

void LCD_DisplayCharacter(u8 ch)
{
    14b6:	df 93       	push	r29
    14b8:	cf 93       	push	r28
    14ba:	cd b7       	in	r28, 0x3d	; 61
    14bc:	de b7       	in	r29, 0x3e	; 62
    14be:	e9 97       	sbiw	r28, 0x39	; 57
    14c0:	0f b6       	in	r0, 0x3f	; 63
    14c2:	f8 94       	cli
    14c4:	de bf       	out	0x3e, r29	; 62
    14c6:	0f be       	out	0x3f, r0	; 63
    14c8:	cd bf       	out	0x3d, r28	; 61
    14ca:	89 af       	std	Y+57, r24	; 0x39
	GPIO_writePin(ControlPort, RS, High);
    14cc:	83 e0       	ldi	r24, 0x03	; 3
    14ce:	60 e0       	ldi	r22, 0x00	; 0
    14d0:	41 e0       	ldi	r20, 0x01	; 1
    14d2:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
	GPIO_writePin(ControlPort, RW, Low);
    14d6:	83 e0       	ldi	r24, 0x03	; 3
    14d8:	61 e0       	ldi	r22, 0x01	; 1
    14da:	40 e0       	ldi	r20, 0x00	; 0
    14dc:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
    14e0:	80 e0       	ldi	r24, 0x00	; 0
    14e2:	90 e0       	ldi	r25, 0x00	; 0
    14e4:	a0 e8       	ldi	r26, 0x80	; 128
    14e6:	bf e3       	ldi	r27, 0x3F	; 63
    14e8:	8d ab       	std	Y+53, r24	; 0x35
    14ea:	9e ab       	std	Y+54, r25	; 0x36
    14ec:	af ab       	std	Y+55, r26	; 0x37
    14ee:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14f0:	6d a9       	ldd	r22, Y+53	; 0x35
    14f2:	7e a9       	ldd	r23, Y+54	; 0x36
    14f4:	8f a9       	ldd	r24, Y+55	; 0x37
    14f6:	98 ad       	ldd	r25, Y+56	; 0x38
    14f8:	20 e0       	ldi	r18, 0x00	; 0
    14fa:	30 e0       	ldi	r19, 0x00	; 0
    14fc:	4a e7       	ldi	r20, 0x7A	; 122
    14fe:	53 e4       	ldi	r21, 0x43	; 67
    1500:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1504:	dc 01       	movw	r26, r24
    1506:	cb 01       	movw	r24, r22
    1508:	89 ab       	std	Y+49, r24	; 0x31
    150a:	9a ab       	std	Y+50, r25	; 0x32
    150c:	ab ab       	std	Y+51, r26	; 0x33
    150e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1510:	69 a9       	ldd	r22, Y+49	; 0x31
    1512:	7a a9       	ldd	r23, Y+50	; 0x32
    1514:	8b a9       	ldd	r24, Y+51	; 0x33
    1516:	9c a9       	ldd	r25, Y+52	; 0x34
    1518:	20 e0       	ldi	r18, 0x00	; 0
    151a:	30 e0       	ldi	r19, 0x00	; 0
    151c:	40 e8       	ldi	r20, 0x80	; 128
    151e:	5f e3       	ldi	r21, 0x3F	; 63
    1520:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1524:	88 23       	and	r24, r24
    1526:	2c f4       	brge	.+10     	; 0x1532 <LCD_DisplayCharacter+0x7c>
		__ticks = 1;
    1528:	81 e0       	ldi	r24, 0x01	; 1
    152a:	90 e0       	ldi	r25, 0x00	; 0
    152c:	98 ab       	std	Y+48, r25	; 0x30
    152e:	8f a7       	std	Y+47, r24	; 0x2f
    1530:	3f c0       	rjmp	.+126    	; 0x15b0 <LCD_DisplayCharacter+0xfa>
	else if (__tmp > 65535)
    1532:	69 a9       	ldd	r22, Y+49	; 0x31
    1534:	7a a9       	ldd	r23, Y+50	; 0x32
    1536:	8b a9       	ldd	r24, Y+51	; 0x33
    1538:	9c a9       	ldd	r25, Y+52	; 0x34
    153a:	20 e0       	ldi	r18, 0x00	; 0
    153c:	3f ef       	ldi	r19, 0xFF	; 255
    153e:	4f e7       	ldi	r20, 0x7F	; 127
    1540:	57 e4       	ldi	r21, 0x47	; 71
    1542:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1546:	18 16       	cp	r1, r24
    1548:	4c f5       	brge	.+82     	; 0x159c <LCD_DisplayCharacter+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    154a:	6d a9       	ldd	r22, Y+53	; 0x35
    154c:	7e a9       	ldd	r23, Y+54	; 0x36
    154e:	8f a9       	ldd	r24, Y+55	; 0x37
    1550:	98 ad       	ldd	r25, Y+56	; 0x38
    1552:	20 e0       	ldi	r18, 0x00	; 0
    1554:	30 e0       	ldi	r19, 0x00	; 0
    1556:	40 e2       	ldi	r20, 0x20	; 32
    1558:	51 e4       	ldi	r21, 0x41	; 65
    155a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    155e:	dc 01       	movw	r26, r24
    1560:	cb 01       	movw	r24, r22
    1562:	bc 01       	movw	r22, r24
    1564:	cd 01       	movw	r24, r26
    1566:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    156a:	dc 01       	movw	r26, r24
    156c:	cb 01       	movw	r24, r22
    156e:	98 ab       	std	Y+48, r25	; 0x30
    1570:	8f a7       	std	Y+47, r24	; 0x2f
    1572:	0f c0       	rjmp	.+30     	; 0x1592 <LCD_DisplayCharacter+0xdc>
    1574:	89 e1       	ldi	r24, 0x19	; 25
    1576:	90 e0       	ldi	r25, 0x00	; 0
    1578:	9e a7       	std	Y+46, r25	; 0x2e
    157a:	8d a7       	std	Y+45, r24	; 0x2d
    157c:	8d a5       	ldd	r24, Y+45	; 0x2d
    157e:	9e a5       	ldd	r25, Y+46	; 0x2e
    1580:	01 97       	sbiw	r24, 0x01	; 1
    1582:	f1 f7       	brne	.-4      	; 0x1580 <LCD_DisplayCharacter+0xca>
    1584:	9e a7       	std	Y+46, r25	; 0x2e
    1586:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1588:	8f a5       	ldd	r24, Y+47	; 0x2f
    158a:	98 a9       	ldd	r25, Y+48	; 0x30
    158c:	01 97       	sbiw	r24, 0x01	; 1
    158e:	98 ab       	std	Y+48, r25	; 0x30
    1590:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1592:	8f a5       	ldd	r24, Y+47	; 0x2f
    1594:	98 a9       	ldd	r25, Y+48	; 0x30
    1596:	00 97       	sbiw	r24, 0x00	; 0
    1598:	69 f7       	brne	.-38     	; 0x1574 <LCD_DisplayCharacter+0xbe>
    159a:	14 c0       	rjmp	.+40     	; 0x15c4 <LCD_DisplayCharacter+0x10e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    159c:	69 a9       	ldd	r22, Y+49	; 0x31
    159e:	7a a9       	ldd	r23, Y+50	; 0x32
    15a0:	8b a9       	ldd	r24, Y+51	; 0x33
    15a2:	9c a9       	ldd	r25, Y+52	; 0x34
    15a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15a8:	dc 01       	movw	r26, r24
    15aa:	cb 01       	movw	r24, r22
    15ac:	98 ab       	std	Y+48, r25	; 0x30
    15ae:	8f a7       	std	Y+47, r24	; 0x2f
    15b0:	8f a5       	ldd	r24, Y+47	; 0x2f
    15b2:	98 a9       	ldd	r25, Y+48	; 0x30
    15b4:	9c a7       	std	Y+44, r25	; 0x2c
    15b6:	8b a7       	std	Y+43, r24	; 0x2b
    15b8:	8b a5       	ldd	r24, Y+43	; 0x2b
    15ba:	9c a5       	ldd	r25, Y+44	; 0x2c
    15bc:	01 97       	sbiw	r24, 0x01	; 1
    15be:	f1 f7       	brne	.-4      	; 0x15bc <LCD_DisplayCharacter+0x106>
    15c0:	9c a7       	std	Y+44, r25	; 0x2c
    15c2:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	GPIO_writePin(ControlPort, EN, High);
    15c4:	83 e0       	ldi	r24, 0x03	; 3
    15c6:	62 e0       	ldi	r22, 0x02	; 2
    15c8:	41 e0       	ldi	r20, 0x01	; 1
    15ca:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
    15ce:	80 e0       	ldi	r24, 0x00	; 0
    15d0:	90 e0       	ldi	r25, 0x00	; 0
    15d2:	a0 e8       	ldi	r26, 0x80	; 128
    15d4:	bf e3       	ldi	r27, 0x3F	; 63
    15d6:	8f a3       	std	Y+39, r24	; 0x27
    15d8:	98 a7       	std	Y+40, r25	; 0x28
    15da:	a9 a7       	std	Y+41, r26	; 0x29
    15dc:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15de:	6f a1       	ldd	r22, Y+39	; 0x27
    15e0:	78 a5       	ldd	r23, Y+40	; 0x28
    15e2:	89 a5       	ldd	r24, Y+41	; 0x29
    15e4:	9a a5       	ldd	r25, Y+42	; 0x2a
    15e6:	20 e0       	ldi	r18, 0x00	; 0
    15e8:	30 e0       	ldi	r19, 0x00	; 0
    15ea:	4a e7       	ldi	r20, 0x7A	; 122
    15ec:	53 e4       	ldi	r21, 0x43	; 67
    15ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15f2:	dc 01       	movw	r26, r24
    15f4:	cb 01       	movw	r24, r22
    15f6:	8b a3       	std	Y+35, r24	; 0x23
    15f8:	9c a3       	std	Y+36, r25	; 0x24
    15fa:	ad a3       	std	Y+37, r26	; 0x25
    15fc:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    15fe:	6b a1       	ldd	r22, Y+35	; 0x23
    1600:	7c a1       	ldd	r23, Y+36	; 0x24
    1602:	8d a1       	ldd	r24, Y+37	; 0x25
    1604:	9e a1       	ldd	r25, Y+38	; 0x26
    1606:	20 e0       	ldi	r18, 0x00	; 0
    1608:	30 e0       	ldi	r19, 0x00	; 0
    160a:	40 e8       	ldi	r20, 0x80	; 128
    160c:	5f e3       	ldi	r21, 0x3F	; 63
    160e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1612:	88 23       	and	r24, r24
    1614:	2c f4       	brge	.+10     	; 0x1620 <LCD_DisplayCharacter+0x16a>
		__ticks = 1;
    1616:	81 e0       	ldi	r24, 0x01	; 1
    1618:	90 e0       	ldi	r25, 0x00	; 0
    161a:	9a a3       	std	Y+34, r25	; 0x22
    161c:	89 a3       	std	Y+33, r24	; 0x21
    161e:	3f c0       	rjmp	.+126    	; 0x169e <LCD_DisplayCharacter+0x1e8>
	else if (__tmp > 65535)
    1620:	6b a1       	ldd	r22, Y+35	; 0x23
    1622:	7c a1       	ldd	r23, Y+36	; 0x24
    1624:	8d a1       	ldd	r24, Y+37	; 0x25
    1626:	9e a1       	ldd	r25, Y+38	; 0x26
    1628:	20 e0       	ldi	r18, 0x00	; 0
    162a:	3f ef       	ldi	r19, 0xFF	; 255
    162c:	4f e7       	ldi	r20, 0x7F	; 127
    162e:	57 e4       	ldi	r21, 0x47	; 71
    1630:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1634:	18 16       	cp	r1, r24
    1636:	4c f5       	brge	.+82     	; 0x168a <LCD_DisplayCharacter+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1638:	6f a1       	ldd	r22, Y+39	; 0x27
    163a:	78 a5       	ldd	r23, Y+40	; 0x28
    163c:	89 a5       	ldd	r24, Y+41	; 0x29
    163e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1640:	20 e0       	ldi	r18, 0x00	; 0
    1642:	30 e0       	ldi	r19, 0x00	; 0
    1644:	40 e2       	ldi	r20, 0x20	; 32
    1646:	51 e4       	ldi	r21, 0x41	; 65
    1648:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    164c:	dc 01       	movw	r26, r24
    164e:	cb 01       	movw	r24, r22
    1650:	bc 01       	movw	r22, r24
    1652:	cd 01       	movw	r24, r26
    1654:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1658:	dc 01       	movw	r26, r24
    165a:	cb 01       	movw	r24, r22
    165c:	9a a3       	std	Y+34, r25	; 0x22
    165e:	89 a3       	std	Y+33, r24	; 0x21
    1660:	0f c0       	rjmp	.+30     	; 0x1680 <LCD_DisplayCharacter+0x1ca>
    1662:	89 e1       	ldi	r24, 0x19	; 25
    1664:	90 e0       	ldi	r25, 0x00	; 0
    1666:	98 a3       	std	Y+32, r25	; 0x20
    1668:	8f 8f       	std	Y+31, r24	; 0x1f
    166a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    166c:	98 a1       	ldd	r25, Y+32	; 0x20
    166e:	01 97       	sbiw	r24, 0x01	; 1
    1670:	f1 f7       	brne	.-4      	; 0x166e <LCD_DisplayCharacter+0x1b8>
    1672:	98 a3       	std	Y+32, r25	; 0x20
    1674:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1676:	89 a1       	ldd	r24, Y+33	; 0x21
    1678:	9a a1       	ldd	r25, Y+34	; 0x22
    167a:	01 97       	sbiw	r24, 0x01	; 1
    167c:	9a a3       	std	Y+34, r25	; 0x22
    167e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1680:	89 a1       	ldd	r24, Y+33	; 0x21
    1682:	9a a1       	ldd	r25, Y+34	; 0x22
    1684:	00 97       	sbiw	r24, 0x00	; 0
    1686:	69 f7       	brne	.-38     	; 0x1662 <LCD_DisplayCharacter+0x1ac>
    1688:	14 c0       	rjmp	.+40     	; 0x16b2 <LCD_DisplayCharacter+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    168a:	6b a1       	ldd	r22, Y+35	; 0x23
    168c:	7c a1       	ldd	r23, Y+36	; 0x24
    168e:	8d a1       	ldd	r24, Y+37	; 0x25
    1690:	9e a1       	ldd	r25, Y+38	; 0x26
    1692:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1696:	dc 01       	movw	r26, r24
    1698:	cb 01       	movw	r24, r22
    169a:	9a a3       	std	Y+34, r25	; 0x22
    169c:	89 a3       	std	Y+33, r24	; 0x21
    169e:	89 a1       	ldd	r24, Y+33	; 0x21
    16a0:	9a a1       	ldd	r25, Y+34	; 0x22
    16a2:	9e 8f       	std	Y+30, r25	; 0x1e
    16a4:	8d 8f       	std	Y+29, r24	; 0x1d
    16a6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    16a8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    16aa:	01 97       	sbiw	r24, 0x01	; 1
    16ac:	f1 f7       	brne	.-4      	; 0x16aa <LCD_DisplayCharacter+0x1f4>
    16ae:	9e 8f       	std	Y+30, r25	; 0x1e
    16b0:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	GPIO_writePort(DataPort, ch);
    16b2:	82 e0       	ldi	r24, 0x02	; 2
    16b4:	69 ad       	ldd	r22, Y+57	; 0x39
    16b6:	0e 94 b2 0f 	call	0x1f64	; 0x1f64 <GPIO_writePort>
    16ba:	80 e0       	ldi	r24, 0x00	; 0
    16bc:	90 e0       	ldi	r25, 0x00	; 0
    16be:	a0 e8       	ldi	r26, 0x80	; 128
    16c0:	bf e3       	ldi	r27, 0x3F	; 63
    16c2:	89 8f       	std	Y+25, r24	; 0x19
    16c4:	9a 8f       	std	Y+26, r25	; 0x1a
    16c6:	ab 8f       	std	Y+27, r26	; 0x1b
    16c8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    16ca:	69 8d       	ldd	r22, Y+25	; 0x19
    16cc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    16ce:	8b 8d       	ldd	r24, Y+27	; 0x1b
    16d0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    16d2:	20 e0       	ldi	r18, 0x00	; 0
    16d4:	30 e0       	ldi	r19, 0x00	; 0
    16d6:	4a e7       	ldi	r20, 0x7A	; 122
    16d8:	53 e4       	ldi	r21, 0x43	; 67
    16da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16de:	dc 01       	movw	r26, r24
    16e0:	cb 01       	movw	r24, r22
    16e2:	8d 8b       	std	Y+21, r24	; 0x15
    16e4:	9e 8b       	std	Y+22, r25	; 0x16
    16e6:	af 8b       	std	Y+23, r26	; 0x17
    16e8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    16ea:	6d 89       	ldd	r22, Y+21	; 0x15
    16ec:	7e 89       	ldd	r23, Y+22	; 0x16
    16ee:	8f 89       	ldd	r24, Y+23	; 0x17
    16f0:	98 8d       	ldd	r25, Y+24	; 0x18
    16f2:	20 e0       	ldi	r18, 0x00	; 0
    16f4:	30 e0       	ldi	r19, 0x00	; 0
    16f6:	40 e8       	ldi	r20, 0x80	; 128
    16f8:	5f e3       	ldi	r21, 0x3F	; 63
    16fa:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    16fe:	88 23       	and	r24, r24
    1700:	2c f4       	brge	.+10     	; 0x170c <LCD_DisplayCharacter+0x256>
		__ticks = 1;
    1702:	81 e0       	ldi	r24, 0x01	; 1
    1704:	90 e0       	ldi	r25, 0x00	; 0
    1706:	9c 8b       	std	Y+20, r25	; 0x14
    1708:	8b 8b       	std	Y+19, r24	; 0x13
    170a:	3f c0       	rjmp	.+126    	; 0x178a <LCD_DisplayCharacter+0x2d4>
	else if (__tmp > 65535)
    170c:	6d 89       	ldd	r22, Y+21	; 0x15
    170e:	7e 89       	ldd	r23, Y+22	; 0x16
    1710:	8f 89       	ldd	r24, Y+23	; 0x17
    1712:	98 8d       	ldd	r25, Y+24	; 0x18
    1714:	20 e0       	ldi	r18, 0x00	; 0
    1716:	3f ef       	ldi	r19, 0xFF	; 255
    1718:	4f e7       	ldi	r20, 0x7F	; 127
    171a:	57 e4       	ldi	r21, 0x47	; 71
    171c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1720:	18 16       	cp	r1, r24
    1722:	4c f5       	brge	.+82     	; 0x1776 <LCD_DisplayCharacter+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1724:	69 8d       	ldd	r22, Y+25	; 0x19
    1726:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1728:	8b 8d       	ldd	r24, Y+27	; 0x1b
    172a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    172c:	20 e0       	ldi	r18, 0x00	; 0
    172e:	30 e0       	ldi	r19, 0x00	; 0
    1730:	40 e2       	ldi	r20, 0x20	; 32
    1732:	51 e4       	ldi	r21, 0x41	; 65
    1734:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1738:	dc 01       	movw	r26, r24
    173a:	cb 01       	movw	r24, r22
    173c:	bc 01       	movw	r22, r24
    173e:	cd 01       	movw	r24, r26
    1740:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1744:	dc 01       	movw	r26, r24
    1746:	cb 01       	movw	r24, r22
    1748:	9c 8b       	std	Y+20, r25	; 0x14
    174a:	8b 8b       	std	Y+19, r24	; 0x13
    174c:	0f c0       	rjmp	.+30     	; 0x176c <LCD_DisplayCharacter+0x2b6>
    174e:	89 e1       	ldi	r24, 0x19	; 25
    1750:	90 e0       	ldi	r25, 0x00	; 0
    1752:	9a 8b       	std	Y+18, r25	; 0x12
    1754:	89 8b       	std	Y+17, r24	; 0x11
    1756:	89 89       	ldd	r24, Y+17	; 0x11
    1758:	9a 89       	ldd	r25, Y+18	; 0x12
    175a:	01 97       	sbiw	r24, 0x01	; 1
    175c:	f1 f7       	brne	.-4      	; 0x175a <LCD_DisplayCharacter+0x2a4>
    175e:	9a 8b       	std	Y+18, r25	; 0x12
    1760:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1762:	8b 89       	ldd	r24, Y+19	; 0x13
    1764:	9c 89       	ldd	r25, Y+20	; 0x14
    1766:	01 97       	sbiw	r24, 0x01	; 1
    1768:	9c 8b       	std	Y+20, r25	; 0x14
    176a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    176c:	8b 89       	ldd	r24, Y+19	; 0x13
    176e:	9c 89       	ldd	r25, Y+20	; 0x14
    1770:	00 97       	sbiw	r24, 0x00	; 0
    1772:	69 f7       	brne	.-38     	; 0x174e <LCD_DisplayCharacter+0x298>
    1774:	14 c0       	rjmp	.+40     	; 0x179e <LCD_DisplayCharacter+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1776:	6d 89       	ldd	r22, Y+21	; 0x15
    1778:	7e 89       	ldd	r23, Y+22	; 0x16
    177a:	8f 89       	ldd	r24, Y+23	; 0x17
    177c:	98 8d       	ldd	r25, Y+24	; 0x18
    177e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1782:	dc 01       	movw	r26, r24
    1784:	cb 01       	movw	r24, r22
    1786:	9c 8b       	std	Y+20, r25	; 0x14
    1788:	8b 8b       	std	Y+19, r24	; 0x13
    178a:	8b 89       	ldd	r24, Y+19	; 0x13
    178c:	9c 89       	ldd	r25, Y+20	; 0x14
    178e:	98 8b       	std	Y+16, r25	; 0x10
    1790:	8f 87       	std	Y+15, r24	; 0x0f
    1792:	8f 85       	ldd	r24, Y+15	; 0x0f
    1794:	98 89       	ldd	r25, Y+16	; 0x10
    1796:	01 97       	sbiw	r24, 0x01	; 1
    1798:	f1 f7       	brne	.-4      	; 0x1796 <LCD_DisplayCharacter+0x2e0>
    179a:	98 8b       	std	Y+16, r25	; 0x10
    179c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	GPIO_writePin(ControlPort, EN, Low);
    179e:	83 e0       	ldi	r24, 0x03	; 3
    17a0:	62 e0       	ldi	r22, 0x02	; 2
    17a2:	40 e0       	ldi	r20, 0x00	; 0
    17a4:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
    17a8:	80 e0       	ldi	r24, 0x00	; 0
    17aa:	90 e0       	ldi	r25, 0x00	; 0
    17ac:	a0 e8       	ldi	r26, 0x80	; 128
    17ae:	bf e3       	ldi	r27, 0x3F	; 63
    17b0:	8b 87       	std	Y+11, r24	; 0x0b
    17b2:	9c 87       	std	Y+12, r25	; 0x0c
    17b4:	ad 87       	std	Y+13, r26	; 0x0d
    17b6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    17ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    17bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    17be:	9e 85       	ldd	r25, Y+14	; 0x0e
    17c0:	20 e0       	ldi	r18, 0x00	; 0
    17c2:	30 e0       	ldi	r19, 0x00	; 0
    17c4:	4a e7       	ldi	r20, 0x7A	; 122
    17c6:	53 e4       	ldi	r21, 0x43	; 67
    17c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17cc:	dc 01       	movw	r26, r24
    17ce:	cb 01       	movw	r24, r22
    17d0:	8f 83       	std	Y+7, r24	; 0x07
    17d2:	98 87       	std	Y+8, r25	; 0x08
    17d4:	a9 87       	std	Y+9, r26	; 0x09
    17d6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    17d8:	6f 81       	ldd	r22, Y+7	; 0x07
    17da:	78 85       	ldd	r23, Y+8	; 0x08
    17dc:	89 85       	ldd	r24, Y+9	; 0x09
    17de:	9a 85       	ldd	r25, Y+10	; 0x0a
    17e0:	20 e0       	ldi	r18, 0x00	; 0
    17e2:	30 e0       	ldi	r19, 0x00	; 0
    17e4:	40 e8       	ldi	r20, 0x80	; 128
    17e6:	5f e3       	ldi	r21, 0x3F	; 63
    17e8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    17ec:	88 23       	and	r24, r24
    17ee:	2c f4       	brge	.+10     	; 0x17fa <LCD_DisplayCharacter+0x344>
		__ticks = 1;
    17f0:	81 e0       	ldi	r24, 0x01	; 1
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	9e 83       	std	Y+6, r25	; 0x06
    17f6:	8d 83       	std	Y+5, r24	; 0x05
    17f8:	3f c0       	rjmp	.+126    	; 0x1878 <LCD_DisplayCharacter+0x3c2>
	else if (__tmp > 65535)
    17fa:	6f 81       	ldd	r22, Y+7	; 0x07
    17fc:	78 85       	ldd	r23, Y+8	; 0x08
    17fe:	89 85       	ldd	r24, Y+9	; 0x09
    1800:	9a 85       	ldd	r25, Y+10	; 0x0a
    1802:	20 e0       	ldi	r18, 0x00	; 0
    1804:	3f ef       	ldi	r19, 0xFF	; 255
    1806:	4f e7       	ldi	r20, 0x7F	; 127
    1808:	57 e4       	ldi	r21, 0x47	; 71
    180a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    180e:	18 16       	cp	r1, r24
    1810:	4c f5       	brge	.+82     	; 0x1864 <LCD_DisplayCharacter+0x3ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1812:	6b 85       	ldd	r22, Y+11	; 0x0b
    1814:	7c 85       	ldd	r23, Y+12	; 0x0c
    1816:	8d 85       	ldd	r24, Y+13	; 0x0d
    1818:	9e 85       	ldd	r25, Y+14	; 0x0e
    181a:	20 e0       	ldi	r18, 0x00	; 0
    181c:	30 e0       	ldi	r19, 0x00	; 0
    181e:	40 e2       	ldi	r20, 0x20	; 32
    1820:	51 e4       	ldi	r21, 0x41	; 65
    1822:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1826:	dc 01       	movw	r26, r24
    1828:	cb 01       	movw	r24, r22
    182a:	bc 01       	movw	r22, r24
    182c:	cd 01       	movw	r24, r26
    182e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1832:	dc 01       	movw	r26, r24
    1834:	cb 01       	movw	r24, r22
    1836:	9e 83       	std	Y+6, r25	; 0x06
    1838:	8d 83       	std	Y+5, r24	; 0x05
    183a:	0f c0       	rjmp	.+30     	; 0x185a <LCD_DisplayCharacter+0x3a4>
    183c:	89 e1       	ldi	r24, 0x19	; 25
    183e:	90 e0       	ldi	r25, 0x00	; 0
    1840:	9c 83       	std	Y+4, r25	; 0x04
    1842:	8b 83       	std	Y+3, r24	; 0x03
    1844:	8b 81       	ldd	r24, Y+3	; 0x03
    1846:	9c 81       	ldd	r25, Y+4	; 0x04
    1848:	01 97       	sbiw	r24, 0x01	; 1
    184a:	f1 f7       	brne	.-4      	; 0x1848 <LCD_DisplayCharacter+0x392>
    184c:	9c 83       	std	Y+4, r25	; 0x04
    184e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1850:	8d 81       	ldd	r24, Y+5	; 0x05
    1852:	9e 81       	ldd	r25, Y+6	; 0x06
    1854:	01 97       	sbiw	r24, 0x01	; 1
    1856:	9e 83       	std	Y+6, r25	; 0x06
    1858:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    185a:	8d 81       	ldd	r24, Y+5	; 0x05
    185c:	9e 81       	ldd	r25, Y+6	; 0x06
    185e:	00 97       	sbiw	r24, 0x00	; 0
    1860:	69 f7       	brne	.-38     	; 0x183c <LCD_DisplayCharacter+0x386>
    1862:	14 c0       	rjmp	.+40     	; 0x188c <LCD_DisplayCharacter+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1864:	6f 81       	ldd	r22, Y+7	; 0x07
    1866:	78 85       	ldd	r23, Y+8	; 0x08
    1868:	89 85       	ldd	r24, Y+9	; 0x09
    186a:	9a 85       	ldd	r25, Y+10	; 0x0a
    186c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1870:	dc 01       	movw	r26, r24
    1872:	cb 01       	movw	r24, r22
    1874:	9e 83       	std	Y+6, r25	; 0x06
    1876:	8d 83       	std	Y+5, r24	; 0x05
    1878:	8d 81       	ldd	r24, Y+5	; 0x05
    187a:	9e 81       	ldd	r25, Y+6	; 0x06
    187c:	9a 83       	std	Y+2, r25	; 0x02
    187e:	89 83       	std	Y+1, r24	; 0x01
    1880:	89 81       	ldd	r24, Y+1	; 0x01
    1882:	9a 81       	ldd	r25, Y+2	; 0x02
    1884:	01 97       	sbiw	r24, 0x01	; 1
    1886:	f1 f7       	brne	.-4      	; 0x1884 <LCD_DisplayCharacter+0x3ce>
    1888:	9a 83       	std	Y+2, r25	; 0x02
    188a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    188c:	e9 96       	adiw	r28, 0x39	; 57
    188e:	0f b6       	in	r0, 0x3f	; 63
    1890:	f8 94       	cli
    1892:	de bf       	out	0x3e, r29	; 62
    1894:	0f be       	out	0x3f, r0	; 63
    1896:	cd bf       	out	0x3d, r28	; 61
    1898:	cf 91       	pop	r28
    189a:	df 91       	pop	r29
    189c:	08 95       	ret

0000189e <LCD_Displaystring>:

void LCD_Displaystring(const u8 *c)
{
    189e:	df 93       	push	r29
    18a0:	cf 93       	push	r28
    18a2:	00 d0       	rcall	.+0      	; 0x18a4 <LCD_Displaystring+0x6>
    18a4:	0f 92       	push	r0
    18a6:	cd b7       	in	r28, 0x3d	; 61
    18a8:	de b7       	in	r29, 0x3e	; 62
    18aa:	9b 83       	std	Y+3, r25	; 0x03
    18ac:	8a 83       	std	Y+2, r24	; 0x02
	u8 i = 0;
    18ae:	19 82       	std	Y+1, r1	; 0x01
    18b0:	0e c0       	rjmp	.+28     	; 0x18ce <LCD_Displaystring+0x30>
	while(c[i] != '\0')
	{
		LCD_DisplayCharacter(c[i]);
    18b2:	89 81       	ldd	r24, Y+1	; 0x01
    18b4:	28 2f       	mov	r18, r24
    18b6:	30 e0       	ldi	r19, 0x00	; 0
    18b8:	8a 81       	ldd	r24, Y+2	; 0x02
    18ba:	9b 81       	ldd	r25, Y+3	; 0x03
    18bc:	fc 01       	movw	r30, r24
    18be:	e2 0f       	add	r30, r18
    18c0:	f3 1f       	adc	r31, r19
    18c2:	80 81       	ld	r24, Z
    18c4:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <LCD_DisplayCharacter>
		i++;
    18c8:	89 81       	ldd	r24, Y+1	; 0x01
    18ca:	8f 5f       	subi	r24, 0xFF	; 255
    18cc:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_Displaystring(const u8 *c)
{
	u8 i = 0;
	while(c[i] != '\0')
    18ce:	89 81       	ldd	r24, Y+1	; 0x01
    18d0:	28 2f       	mov	r18, r24
    18d2:	30 e0       	ldi	r19, 0x00	; 0
    18d4:	8a 81       	ldd	r24, Y+2	; 0x02
    18d6:	9b 81       	ldd	r25, Y+3	; 0x03
    18d8:	fc 01       	movw	r30, r24
    18da:	e2 0f       	add	r30, r18
    18dc:	f3 1f       	adc	r31, r19
    18de:	80 81       	ld	r24, Z
    18e0:	88 23       	and	r24, r24
    18e2:	39 f7       	brne	.-50     	; 0x18b2 <LCD_Displaystring+0x14>
	{
		LCD_DisplayCharacter(c[i]);
		i++;
	}
}
    18e4:	0f 90       	pop	r0
    18e6:	0f 90       	pop	r0
    18e8:	0f 90       	pop	r0
    18ea:	cf 91       	pop	r28
    18ec:	df 91       	pop	r29
    18ee:	08 95       	ret

000018f0 <LCD_MoveCursor>:

void LCD_MoveCursor(u8 row, u8 col)
{
    18f0:	df 93       	push	r29
    18f2:	cf 93       	push	r28
    18f4:	00 d0       	rcall	.+0      	; 0x18f6 <LCD_MoveCursor+0x6>
    18f6:	00 d0       	rcall	.+0      	; 0x18f8 <LCD_MoveCursor+0x8>
    18f8:	0f 92       	push	r0
    18fa:	cd b7       	in	r28, 0x3d	; 61
    18fc:	de b7       	in	r29, 0x3e	; 62
    18fe:	8a 83       	std	Y+2, r24	; 0x02
    1900:	6b 83       	std	Y+3, r22	; 0x03
	u8 Mem_Adrs;
	switch(row)
    1902:	8a 81       	ldd	r24, Y+2	; 0x02
    1904:	28 2f       	mov	r18, r24
    1906:	30 e0       	ldi	r19, 0x00	; 0
    1908:	3d 83       	std	Y+5, r19	; 0x05
    190a:	2c 83       	std	Y+4, r18	; 0x04
    190c:	8c 81       	ldd	r24, Y+4	; 0x04
    190e:	9d 81       	ldd	r25, Y+5	; 0x05
    1910:	81 30       	cpi	r24, 0x01	; 1
    1912:	91 05       	cpc	r25, r1
    1914:	c1 f0       	breq	.+48     	; 0x1946 <LCD_MoveCursor+0x56>
    1916:	2c 81       	ldd	r18, Y+4	; 0x04
    1918:	3d 81       	ldd	r19, Y+5	; 0x05
    191a:	22 30       	cpi	r18, 0x02	; 2
    191c:	31 05       	cpc	r19, r1
    191e:	2c f4       	brge	.+10     	; 0x192a <LCD_MoveCursor+0x3a>
    1920:	8c 81       	ldd	r24, Y+4	; 0x04
    1922:	9d 81       	ldd	r25, Y+5	; 0x05
    1924:	00 97       	sbiw	r24, 0x00	; 0
    1926:	61 f0       	breq	.+24     	; 0x1940 <LCD_MoveCursor+0x50>
    1928:	19 c0       	rjmp	.+50     	; 0x195c <LCD_MoveCursor+0x6c>
    192a:	2c 81       	ldd	r18, Y+4	; 0x04
    192c:	3d 81       	ldd	r19, Y+5	; 0x05
    192e:	22 30       	cpi	r18, 0x02	; 2
    1930:	31 05       	cpc	r19, r1
    1932:	69 f0       	breq	.+26     	; 0x194e <LCD_MoveCursor+0x5e>
    1934:	8c 81       	ldd	r24, Y+4	; 0x04
    1936:	9d 81       	ldd	r25, Y+5	; 0x05
    1938:	83 30       	cpi	r24, 0x03	; 3
    193a:	91 05       	cpc	r25, r1
    193c:	61 f0       	breq	.+24     	; 0x1956 <LCD_MoveCursor+0x66>
    193e:	0e c0       	rjmp	.+28     	; 0x195c <LCD_MoveCursor+0x6c>
	{
	case 0:
		Mem_Adrs = col;
    1940:	8b 81       	ldd	r24, Y+3	; 0x03
    1942:	89 83       	std	Y+1, r24	; 0x01
    1944:	0b c0       	rjmp	.+22     	; 0x195c <LCD_MoveCursor+0x6c>
		break;
	case 1:
		Mem_Adrs = col + 0x40;
    1946:	8b 81       	ldd	r24, Y+3	; 0x03
    1948:	80 5c       	subi	r24, 0xC0	; 192
    194a:	89 83       	std	Y+1, r24	; 0x01
    194c:	07 c0       	rjmp	.+14     	; 0x195c <LCD_MoveCursor+0x6c>
		break;
	case 2:
		Mem_Adrs = col + 0x10;
    194e:	8b 81       	ldd	r24, Y+3	; 0x03
    1950:	80 5f       	subi	r24, 0xF0	; 240
    1952:	89 83       	std	Y+1, r24	; 0x01
    1954:	03 c0       	rjmp	.+6      	; 0x195c <LCD_MoveCursor+0x6c>
		break;
	case 3:
		Mem_Adrs = col + 0x50;
    1956:	8b 81       	ldd	r24, Y+3	; 0x03
    1958:	80 5b       	subi	r24, 0xB0	; 176
    195a:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	LCD_sendCommand(Mem_Adrs | LCD_Cursor_Location);
    195c:	89 81       	ldd	r24, Y+1	; 0x01
    195e:	80 68       	ori	r24, 0x80	; 128
    1960:	0e 94 67 08 	call	0x10ce	; 0x10ce <LCD_sendCommand>
}
    1964:	0f 90       	pop	r0
    1966:	0f 90       	pop	r0
    1968:	0f 90       	pop	r0
    196a:	0f 90       	pop	r0
    196c:	0f 90       	pop	r0
    196e:	cf 91       	pop	r28
    1970:	df 91       	pop	r29
    1972:	08 95       	ret

00001974 <LCD_DispayStringRowColumn>:

void LCD_DispayStringRowColumn(const u8 * c, u8 row, u8 col)
{
    1974:	df 93       	push	r29
    1976:	cf 93       	push	r28
    1978:	00 d0       	rcall	.+0      	; 0x197a <LCD_DispayStringRowColumn+0x6>
    197a:	00 d0       	rcall	.+0      	; 0x197c <LCD_DispayStringRowColumn+0x8>
    197c:	cd b7       	in	r28, 0x3d	; 61
    197e:	de b7       	in	r29, 0x3e	; 62
    1980:	9a 83       	std	Y+2, r25	; 0x02
    1982:	89 83       	std	Y+1, r24	; 0x01
    1984:	6b 83       	std	Y+3, r22	; 0x03
    1986:	4c 83       	std	Y+4, r20	; 0x04
	LCD_MoveCursor(row,col);
    1988:	8b 81       	ldd	r24, Y+3	; 0x03
    198a:	6c 81       	ldd	r22, Y+4	; 0x04
    198c:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <LCD_MoveCursor>
	LCD_Displaystring(c);
    1990:	89 81       	ldd	r24, Y+1	; 0x01
    1992:	9a 81       	ldd	r25, Y+2	; 0x02
    1994:	0e 94 4f 0c 	call	0x189e	; 0x189e <LCD_Displaystring>
}
    1998:	0f 90       	pop	r0
    199a:	0f 90       	pop	r0
    199c:	0f 90       	pop	r0
    199e:	0f 90       	pop	r0
    19a0:	cf 91       	pop	r28
    19a2:	df 91       	pop	r29
    19a4:	08 95       	ret

000019a6 <LCD_Clear>:

void LCD_Clear()
{
    19a6:	df 93       	push	r29
    19a8:	cf 93       	push	r28
    19aa:	cd b7       	in	r28, 0x3d	; 61
    19ac:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(LCD_ClearScreen);
    19ae:	81 e0       	ldi	r24, 0x01	; 1
    19b0:	0e 94 67 08 	call	0x10ce	; 0x10ce <LCD_sendCommand>
}
    19b4:	cf 91       	pop	r28
    19b6:	df 91       	pop	r29
    19b8:	08 95       	ret

000019ba <LCD_Int_to_Str>:

void LCD_Int_to_Str(int data)
{
    19ba:	df 93       	push	r29
    19bc:	cf 93       	push	r28
    19be:	cd b7       	in	r28, 0x3d	; 61
    19c0:	de b7       	in	r29, 0x3e	; 62
    19c2:	62 97       	sbiw	r28, 0x12	; 18
    19c4:	0f b6       	in	r0, 0x3f	; 63
    19c6:	f8 94       	cli
    19c8:	de bf       	out	0x3e, r29	; 62
    19ca:	0f be       	out	0x3f, r0	; 63
    19cc:	cd bf       	out	0x3d, r28	; 61
    19ce:	9a 8b       	std	Y+18, r25	; 0x12
    19d0:	89 8b       	std	Y+17, r24	; 0x11
	u8 buffer[16];
	itoa(data,buffer,10);
    19d2:	89 89       	ldd	r24, Y+17	; 0x11
    19d4:	9a 89       	ldd	r25, Y+18	; 0x12
    19d6:	9e 01       	movw	r18, r28
    19d8:	2f 5f       	subi	r18, 0xFF	; 255
    19da:	3f 4f       	sbci	r19, 0xFF	; 255
    19dc:	b9 01       	movw	r22, r18
    19de:	4a e0       	ldi	r20, 0x0A	; 10
    19e0:	50 e0       	ldi	r21, 0x00	; 0
    19e2:	0e 94 e6 11 	call	0x23cc	; 0x23cc <itoa>
	LCD_Displaystring(buffer);
    19e6:	ce 01       	movw	r24, r28
    19e8:	01 96       	adiw	r24, 0x01	; 1
    19ea:	0e 94 4f 0c 	call	0x189e	; 0x189e <LCD_Displaystring>
}
    19ee:	62 96       	adiw	r28, 0x12	; 18
    19f0:	0f b6       	in	r0, 0x3f	; 63
    19f2:	f8 94       	cli
    19f4:	de bf       	out	0x3e, r29	; 62
    19f6:	0f be       	out	0x3f, r0	; 63
    19f8:	cd bf       	out	0x3d, r28	; 61
    19fa:	cf 91       	pop	r28
    19fc:	df 91       	pop	r29
    19fe:	08 95       	ret

00001a00 <GPIO_setPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setPinDirection(GPIO_PORT port, u8 pin, GPIO_directionType direction)
{
    1a00:	df 93       	push	r29
    1a02:	cf 93       	push	r28
    1a04:	00 d0       	rcall	.+0      	; 0x1a06 <GPIO_setPinDirection+0x6>
    1a06:	00 d0       	rcall	.+0      	; 0x1a08 <GPIO_setPinDirection+0x8>
    1a08:	0f 92       	push	r0
    1a0a:	cd b7       	in	r28, 0x3d	; 61
    1a0c:	de b7       	in	r29, 0x3e	; 62
    1a0e:	89 83       	std	Y+1, r24	; 0x01
    1a10:	6a 83       	std	Y+2, r22	; 0x02
    1a12:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin < NUM_OF_PINS_PER_PORT) || (port < NUM_OF_PORTS))
    1a14:	8a 81       	ldd	r24, Y+2	; 0x02
    1a16:	88 30       	cpi	r24, 0x08	; 8
    1a18:	20 f0       	brcs	.+8      	; 0x1a22 <GPIO_setPinDirection+0x22>
    1a1a:	89 81       	ldd	r24, Y+1	; 0x01
    1a1c:	84 30       	cpi	r24, 0x04	; 4
    1a1e:	08 f0       	brcs	.+2      	; 0x1a22 <GPIO_setPinDirection+0x22>
    1a20:	d1 c0       	rjmp	.+418    	; 0x1bc4 <GPIO_setPinDirection+0x1c4>
	{

		/* Setup the pin direction as required */
		switch(port)
    1a22:	89 81       	ldd	r24, Y+1	; 0x01
    1a24:	28 2f       	mov	r18, r24
    1a26:	30 e0       	ldi	r19, 0x00	; 0
    1a28:	3d 83       	std	Y+5, r19	; 0x05
    1a2a:	2c 83       	std	Y+4, r18	; 0x04
    1a2c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a2e:	9d 81       	ldd	r25, Y+5	; 0x05
    1a30:	81 30       	cpi	r24, 0x01	; 1
    1a32:	91 05       	cpc	r25, r1
    1a34:	09 f4       	brne	.+2      	; 0x1a38 <GPIO_setPinDirection+0x38>
    1a36:	43 c0       	rjmp	.+134    	; 0x1abe <GPIO_setPinDirection+0xbe>
    1a38:	2c 81       	ldd	r18, Y+4	; 0x04
    1a3a:	3d 81       	ldd	r19, Y+5	; 0x05
    1a3c:	22 30       	cpi	r18, 0x02	; 2
    1a3e:	31 05       	cpc	r19, r1
    1a40:	2c f4       	brge	.+10     	; 0x1a4c <GPIO_setPinDirection+0x4c>
    1a42:	8c 81       	ldd	r24, Y+4	; 0x04
    1a44:	9d 81       	ldd	r25, Y+5	; 0x05
    1a46:	00 97       	sbiw	r24, 0x00	; 0
    1a48:	71 f0       	breq	.+28     	; 0x1a66 <GPIO_setPinDirection+0x66>
    1a4a:	bc c0       	rjmp	.+376    	; 0x1bc4 <GPIO_setPinDirection+0x1c4>
    1a4c:	2c 81       	ldd	r18, Y+4	; 0x04
    1a4e:	3d 81       	ldd	r19, Y+5	; 0x05
    1a50:	22 30       	cpi	r18, 0x02	; 2
    1a52:	31 05       	cpc	r19, r1
    1a54:	09 f4       	brne	.+2      	; 0x1a58 <GPIO_setPinDirection+0x58>
    1a56:	5f c0       	rjmp	.+190    	; 0x1b16 <GPIO_setPinDirection+0x116>
    1a58:	8c 81       	ldd	r24, Y+4	; 0x04
    1a5a:	9d 81       	ldd	r25, Y+5	; 0x05
    1a5c:	83 30       	cpi	r24, 0x03	; 3
    1a5e:	91 05       	cpc	r25, r1
    1a60:	09 f4       	brne	.+2      	; 0x1a64 <GPIO_setPinDirection+0x64>
    1a62:	85 c0       	rjmp	.+266    	; 0x1b6e <GPIO_setPinDirection+0x16e>
    1a64:	af c0       	rjmp	.+350    	; 0x1bc4 <GPIO_setPinDirection+0x1c4>
		{
		case A:
			if(direction == OUTPUT)
    1a66:	8b 81       	ldd	r24, Y+3	; 0x03
    1a68:	81 30       	cpi	r24, 0x01	; 1
    1a6a:	a1 f4       	brne	.+40     	; 0x1a94 <GPIO_setPinDirection+0x94>
			{
				SET_Bit(DDRA,pin);
    1a6c:	aa e3       	ldi	r26, 0x3A	; 58
    1a6e:	b0 e0       	ldi	r27, 0x00	; 0
    1a70:	ea e3       	ldi	r30, 0x3A	; 58
    1a72:	f0 e0       	ldi	r31, 0x00	; 0
    1a74:	80 81       	ld	r24, Z
    1a76:	48 2f       	mov	r20, r24
    1a78:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7a:	28 2f       	mov	r18, r24
    1a7c:	30 e0       	ldi	r19, 0x00	; 0
    1a7e:	81 e0       	ldi	r24, 0x01	; 1
    1a80:	90 e0       	ldi	r25, 0x00	; 0
    1a82:	02 2e       	mov	r0, r18
    1a84:	02 c0       	rjmp	.+4      	; 0x1a8a <GPIO_setPinDirection+0x8a>
    1a86:	88 0f       	add	r24, r24
    1a88:	99 1f       	adc	r25, r25
    1a8a:	0a 94       	dec	r0
    1a8c:	e2 f7       	brpl	.-8      	; 0x1a86 <GPIO_setPinDirection+0x86>
    1a8e:	84 2b       	or	r24, r20
    1a90:	8c 93       	st	X, r24
    1a92:	98 c0       	rjmp	.+304    	; 0x1bc4 <GPIO_setPinDirection+0x1c4>
			}
			else
			{
				CLR_Bit(DDRA,pin);
    1a94:	aa e3       	ldi	r26, 0x3A	; 58
    1a96:	b0 e0       	ldi	r27, 0x00	; 0
    1a98:	ea e3       	ldi	r30, 0x3A	; 58
    1a9a:	f0 e0       	ldi	r31, 0x00	; 0
    1a9c:	80 81       	ld	r24, Z
    1a9e:	48 2f       	mov	r20, r24
    1aa0:	8a 81       	ldd	r24, Y+2	; 0x02
    1aa2:	28 2f       	mov	r18, r24
    1aa4:	30 e0       	ldi	r19, 0x00	; 0
    1aa6:	81 e0       	ldi	r24, 0x01	; 1
    1aa8:	90 e0       	ldi	r25, 0x00	; 0
    1aaa:	02 2e       	mov	r0, r18
    1aac:	02 c0       	rjmp	.+4      	; 0x1ab2 <GPIO_setPinDirection+0xb2>
    1aae:	88 0f       	add	r24, r24
    1ab0:	99 1f       	adc	r25, r25
    1ab2:	0a 94       	dec	r0
    1ab4:	e2 f7       	brpl	.-8      	; 0x1aae <GPIO_setPinDirection+0xae>
    1ab6:	80 95       	com	r24
    1ab8:	84 23       	and	r24, r20
    1aba:	8c 93       	st	X, r24
    1abc:	83 c0       	rjmp	.+262    	; 0x1bc4 <GPIO_setPinDirection+0x1c4>
			}
			break;
		case B:
			if(direction == OUTPUT)
    1abe:	8b 81       	ldd	r24, Y+3	; 0x03
    1ac0:	81 30       	cpi	r24, 0x01	; 1
    1ac2:	a1 f4       	brne	.+40     	; 0x1aec <GPIO_setPinDirection+0xec>
			{
				SET_Bit(DDRB,pin);
    1ac4:	a7 e3       	ldi	r26, 0x37	; 55
    1ac6:	b0 e0       	ldi	r27, 0x00	; 0
    1ac8:	e7 e3       	ldi	r30, 0x37	; 55
    1aca:	f0 e0       	ldi	r31, 0x00	; 0
    1acc:	80 81       	ld	r24, Z
    1ace:	48 2f       	mov	r20, r24
    1ad0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad2:	28 2f       	mov	r18, r24
    1ad4:	30 e0       	ldi	r19, 0x00	; 0
    1ad6:	81 e0       	ldi	r24, 0x01	; 1
    1ad8:	90 e0       	ldi	r25, 0x00	; 0
    1ada:	02 2e       	mov	r0, r18
    1adc:	02 c0       	rjmp	.+4      	; 0x1ae2 <GPIO_setPinDirection+0xe2>
    1ade:	88 0f       	add	r24, r24
    1ae0:	99 1f       	adc	r25, r25
    1ae2:	0a 94       	dec	r0
    1ae4:	e2 f7       	brpl	.-8      	; 0x1ade <GPIO_setPinDirection+0xde>
    1ae6:	84 2b       	or	r24, r20
    1ae8:	8c 93       	st	X, r24
    1aea:	6c c0       	rjmp	.+216    	; 0x1bc4 <GPIO_setPinDirection+0x1c4>
			}
			else
			{
				CLR_Bit(DDRB,pin);
    1aec:	a7 e3       	ldi	r26, 0x37	; 55
    1aee:	b0 e0       	ldi	r27, 0x00	; 0
    1af0:	e7 e3       	ldi	r30, 0x37	; 55
    1af2:	f0 e0       	ldi	r31, 0x00	; 0
    1af4:	80 81       	ld	r24, Z
    1af6:	48 2f       	mov	r20, r24
    1af8:	8a 81       	ldd	r24, Y+2	; 0x02
    1afa:	28 2f       	mov	r18, r24
    1afc:	30 e0       	ldi	r19, 0x00	; 0
    1afe:	81 e0       	ldi	r24, 0x01	; 1
    1b00:	90 e0       	ldi	r25, 0x00	; 0
    1b02:	02 2e       	mov	r0, r18
    1b04:	02 c0       	rjmp	.+4      	; 0x1b0a <GPIO_setPinDirection+0x10a>
    1b06:	88 0f       	add	r24, r24
    1b08:	99 1f       	adc	r25, r25
    1b0a:	0a 94       	dec	r0
    1b0c:	e2 f7       	brpl	.-8      	; 0x1b06 <GPIO_setPinDirection+0x106>
    1b0e:	80 95       	com	r24
    1b10:	84 23       	and	r24, r20
    1b12:	8c 93       	st	X, r24
    1b14:	57 c0       	rjmp	.+174    	; 0x1bc4 <GPIO_setPinDirection+0x1c4>
			}
			break;
		case C:
			if(direction == OUTPUT)
    1b16:	8b 81       	ldd	r24, Y+3	; 0x03
    1b18:	81 30       	cpi	r24, 0x01	; 1
    1b1a:	a1 f4       	brne	.+40     	; 0x1b44 <GPIO_setPinDirection+0x144>
			{
				SET_Bit(DDRC,pin);
    1b1c:	a4 e3       	ldi	r26, 0x34	; 52
    1b1e:	b0 e0       	ldi	r27, 0x00	; 0
    1b20:	e4 e3       	ldi	r30, 0x34	; 52
    1b22:	f0 e0       	ldi	r31, 0x00	; 0
    1b24:	80 81       	ld	r24, Z
    1b26:	48 2f       	mov	r20, r24
    1b28:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2a:	28 2f       	mov	r18, r24
    1b2c:	30 e0       	ldi	r19, 0x00	; 0
    1b2e:	81 e0       	ldi	r24, 0x01	; 1
    1b30:	90 e0       	ldi	r25, 0x00	; 0
    1b32:	02 2e       	mov	r0, r18
    1b34:	02 c0       	rjmp	.+4      	; 0x1b3a <GPIO_setPinDirection+0x13a>
    1b36:	88 0f       	add	r24, r24
    1b38:	99 1f       	adc	r25, r25
    1b3a:	0a 94       	dec	r0
    1b3c:	e2 f7       	brpl	.-8      	; 0x1b36 <GPIO_setPinDirection+0x136>
    1b3e:	84 2b       	or	r24, r20
    1b40:	8c 93       	st	X, r24
    1b42:	40 c0       	rjmp	.+128    	; 0x1bc4 <GPIO_setPinDirection+0x1c4>
			}
			else
			{
				CLR_Bit(DDRC,pin);
    1b44:	a4 e3       	ldi	r26, 0x34	; 52
    1b46:	b0 e0       	ldi	r27, 0x00	; 0
    1b48:	e4 e3       	ldi	r30, 0x34	; 52
    1b4a:	f0 e0       	ldi	r31, 0x00	; 0
    1b4c:	80 81       	ld	r24, Z
    1b4e:	48 2f       	mov	r20, r24
    1b50:	8a 81       	ldd	r24, Y+2	; 0x02
    1b52:	28 2f       	mov	r18, r24
    1b54:	30 e0       	ldi	r19, 0x00	; 0
    1b56:	81 e0       	ldi	r24, 0x01	; 1
    1b58:	90 e0       	ldi	r25, 0x00	; 0
    1b5a:	02 2e       	mov	r0, r18
    1b5c:	02 c0       	rjmp	.+4      	; 0x1b62 <GPIO_setPinDirection+0x162>
    1b5e:	88 0f       	add	r24, r24
    1b60:	99 1f       	adc	r25, r25
    1b62:	0a 94       	dec	r0
    1b64:	e2 f7       	brpl	.-8      	; 0x1b5e <GPIO_setPinDirection+0x15e>
    1b66:	80 95       	com	r24
    1b68:	84 23       	and	r24, r20
    1b6a:	8c 93       	st	X, r24
    1b6c:	2b c0       	rjmp	.+86     	; 0x1bc4 <GPIO_setPinDirection+0x1c4>
			}
			break;
		case D:
			if(direction == OUTPUT)
    1b6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b70:	81 30       	cpi	r24, 0x01	; 1
    1b72:	a1 f4       	brne	.+40     	; 0x1b9c <GPIO_setPinDirection+0x19c>
			{
				SET_Bit(DDRD,pin);
    1b74:	a1 e3       	ldi	r26, 0x31	; 49
    1b76:	b0 e0       	ldi	r27, 0x00	; 0
    1b78:	e1 e3       	ldi	r30, 0x31	; 49
    1b7a:	f0 e0       	ldi	r31, 0x00	; 0
    1b7c:	80 81       	ld	r24, Z
    1b7e:	48 2f       	mov	r20, r24
    1b80:	8a 81       	ldd	r24, Y+2	; 0x02
    1b82:	28 2f       	mov	r18, r24
    1b84:	30 e0       	ldi	r19, 0x00	; 0
    1b86:	81 e0       	ldi	r24, 0x01	; 1
    1b88:	90 e0       	ldi	r25, 0x00	; 0
    1b8a:	02 2e       	mov	r0, r18
    1b8c:	02 c0       	rjmp	.+4      	; 0x1b92 <GPIO_setPinDirection+0x192>
    1b8e:	88 0f       	add	r24, r24
    1b90:	99 1f       	adc	r25, r25
    1b92:	0a 94       	dec	r0
    1b94:	e2 f7       	brpl	.-8      	; 0x1b8e <GPIO_setPinDirection+0x18e>
    1b96:	84 2b       	or	r24, r20
    1b98:	8c 93       	st	X, r24
    1b9a:	14 c0       	rjmp	.+40     	; 0x1bc4 <GPIO_setPinDirection+0x1c4>
			}
			else
			{
				CLR_Bit(DDRD,pin);
    1b9c:	a1 e3       	ldi	r26, 0x31	; 49
    1b9e:	b0 e0       	ldi	r27, 0x00	; 0
    1ba0:	e1 e3       	ldi	r30, 0x31	; 49
    1ba2:	f0 e0       	ldi	r31, 0x00	; 0
    1ba4:	80 81       	ld	r24, Z
    1ba6:	48 2f       	mov	r20, r24
    1ba8:	8a 81       	ldd	r24, Y+2	; 0x02
    1baa:	28 2f       	mov	r18, r24
    1bac:	30 e0       	ldi	r19, 0x00	; 0
    1bae:	81 e0       	ldi	r24, 0x01	; 1
    1bb0:	90 e0       	ldi	r25, 0x00	; 0
    1bb2:	02 2e       	mov	r0, r18
    1bb4:	02 c0       	rjmp	.+4      	; 0x1bba <GPIO_setPinDirection+0x1ba>
    1bb6:	88 0f       	add	r24, r24
    1bb8:	99 1f       	adc	r25, r25
    1bba:	0a 94       	dec	r0
    1bbc:	e2 f7       	brpl	.-8      	; 0x1bb6 <GPIO_setPinDirection+0x1b6>
    1bbe:	80 95       	com	r24
    1bc0:	84 23       	and	r24, r20
    1bc2:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1bc4:	0f 90       	pop	r0
    1bc6:	0f 90       	pop	r0
    1bc8:	0f 90       	pop	r0
    1bca:	0f 90       	pop	r0
    1bcc:	0f 90       	pop	r0
    1bce:	cf 91       	pop	r28
    1bd0:	df 91       	pop	r29
    1bd2:	08 95       	ret

00001bd4 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(GPIO_PORT port, u8 pin, u8 value)
{
    1bd4:	df 93       	push	r29
    1bd6:	cf 93       	push	r28
    1bd8:	00 d0       	rcall	.+0      	; 0x1bda <GPIO_writePin+0x6>
    1bda:	00 d0       	rcall	.+0      	; 0x1bdc <GPIO_writePin+0x8>
    1bdc:	0f 92       	push	r0
    1bde:	cd b7       	in	r28, 0x3d	; 61
    1be0:	de b7       	in	r29, 0x3e	; 62
    1be2:	89 83       	std	Y+1, r24	; 0x01
    1be4:	6a 83       	std	Y+2, r22	; 0x02
    1be6:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin < NUM_OF_PINS_PER_PORT) || (port < NUM_OF_PORTS))
    1be8:	8a 81       	ldd	r24, Y+2	; 0x02
    1bea:	88 30       	cpi	r24, 0x08	; 8
    1bec:	20 f0       	brcs	.+8      	; 0x1bf6 <GPIO_writePin+0x22>
    1bee:	89 81       	ldd	r24, Y+1	; 0x01
    1bf0:	84 30       	cpi	r24, 0x04	; 4
    1bf2:	08 f0       	brcs	.+2      	; 0x1bf6 <GPIO_writePin+0x22>
    1bf4:	d1 c0       	rjmp	.+418    	; 0x1d98 <GPIO_writePin+0x1c4>
	{
		/* Write the pin value as required */
		switch(port)
    1bf6:	89 81       	ldd	r24, Y+1	; 0x01
    1bf8:	28 2f       	mov	r18, r24
    1bfa:	30 e0       	ldi	r19, 0x00	; 0
    1bfc:	3d 83       	std	Y+5, r19	; 0x05
    1bfe:	2c 83       	std	Y+4, r18	; 0x04
    1c00:	8c 81       	ldd	r24, Y+4	; 0x04
    1c02:	9d 81       	ldd	r25, Y+5	; 0x05
    1c04:	81 30       	cpi	r24, 0x01	; 1
    1c06:	91 05       	cpc	r25, r1
    1c08:	09 f4       	brne	.+2      	; 0x1c0c <GPIO_writePin+0x38>
    1c0a:	43 c0       	rjmp	.+134    	; 0x1c92 <GPIO_writePin+0xbe>
    1c0c:	2c 81       	ldd	r18, Y+4	; 0x04
    1c0e:	3d 81       	ldd	r19, Y+5	; 0x05
    1c10:	22 30       	cpi	r18, 0x02	; 2
    1c12:	31 05       	cpc	r19, r1
    1c14:	2c f4       	brge	.+10     	; 0x1c20 <GPIO_writePin+0x4c>
    1c16:	8c 81       	ldd	r24, Y+4	; 0x04
    1c18:	9d 81       	ldd	r25, Y+5	; 0x05
    1c1a:	00 97       	sbiw	r24, 0x00	; 0
    1c1c:	71 f0       	breq	.+28     	; 0x1c3a <GPIO_writePin+0x66>
    1c1e:	bc c0       	rjmp	.+376    	; 0x1d98 <GPIO_writePin+0x1c4>
    1c20:	2c 81       	ldd	r18, Y+4	; 0x04
    1c22:	3d 81       	ldd	r19, Y+5	; 0x05
    1c24:	22 30       	cpi	r18, 0x02	; 2
    1c26:	31 05       	cpc	r19, r1
    1c28:	09 f4       	brne	.+2      	; 0x1c2c <GPIO_writePin+0x58>
    1c2a:	5f c0       	rjmp	.+190    	; 0x1cea <GPIO_writePin+0x116>
    1c2c:	8c 81       	ldd	r24, Y+4	; 0x04
    1c2e:	9d 81       	ldd	r25, Y+5	; 0x05
    1c30:	83 30       	cpi	r24, 0x03	; 3
    1c32:	91 05       	cpc	r25, r1
    1c34:	09 f4       	brne	.+2      	; 0x1c38 <GPIO_writePin+0x64>
    1c36:	85 c0       	rjmp	.+266    	; 0x1d42 <GPIO_writePin+0x16e>
    1c38:	af c0       	rjmp	.+350    	; 0x1d98 <GPIO_writePin+0x1c4>
		{
		case A:
			if(value == High)
    1c3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c3c:	81 30       	cpi	r24, 0x01	; 1
    1c3e:	a1 f4       	brne	.+40     	; 0x1c68 <GPIO_writePin+0x94>
			{
				SET_Bit(PORTA,pin);
    1c40:	ab e3       	ldi	r26, 0x3B	; 59
    1c42:	b0 e0       	ldi	r27, 0x00	; 0
    1c44:	eb e3       	ldi	r30, 0x3B	; 59
    1c46:	f0 e0       	ldi	r31, 0x00	; 0
    1c48:	80 81       	ld	r24, Z
    1c4a:	48 2f       	mov	r20, r24
    1c4c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c4e:	28 2f       	mov	r18, r24
    1c50:	30 e0       	ldi	r19, 0x00	; 0
    1c52:	81 e0       	ldi	r24, 0x01	; 1
    1c54:	90 e0       	ldi	r25, 0x00	; 0
    1c56:	02 2e       	mov	r0, r18
    1c58:	02 c0       	rjmp	.+4      	; 0x1c5e <GPIO_writePin+0x8a>
    1c5a:	88 0f       	add	r24, r24
    1c5c:	99 1f       	adc	r25, r25
    1c5e:	0a 94       	dec	r0
    1c60:	e2 f7       	brpl	.-8      	; 0x1c5a <GPIO_writePin+0x86>
    1c62:	84 2b       	or	r24, r20
    1c64:	8c 93       	st	X, r24
    1c66:	98 c0       	rjmp	.+304    	; 0x1d98 <GPIO_writePin+0x1c4>
			}
			else
			{
				CLR_Bit(PORTA,pin);
    1c68:	ab e3       	ldi	r26, 0x3B	; 59
    1c6a:	b0 e0       	ldi	r27, 0x00	; 0
    1c6c:	eb e3       	ldi	r30, 0x3B	; 59
    1c6e:	f0 e0       	ldi	r31, 0x00	; 0
    1c70:	80 81       	ld	r24, Z
    1c72:	48 2f       	mov	r20, r24
    1c74:	8a 81       	ldd	r24, Y+2	; 0x02
    1c76:	28 2f       	mov	r18, r24
    1c78:	30 e0       	ldi	r19, 0x00	; 0
    1c7a:	81 e0       	ldi	r24, 0x01	; 1
    1c7c:	90 e0       	ldi	r25, 0x00	; 0
    1c7e:	02 2e       	mov	r0, r18
    1c80:	02 c0       	rjmp	.+4      	; 0x1c86 <GPIO_writePin+0xb2>
    1c82:	88 0f       	add	r24, r24
    1c84:	99 1f       	adc	r25, r25
    1c86:	0a 94       	dec	r0
    1c88:	e2 f7       	brpl	.-8      	; 0x1c82 <GPIO_writePin+0xae>
    1c8a:	80 95       	com	r24
    1c8c:	84 23       	and	r24, r20
    1c8e:	8c 93       	st	X, r24
    1c90:	83 c0       	rjmp	.+262    	; 0x1d98 <GPIO_writePin+0x1c4>
			}
			break;
		case B:
			if(value == High)
    1c92:	8b 81       	ldd	r24, Y+3	; 0x03
    1c94:	81 30       	cpi	r24, 0x01	; 1
    1c96:	a1 f4       	brne	.+40     	; 0x1cc0 <GPIO_writePin+0xec>
			{
				SET_Bit(PORTB,pin);
    1c98:	a8 e3       	ldi	r26, 0x38	; 56
    1c9a:	b0 e0       	ldi	r27, 0x00	; 0
    1c9c:	e8 e3       	ldi	r30, 0x38	; 56
    1c9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ca0:	80 81       	ld	r24, Z
    1ca2:	48 2f       	mov	r20, r24
    1ca4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca6:	28 2f       	mov	r18, r24
    1ca8:	30 e0       	ldi	r19, 0x00	; 0
    1caa:	81 e0       	ldi	r24, 0x01	; 1
    1cac:	90 e0       	ldi	r25, 0x00	; 0
    1cae:	02 2e       	mov	r0, r18
    1cb0:	02 c0       	rjmp	.+4      	; 0x1cb6 <GPIO_writePin+0xe2>
    1cb2:	88 0f       	add	r24, r24
    1cb4:	99 1f       	adc	r25, r25
    1cb6:	0a 94       	dec	r0
    1cb8:	e2 f7       	brpl	.-8      	; 0x1cb2 <GPIO_writePin+0xde>
    1cba:	84 2b       	or	r24, r20
    1cbc:	8c 93       	st	X, r24
    1cbe:	6c c0       	rjmp	.+216    	; 0x1d98 <GPIO_writePin+0x1c4>
			}
			else
			{
				CLR_Bit(PORTB,pin);
    1cc0:	a8 e3       	ldi	r26, 0x38	; 56
    1cc2:	b0 e0       	ldi	r27, 0x00	; 0
    1cc4:	e8 e3       	ldi	r30, 0x38	; 56
    1cc6:	f0 e0       	ldi	r31, 0x00	; 0
    1cc8:	80 81       	ld	r24, Z
    1cca:	48 2f       	mov	r20, r24
    1ccc:	8a 81       	ldd	r24, Y+2	; 0x02
    1cce:	28 2f       	mov	r18, r24
    1cd0:	30 e0       	ldi	r19, 0x00	; 0
    1cd2:	81 e0       	ldi	r24, 0x01	; 1
    1cd4:	90 e0       	ldi	r25, 0x00	; 0
    1cd6:	02 2e       	mov	r0, r18
    1cd8:	02 c0       	rjmp	.+4      	; 0x1cde <GPIO_writePin+0x10a>
    1cda:	88 0f       	add	r24, r24
    1cdc:	99 1f       	adc	r25, r25
    1cde:	0a 94       	dec	r0
    1ce0:	e2 f7       	brpl	.-8      	; 0x1cda <GPIO_writePin+0x106>
    1ce2:	80 95       	com	r24
    1ce4:	84 23       	and	r24, r20
    1ce6:	8c 93       	st	X, r24
    1ce8:	57 c0       	rjmp	.+174    	; 0x1d98 <GPIO_writePin+0x1c4>
			}
			break;
		case C:
			if(value == High)
    1cea:	8b 81       	ldd	r24, Y+3	; 0x03
    1cec:	81 30       	cpi	r24, 0x01	; 1
    1cee:	a1 f4       	brne	.+40     	; 0x1d18 <GPIO_writePin+0x144>
			{
				SET_Bit(PORTC,pin);
    1cf0:	a5 e3       	ldi	r26, 0x35	; 53
    1cf2:	b0 e0       	ldi	r27, 0x00	; 0
    1cf4:	e5 e3       	ldi	r30, 0x35	; 53
    1cf6:	f0 e0       	ldi	r31, 0x00	; 0
    1cf8:	80 81       	ld	r24, Z
    1cfa:	48 2f       	mov	r20, r24
    1cfc:	8a 81       	ldd	r24, Y+2	; 0x02
    1cfe:	28 2f       	mov	r18, r24
    1d00:	30 e0       	ldi	r19, 0x00	; 0
    1d02:	81 e0       	ldi	r24, 0x01	; 1
    1d04:	90 e0       	ldi	r25, 0x00	; 0
    1d06:	02 2e       	mov	r0, r18
    1d08:	02 c0       	rjmp	.+4      	; 0x1d0e <GPIO_writePin+0x13a>
    1d0a:	88 0f       	add	r24, r24
    1d0c:	99 1f       	adc	r25, r25
    1d0e:	0a 94       	dec	r0
    1d10:	e2 f7       	brpl	.-8      	; 0x1d0a <GPIO_writePin+0x136>
    1d12:	84 2b       	or	r24, r20
    1d14:	8c 93       	st	X, r24
    1d16:	40 c0       	rjmp	.+128    	; 0x1d98 <GPIO_writePin+0x1c4>
			}
			else
			{
				CLR_Bit(PORTC,pin);
    1d18:	a5 e3       	ldi	r26, 0x35	; 53
    1d1a:	b0 e0       	ldi	r27, 0x00	; 0
    1d1c:	e5 e3       	ldi	r30, 0x35	; 53
    1d1e:	f0 e0       	ldi	r31, 0x00	; 0
    1d20:	80 81       	ld	r24, Z
    1d22:	48 2f       	mov	r20, r24
    1d24:	8a 81       	ldd	r24, Y+2	; 0x02
    1d26:	28 2f       	mov	r18, r24
    1d28:	30 e0       	ldi	r19, 0x00	; 0
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	90 e0       	ldi	r25, 0x00	; 0
    1d2e:	02 2e       	mov	r0, r18
    1d30:	02 c0       	rjmp	.+4      	; 0x1d36 <GPIO_writePin+0x162>
    1d32:	88 0f       	add	r24, r24
    1d34:	99 1f       	adc	r25, r25
    1d36:	0a 94       	dec	r0
    1d38:	e2 f7       	brpl	.-8      	; 0x1d32 <GPIO_writePin+0x15e>
    1d3a:	80 95       	com	r24
    1d3c:	84 23       	and	r24, r20
    1d3e:	8c 93       	st	X, r24
    1d40:	2b c0       	rjmp	.+86     	; 0x1d98 <GPIO_writePin+0x1c4>
			}
			break;
		case D:
			if(value == High)
    1d42:	8b 81       	ldd	r24, Y+3	; 0x03
    1d44:	81 30       	cpi	r24, 0x01	; 1
    1d46:	a1 f4       	brne	.+40     	; 0x1d70 <GPIO_writePin+0x19c>
			{
				SET_Bit(PORTD,pin);
    1d48:	a2 e3       	ldi	r26, 0x32	; 50
    1d4a:	b0 e0       	ldi	r27, 0x00	; 0
    1d4c:	e2 e3       	ldi	r30, 0x32	; 50
    1d4e:	f0 e0       	ldi	r31, 0x00	; 0
    1d50:	80 81       	ld	r24, Z
    1d52:	48 2f       	mov	r20, r24
    1d54:	8a 81       	ldd	r24, Y+2	; 0x02
    1d56:	28 2f       	mov	r18, r24
    1d58:	30 e0       	ldi	r19, 0x00	; 0
    1d5a:	81 e0       	ldi	r24, 0x01	; 1
    1d5c:	90 e0       	ldi	r25, 0x00	; 0
    1d5e:	02 2e       	mov	r0, r18
    1d60:	02 c0       	rjmp	.+4      	; 0x1d66 <GPIO_writePin+0x192>
    1d62:	88 0f       	add	r24, r24
    1d64:	99 1f       	adc	r25, r25
    1d66:	0a 94       	dec	r0
    1d68:	e2 f7       	brpl	.-8      	; 0x1d62 <GPIO_writePin+0x18e>
    1d6a:	84 2b       	or	r24, r20
    1d6c:	8c 93       	st	X, r24
    1d6e:	14 c0       	rjmp	.+40     	; 0x1d98 <GPIO_writePin+0x1c4>
			}
			else
			{
				CLR_Bit(PORTD,pin);
    1d70:	a2 e3       	ldi	r26, 0x32	; 50
    1d72:	b0 e0       	ldi	r27, 0x00	; 0
    1d74:	e2 e3       	ldi	r30, 0x32	; 50
    1d76:	f0 e0       	ldi	r31, 0x00	; 0
    1d78:	80 81       	ld	r24, Z
    1d7a:	48 2f       	mov	r20, r24
    1d7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d7e:	28 2f       	mov	r18, r24
    1d80:	30 e0       	ldi	r19, 0x00	; 0
    1d82:	81 e0       	ldi	r24, 0x01	; 1
    1d84:	90 e0       	ldi	r25, 0x00	; 0
    1d86:	02 2e       	mov	r0, r18
    1d88:	02 c0       	rjmp	.+4      	; 0x1d8e <GPIO_writePin+0x1ba>
    1d8a:	88 0f       	add	r24, r24
    1d8c:	99 1f       	adc	r25, r25
    1d8e:	0a 94       	dec	r0
    1d90:	e2 f7       	brpl	.-8      	; 0x1d8a <GPIO_writePin+0x1b6>
    1d92:	80 95       	com	r24
    1d94:	84 23       	and	r24, r20
    1d96:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1d98:	0f 90       	pop	r0
    1d9a:	0f 90       	pop	r0
    1d9c:	0f 90       	pop	r0
    1d9e:	0f 90       	pop	r0
    1da0:	0f 90       	pop	r0
    1da2:	cf 91       	pop	r28
    1da4:	df 91       	pop	r29
    1da6:	08 95       	ret

00001da8 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
u8 GPIO_readPin(GPIO_PORT port, u8 pin)
{
    1da8:	df 93       	push	r29
    1daa:	cf 93       	push	r28
    1dac:	00 d0       	rcall	.+0      	; 0x1dae <GPIO_readPin+0x6>
    1dae:	00 d0       	rcall	.+0      	; 0x1db0 <GPIO_readPin+0x8>
    1db0:	0f 92       	push	r0
    1db2:	cd b7       	in	r28, 0x3d	; 61
    1db4:	de b7       	in	r29, 0x3e	; 62
    1db6:	8a 83       	std	Y+2, r24	; 0x02
    1db8:	6b 83       	std	Y+3, r22	; 0x03
	u8 pin_value = Low;
    1dba:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin < NUM_OF_PINS_PER_PORT) || (port < NUM_OF_PORTS))
    1dbc:	8b 81       	ldd	r24, Y+3	; 0x03
    1dbe:	88 30       	cpi	r24, 0x08	; 8
    1dc0:	20 f0       	brcs	.+8      	; 0x1dca <GPIO_readPin+0x22>
    1dc2:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc4:	84 30       	cpi	r24, 0x04	; 4
    1dc6:	08 f0       	brcs	.+2      	; 0x1dca <GPIO_readPin+0x22>
    1dc8:	80 c0       	rjmp	.+256    	; 0x1eca <GPIO_readPin+0x122>
	{
		/* Read the pin value as required */
		switch(port)
    1dca:	8a 81       	ldd	r24, Y+2	; 0x02
    1dcc:	28 2f       	mov	r18, r24
    1dce:	30 e0       	ldi	r19, 0x00	; 0
    1dd0:	3d 83       	std	Y+5, r19	; 0x05
    1dd2:	2c 83       	std	Y+4, r18	; 0x04
    1dd4:	4c 81       	ldd	r20, Y+4	; 0x04
    1dd6:	5d 81       	ldd	r21, Y+5	; 0x05
    1dd8:	41 30       	cpi	r20, 0x01	; 1
    1dda:	51 05       	cpc	r21, r1
    1ddc:	79 f1       	breq	.+94     	; 0x1e3c <GPIO_readPin+0x94>
    1dde:	8c 81       	ldd	r24, Y+4	; 0x04
    1de0:	9d 81       	ldd	r25, Y+5	; 0x05
    1de2:	82 30       	cpi	r24, 0x02	; 2
    1de4:	91 05       	cpc	r25, r1
    1de6:	34 f4       	brge	.+12     	; 0x1df4 <GPIO_readPin+0x4c>
    1de8:	2c 81       	ldd	r18, Y+4	; 0x04
    1dea:	3d 81       	ldd	r19, Y+5	; 0x05
    1dec:	21 15       	cp	r18, r1
    1dee:	31 05       	cpc	r19, r1
    1df0:	69 f0       	breq	.+26     	; 0x1e0c <GPIO_readPin+0x64>
    1df2:	6b c0       	rjmp	.+214    	; 0x1eca <GPIO_readPin+0x122>
    1df4:	4c 81       	ldd	r20, Y+4	; 0x04
    1df6:	5d 81       	ldd	r21, Y+5	; 0x05
    1df8:	42 30       	cpi	r20, 0x02	; 2
    1dfa:	51 05       	cpc	r21, r1
    1dfc:	b9 f1       	breq	.+110    	; 0x1e6c <GPIO_readPin+0xc4>
    1dfe:	8c 81       	ldd	r24, Y+4	; 0x04
    1e00:	9d 81       	ldd	r25, Y+5	; 0x05
    1e02:	83 30       	cpi	r24, 0x03	; 3
    1e04:	91 05       	cpc	r25, r1
    1e06:	09 f4       	brne	.+2      	; 0x1e0a <GPIO_readPin+0x62>
    1e08:	49 c0       	rjmp	.+146    	; 0x1e9c <GPIO_readPin+0xf4>
    1e0a:	5f c0       	rjmp	.+190    	; 0x1eca <GPIO_readPin+0x122>
		{
		case A:
			if(isSET(PINA,pin))
    1e0c:	e9 e3       	ldi	r30, 0x39	; 57
    1e0e:	f0 e0       	ldi	r31, 0x00	; 0
    1e10:	80 81       	ld	r24, Z
    1e12:	28 2f       	mov	r18, r24
    1e14:	30 e0       	ldi	r19, 0x00	; 0
    1e16:	8b 81       	ldd	r24, Y+3	; 0x03
    1e18:	88 2f       	mov	r24, r24
    1e1a:	90 e0       	ldi	r25, 0x00	; 0
    1e1c:	a9 01       	movw	r20, r18
    1e1e:	02 c0       	rjmp	.+4      	; 0x1e24 <GPIO_readPin+0x7c>
    1e20:	55 95       	asr	r21
    1e22:	47 95       	ror	r20
    1e24:	8a 95       	dec	r24
    1e26:	e2 f7       	brpl	.-8      	; 0x1e20 <GPIO_readPin+0x78>
    1e28:	ca 01       	movw	r24, r20
    1e2a:	81 70       	andi	r24, 0x01	; 1
    1e2c:	90 70       	andi	r25, 0x00	; 0
    1e2e:	88 23       	and	r24, r24
    1e30:	19 f0       	breq	.+6      	; 0x1e38 <GPIO_readPin+0x90>
			{
				pin_value = High;
    1e32:	81 e0       	ldi	r24, 0x01	; 1
    1e34:	89 83       	std	Y+1, r24	; 0x01
    1e36:	49 c0       	rjmp	.+146    	; 0x1eca <GPIO_readPin+0x122>
			}
			else
			{
				pin_value = Low;
    1e38:	19 82       	std	Y+1, r1	; 0x01
    1e3a:	47 c0       	rjmp	.+142    	; 0x1eca <GPIO_readPin+0x122>
			}
			break;
		case B:
			if(isSET(PINB,pin))
    1e3c:	e6 e3       	ldi	r30, 0x36	; 54
    1e3e:	f0 e0       	ldi	r31, 0x00	; 0
    1e40:	80 81       	ld	r24, Z
    1e42:	28 2f       	mov	r18, r24
    1e44:	30 e0       	ldi	r19, 0x00	; 0
    1e46:	8b 81       	ldd	r24, Y+3	; 0x03
    1e48:	88 2f       	mov	r24, r24
    1e4a:	90 e0       	ldi	r25, 0x00	; 0
    1e4c:	a9 01       	movw	r20, r18
    1e4e:	02 c0       	rjmp	.+4      	; 0x1e54 <GPIO_readPin+0xac>
    1e50:	55 95       	asr	r21
    1e52:	47 95       	ror	r20
    1e54:	8a 95       	dec	r24
    1e56:	e2 f7       	brpl	.-8      	; 0x1e50 <GPIO_readPin+0xa8>
    1e58:	ca 01       	movw	r24, r20
    1e5a:	81 70       	andi	r24, 0x01	; 1
    1e5c:	90 70       	andi	r25, 0x00	; 0
    1e5e:	88 23       	and	r24, r24
    1e60:	19 f0       	breq	.+6      	; 0x1e68 <GPIO_readPin+0xc0>
			{
				pin_value = High;
    1e62:	81 e0       	ldi	r24, 0x01	; 1
    1e64:	89 83       	std	Y+1, r24	; 0x01
    1e66:	31 c0       	rjmp	.+98     	; 0x1eca <GPIO_readPin+0x122>
			}
			else
			{
				pin_value = Low;
    1e68:	19 82       	std	Y+1, r1	; 0x01
    1e6a:	2f c0       	rjmp	.+94     	; 0x1eca <GPIO_readPin+0x122>
			}
			break;
		case C:
			if(isSET(PINC,pin))
    1e6c:	e3 e3       	ldi	r30, 0x33	; 51
    1e6e:	f0 e0       	ldi	r31, 0x00	; 0
    1e70:	80 81       	ld	r24, Z
    1e72:	28 2f       	mov	r18, r24
    1e74:	30 e0       	ldi	r19, 0x00	; 0
    1e76:	8b 81       	ldd	r24, Y+3	; 0x03
    1e78:	88 2f       	mov	r24, r24
    1e7a:	90 e0       	ldi	r25, 0x00	; 0
    1e7c:	a9 01       	movw	r20, r18
    1e7e:	02 c0       	rjmp	.+4      	; 0x1e84 <GPIO_readPin+0xdc>
    1e80:	55 95       	asr	r21
    1e82:	47 95       	ror	r20
    1e84:	8a 95       	dec	r24
    1e86:	e2 f7       	brpl	.-8      	; 0x1e80 <GPIO_readPin+0xd8>
    1e88:	ca 01       	movw	r24, r20
    1e8a:	81 70       	andi	r24, 0x01	; 1
    1e8c:	90 70       	andi	r25, 0x00	; 0
    1e8e:	88 23       	and	r24, r24
    1e90:	19 f0       	breq	.+6      	; 0x1e98 <GPIO_readPin+0xf0>
			{
				pin_value = High;
    1e92:	81 e0       	ldi	r24, 0x01	; 1
    1e94:	89 83       	std	Y+1, r24	; 0x01
    1e96:	19 c0       	rjmp	.+50     	; 0x1eca <GPIO_readPin+0x122>
			}
			else
			{
				pin_value = Low;
    1e98:	19 82       	std	Y+1, r1	; 0x01
    1e9a:	17 c0       	rjmp	.+46     	; 0x1eca <GPIO_readPin+0x122>
			}
			break;
		case D:
			if(isSET(PIND,pin))
    1e9c:	e0 e3       	ldi	r30, 0x30	; 48
    1e9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ea0:	80 81       	ld	r24, Z
    1ea2:	28 2f       	mov	r18, r24
    1ea4:	30 e0       	ldi	r19, 0x00	; 0
    1ea6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea8:	88 2f       	mov	r24, r24
    1eaa:	90 e0       	ldi	r25, 0x00	; 0
    1eac:	a9 01       	movw	r20, r18
    1eae:	02 c0       	rjmp	.+4      	; 0x1eb4 <GPIO_readPin+0x10c>
    1eb0:	55 95       	asr	r21
    1eb2:	47 95       	ror	r20
    1eb4:	8a 95       	dec	r24
    1eb6:	e2 f7       	brpl	.-8      	; 0x1eb0 <GPIO_readPin+0x108>
    1eb8:	ca 01       	movw	r24, r20
    1eba:	81 70       	andi	r24, 0x01	; 1
    1ebc:	90 70       	andi	r25, 0x00	; 0
    1ebe:	88 23       	and	r24, r24
    1ec0:	19 f0       	breq	.+6      	; 0x1ec8 <GPIO_readPin+0x120>
			{
				pin_value = High;
    1ec2:	81 e0       	ldi	r24, 0x01	; 1
    1ec4:	89 83       	std	Y+1, r24	; 0x01
    1ec6:	01 c0       	rjmp	.+2      	; 0x1eca <GPIO_readPin+0x122>
			}
			else
			{
				pin_value = Low;
    1ec8:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1eca:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ecc:	0f 90       	pop	r0
    1ece:	0f 90       	pop	r0
    1ed0:	0f 90       	pop	r0
    1ed2:	0f 90       	pop	r0
    1ed4:	0f 90       	pop	r0
    1ed6:	cf 91       	pop	r28
    1ed8:	df 91       	pop	r29
    1eda:	08 95       	ret

00001edc <GPIO_setPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setPortDirection(GPIO_PORT port, GPIO_directionType direction)
{
    1edc:	df 93       	push	r29
    1ede:	cf 93       	push	r28
    1ee0:	00 d0       	rcall	.+0      	; 0x1ee2 <GPIO_setPortDirection+0x6>
    1ee2:	00 d0       	rcall	.+0      	; 0x1ee4 <GPIO_setPortDirection+0x8>
    1ee4:	cd b7       	in	r28, 0x3d	; 61
    1ee6:	de b7       	in	r29, 0x3e	; 62
    1ee8:	89 83       	std	Y+1, r24	; 0x01
    1eea:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port < NUM_OF_PORTS)
    1eec:	89 81       	ldd	r24, Y+1	; 0x01
    1eee:	84 30       	cpi	r24, 0x04	; 4
    1ef0:	90 f5       	brcc	.+100    	; 0x1f56 <GPIO_setPortDirection+0x7a>
	{
		/* Setup the port direction as required */
		switch(port)
    1ef2:	89 81       	ldd	r24, Y+1	; 0x01
    1ef4:	28 2f       	mov	r18, r24
    1ef6:	30 e0       	ldi	r19, 0x00	; 0
    1ef8:	3c 83       	std	Y+4, r19	; 0x04
    1efa:	2b 83       	std	Y+3, r18	; 0x03
    1efc:	8b 81       	ldd	r24, Y+3	; 0x03
    1efe:	9c 81       	ldd	r25, Y+4	; 0x04
    1f00:	81 30       	cpi	r24, 0x01	; 1
    1f02:	91 05       	cpc	r25, r1
    1f04:	d1 f0       	breq	.+52     	; 0x1f3a <GPIO_setPortDirection+0x5e>
    1f06:	2b 81       	ldd	r18, Y+3	; 0x03
    1f08:	3c 81       	ldd	r19, Y+4	; 0x04
    1f0a:	22 30       	cpi	r18, 0x02	; 2
    1f0c:	31 05       	cpc	r19, r1
    1f0e:	2c f4       	brge	.+10     	; 0x1f1a <GPIO_setPortDirection+0x3e>
    1f10:	8b 81       	ldd	r24, Y+3	; 0x03
    1f12:	9c 81       	ldd	r25, Y+4	; 0x04
    1f14:	00 97       	sbiw	r24, 0x00	; 0
    1f16:	61 f0       	breq	.+24     	; 0x1f30 <GPIO_setPortDirection+0x54>
    1f18:	1e c0       	rjmp	.+60     	; 0x1f56 <GPIO_setPortDirection+0x7a>
    1f1a:	2b 81       	ldd	r18, Y+3	; 0x03
    1f1c:	3c 81       	ldd	r19, Y+4	; 0x04
    1f1e:	22 30       	cpi	r18, 0x02	; 2
    1f20:	31 05       	cpc	r19, r1
    1f22:	81 f0       	breq	.+32     	; 0x1f44 <GPIO_setPortDirection+0x68>
    1f24:	8b 81       	ldd	r24, Y+3	; 0x03
    1f26:	9c 81       	ldd	r25, Y+4	; 0x04
    1f28:	83 30       	cpi	r24, 0x03	; 3
    1f2a:	91 05       	cpc	r25, r1
    1f2c:	81 f0       	breq	.+32     	; 0x1f4e <GPIO_setPortDirection+0x72>
    1f2e:	13 c0       	rjmp	.+38     	; 0x1f56 <GPIO_setPortDirection+0x7a>
		{
		case A:
			DDRA = 0xFF;
    1f30:	ea e3       	ldi	r30, 0x3A	; 58
    1f32:	f0 e0       	ldi	r31, 0x00	; 0
    1f34:	8f ef       	ldi	r24, 0xFF	; 255
    1f36:	80 83       	st	Z, r24
    1f38:	0e c0       	rjmp	.+28     	; 0x1f56 <GPIO_setPortDirection+0x7a>
			break;
		case B:
			DDRB = 0xFF;
    1f3a:	e7 e3       	ldi	r30, 0x37	; 55
    1f3c:	f0 e0       	ldi	r31, 0x00	; 0
    1f3e:	8f ef       	ldi	r24, 0xFF	; 255
    1f40:	80 83       	st	Z, r24
    1f42:	09 c0       	rjmp	.+18     	; 0x1f56 <GPIO_setPortDirection+0x7a>
			break;
		case C:
			DDRC = 0xFF;
    1f44:	e4 e3       	ldi	r30, 0x34	; 52
    1f46:	f0 e0       	ldi	r31, 0x00	; 0
    1f48:	8f ef       	ldi	r24, 0xFF	; 255
    1f4a:	80 83       	st	Z, r24
    1f4c:	04 c0       	rjmp	.+8      	; 0x1f56 <GPIO_setPortDirection+0x7a>
			break;
		case D:
			DDRD = 0xFF;
    1f4e:	e1 e3       	ldi	r30, 0x31	; 49
    1f50:	f0 e0       	ldi	r31, 0x00	; 0
    1f52:	8f ef       	ldi	r24, 0xFF	; 255
    1f54:	80 83       	st	Z, r24
			break;
		}
	}
}
    1f56:	0f 90       	pop	r0
    1f58:	0f 90       	pop	r0
    1f5a:	0f 90       	pop	r0
    1f5c:	0f 90       	pop	r0
    1f5e:	cf 91       	pop	r28
    1f60:	df 91       	pop	r29
    1f62:	08 95       	ret

00001f64 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(GPIO_PORT port, u8 value)
{
    1f64:	df 93       	push	r29
    1f66:	cf 93       	push	r28
    1f68:	00 d0       	rcall	.+0      	; 0x1f6a <GPIO_writePort+0x6>
    1f6a:	00 d0       	rcall	.+0      	; 0x1f6c <GPIO_writePort+0x8>
    1f6c:	cd b7       	in	r28, 0x3d	; 61
    1f6e:	de b7       	in	r29, 0x3e	; 62
    1f70:	89 83       	std	Y+1, r24	; 0x01
    1f72:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port < NUM_OF_PORTS)
    1f74:	89 81       	ldd	r24, Y+1	; 0x01
    1f76:	84 30       	cpi	r24, 0x04	; 4
    1f78:	90 f5       	brcc	.+100    	; 0x1fde <GPIO_writePort+0x7a>
	{
		/* Write the port value as required */
		switch(port)
    1f7a:	89 81       	ldd	r24, Y+1	; 0x01
    1f7c:	28 2f       	mov	r18, r24
    1f7e:	30 e0       	ldi	r19, 0x00	; 0
    1f80:	3c 83       	std	Y+4, r19	; 0x04
    1f82:	2b 83       	std	Y+3, r18	; 0x03
    1f84:	8b 81       	ldd	r24, Y+3	; 0x03
    1f86:	9c 81       	ldd	r25, Y+4	; 0x04
    1f88:	81 30       	cpi	r24, 0x01	; 1
    1f8a:	91 05       	cpc	r25, r1
    1f8c:	d1 f0       	breq	.+52     	; 0x1fc2 <GPIO_writePort+0x5e>
    1f8e:	2b 81       	ldd	r18, Y+3	; 0x03
    1f90:	3c 81       	ldd	r19, Y+4	; 0x04
    1f92:	22 30       	cpi	r18, 0x02	; 2
    1f94:	31 05       	cpc	r19, r1
    1f96:	2c f4       	brge	.+10     	; 0x1fa2 <GPIO_writePort+0x3e>
    1f98:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f9c:	00 97       	sbiw	r24, 0x00	; 0
    1f9e:	61 f0       	breq	.+24     	; 0x1fb8 <GPIO_writePort+0x54>
    1fa0:	1e c0       	rjmp	.+60     	; 0x1fde <GPIO_writePort+0x7a>
    1fa2:	2b 81       	ldd	r18, Y+3	; 0x03
    1fa4:	3c 81       	ldd	r19, Y+4	; 0x04
    1fa6:	22 30       	cpi	r18, 0x02	; 2
    1fa8:	31 05       	cpc	r19, r1
    1faa:	81 f0       	breq	.+32     	; 0x1fcc <GPIO_writePort+0x68>
    1fac:	8b 81       	ldd	r24, Y+3	; 0x03
    1fae:	9c 81       	ldd	r25, Y+4	; 0x04
    1fb0:	83 30       	cpi	r24, 0x03	; 3
    1fb2:	91 05       	cpc	r25, r1
    1fb4:	81 f0       	breq	.+32     	; 0x1fd6 <GPIO_writePort+0x72>
    1fb6:	13 c0       	rjmp	.+38     	; 0x1fde <GPIO_writePort+0x7a>
		{
		case A:
			PORTA = value;
    1fb8:	eb e3       	ldi	r30, 0x3B	; 59
    1fba:	f0 e0       	ldi	r31, 0x00	; 0
    1fbc:	8a 81       	ldd	r24, Y+2	; 0x02
    1fbe:	80 83       	st	Z, r24
    1fc0:	0e c0       	rjmp	.+28     	; 0x1fde <GPIO_writePort+0x7a>
			break;
		case B:
			PORTB = value;
    1fc2:	e8 e3       	ldi	r30, 0x38	; 56
    1fc4:	f0 e0       	ldi	r31, 0x00	; 0
    1fc6:	8a 81       	ldd	r24, Y+2	; 0x02
    1fc8:	80 83       	st	Z, r24
    1fca:	09 c0       	rjmp	.+18     	; 0x1fde <GPIO_writePort+0x7a>
			break;
		case C:
			PORTC = value;
    1fcc:	e5 e3       	ldi	r30, 0x35	; 53
    1fce:	f0 e0       	ldi	r31, 0x00	; 0
    1fd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd2:	80 83       	st	Z, r24
    1fd4:	04 c0       	rjmp	.+8      	; 0x1fde <GPIO_writePort+0x7a>
			break;
		case D:
			PORTD = value;
    1fd6:	e2 e3       	ldi	r30, 0x32	; 50
    1fd8:	f0 e0       	ldi	r31, 0x00	; 0
    1fda:	8a 81       	ldd	r24, Y+2	; 0x02
    1fdc:	80 83       	st	Z, r24
			break;
		}
	}
}
    1fde:	0f 90       	pop	r0
    1fe0:	0f 90       	pop	r0
    1fe2:	0f 90       	pop	r0
    1fe4:	0f 90       	pop	r0
    1fe6:	cf 91       	pop	r28
    1fe8:	df 91       	pop	r29
    1fea:	08 95       	ret

00001fec <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
u8 GPIO_readPort(GPIO_PORT port)
{
    1fec:	df 93       	push	r29
    1fee:	cf 93       	push	r28
    1ff0:	00 d0       	rcall	.+0      	; 0x1ff2 <GPIO_readPort+0x6>
    1ff2:	00 d0       	rcall	.+0      	; 0x1ff4 <GPIO_readPort+0x8>
    1ff4:	cd b7       	in	r28, 0x3d	; 61
    1ff6:	de b7       	in	r29, 0x3e	; 62
    1ff8:	8a 83       	std	Y+2, r24	; 0x02
	u8 value = Low;
    1ffa:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port < NUM_OF_PORTS)
    1ffc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ffe:	84 30       	cpi	r24, 0x04	; 4
    2000:	90 f5       	brcc	.+100    	; 0x2066 <GPIO_readPort+0x7a>
	{
		/* Read the port value as required */
		switch(port)
    2002:	8a 81       	ldd	r24, Y+2	; 0x02
    2004:	28 2f       	mov	r18, r24
    2006:	30 e0       	ldi	r19, 0x00	; 0
    2008:	3c 83       	std	Y+4, r19	; 0x04
    200a:	2b 83       	std	Y+3, r18	; 0x03
    200c:	8b 81       	ldd	r24, Y+3	; 0x03
    200e:	9c 81       	ldd	r25, Y+4	; 0x04
    2010:	81 30       	cpi	r24, 0x01	; 1
    2012:	91 05       	cpc	r25, r1
    2014:	d1 f0       	breq	.+52     	; 0x204a <GPIO_readPort+0x5e>
    2016:	2b 81       	ldd	r18, Y+3	; 0x03
    2018:	3c 81       	ldd	r19, Y+4	; 0x04
    201a:	22 30       	cpi	r18, 0x02	; 2
    201c:	31 05       	cpc	r19, r1
    201e:	2c f4       	brge	.+10     	; 0x202a <GPIO_readPort+0x3e>
    2020:	8b 81       	ldd	r24, Y+3	; 0x03
    2022:	9c 81       	ldd	r25, Y+4	; 0x04
    2024:	00 97       	sbiw	r24, 0x00	; 0
    2026:	61 f0       	breq	.+24     	; 0x2040 <GPIO_readPort+0x54>
    2028:	1e c0       	rjmp	.+60     	; 0x2066 <GPIO_readPort+0x7a>
    202a:	2b 81       	ldd	r18, Y+3	; 0x03
    202c:	3c 81       	ldd	r19, Y+4	; 0x04
    202e:	22 30       	cpi	r18, 0x02	; 2
    2030:	31 05       	cpc	r19, r1
    2032:	81 f0       	breq	.+32     	; 0x2054 <GPIO_readPort+0x68>
    2034:	8b 81       	ldd	r24, Y+3	; 0x03
    2036:	9c 81       	ldd	r25, Y+4	; 0x04
    2038:	83 30       	cpi	r24, 0x03	; 3
    203a:	91 05       	cpc	r25, r1
    203c:	81 f0       	breq	.+32     	; 0x205e <GPIO_readPort+0x72>
    203e:	13 c0       	rjmp	.+38     	; 0x2066 <GPIO_readPort+0x7a>
		{
		case A:
			value = PINA;
    2040:	e9 e3       	ldi	r30, 0x39	; 57
    2042:	f0 e0       	ldi	r31, 0x00	; 0
    2044:	80 81       	ld	r24, Z
    2046:	89 83       	std	Y+1, r24	; 0x01
    2048:	0e c0       	rjmp	.+28     	; 0x2066 <GPIO_readPort+0x7a>
			break;
		case B:
			value = PINB;
    204a:	e6 e3       	ldi	r30, 0x36	; 54
    204c:	f0 e0       	ldi	r31, 0x00	; 0
    204e:	80 81       	ld	r24, Z
    2050:	89 83       	std	Y+1, r24	; 0x01
    2052:	09 c0       	rjmp	.+18     	; 0x2066 <GPIO_readPort+0x7a>
			break;
		case C:
			value = PINC;
    2054:	e3 e3       	ldi	r30, 0x33	; 51
    2056:	f0 e0       	ldi	r31, 0x00	; 0
    2058:	80 81       	ld	r24, Z
    205a:	89 83       	std	Y+1, r24	; 0x01
    205c:	04 c0       	rjmp	.+8      	; 0x2066 <GPIO_readPort+0x7a>
			break;
		case D:
			value = PIND;
    205e:	e0 e3       	ldi	r30, 0x30	; 48
    2060:	f0 e0       	ldi	r31, 0x00	; 0
    2062:	80 81       	ld	r24, Z
    2064:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    2066:	89 81       	ldd	r24, Y+1	; 0x01
}
    2068:	0f 90       	pop	r0
    206a:	0f 90       	pop	r0
    206c:	0f 90       	pop	r0
    206e:	0f 90       	pop	r0
    2070:	cf 91       	pop	r28
    2072:	df 91       	pop	r29
    2074:	08 95       	ret

00002076 <DC_Motor_Init>:
#endif

/*Init the motor pins as output*/
/*Takes void and returns void*/
void DC_Motor_Init(void)
{
    2076:	df 93       	push	r29
    2078:	cf 93       	push	r28
    207a:	cd b7       	in	r28, 0x3d	; 61
    207c:	de b7       	in	r29, 0x3e	; 62
	GPIO_setPinDirection(MOTOR_PORT,FISRT_PIN, OUTPUT); /*Set Pin0 in Port B as Output*/
    207e:	81 e0       	ldi	r24, 0x01	; 1
    2080:	60 e0       	ldi	r22, 0x00	; 0
    2082:	41 e0       	ldi	r20, 0x01	; 1
    2084:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <GPIO_setPinDirection>
	GPIO_setPinDirection(MOTOR_PORT,SECOND_PIN, OUTPUT); /*Set Pin1 in Port B as Output*/
    2088:	81 e0       	ldi	r24, 0x01	; 1
    208a:	61 e0       	ldi	r22, 0x01	; 1
    208c:	41 e0       	ldi	r20, 0x01	; 1
    208e:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <GPIO_setPinDirection>
	GPIO_writePin(MOTOR_PORT,SECOND_PIN, Low);  /*Set Pin0 in Port B as Low (0)*/
    2092:	81 e0       	ldi	r24, 0x01	; 1
    2094:	61 e0       	ldi	r22, 0x01	; 1
    2096:	40 e0       	ldi	r20, 0x00	; 0
    2098:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
	GPIO_writePin(MOTOR_PORT,FISRT_PIN, Low);/*Set Pin1 in Port B as Low (0)*/
    209c:	81 e0       	ldi	r24, 0x01	; 1
    209e:	60 e0       	ldi	r22, 0x00	; 0
    20a0:	40 e0       	ldi	r20, 0x00	; 0
    20a2:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
}
    20a6:	cf 91       	pop	r28
    20a8:	df 91       	pop	r29
    20aa:	08 95       	ret

000020ac <DC_Motor_Rotate>:

/*Rotation options of motor
 * first parameter is Clockwise or Counter Clockwise
 * second the speed in percentage (100% or 75% or 50% or 25% only)*/
void DC_Motor_Rotate(u8 state, u8 speed)
{
    20ac:	df 93       	push	r29
    20ae:	cf 93       	push	r28
    20b0:	cd b7       	in	r28, 0x3d	; 61
    20b2:	de b7       	in	r29, 0x3e	; 62
    20b4:	27 97       	sbiw	r28, 0x07	; 7
    20b6:	0f b6       	in	r0, 0x3f	; 63
    20b8:	f8 94       	cli
    20ba:	de bf       	out	0x3e, r29	; 62
    20bc:	0f be       	out	0x3f, r0	; 63
    20be:	cd bf       	out	0x3d, r28	; 61
    20c0:	8a 83       	std	Y+2, r24	; 0x02
    20c2:	6b 83       	std	Y+3, r22	; 0x03
	switch(state)
    20c4:	8a 81       	ldd	r24, Y+2	; 0x02
    20c6:	28 2f       	mov	r18, r24
    20c8:	30 e0       	ldi	r19, 0x00	; 0
    20ca:	3f 83       	std	Y+7, r19	; 0x07
    20cc:	2e 83       	std	Y+6, r18	; 0x06
    20ce:	8e 81       	ldd	r24, Y+6	; 0x06
    20d0:	9f 81       	ldd	r25, Y+7	; 0x07
    20d2:	00 97       	sbiw	r24, 0x00	; 0
    20d4:	31 f0       	breq	.+12     	; 0x20e2 <DC_Motor_Rotate+0x36>
    20d6:	2e 81       	ldd	r18, Y+6	; 0x06
    20d8:	3f 81       	ldd	r19, Y+7	; 0x07
    20da:	21 30       	cpi	r18, 0x01	; 1
    20dc:	31 05       	cpc	r19, r1
    20de:	61 f0       	breq	.+24     	; 0x20f8 <DC_Motor_Rotate+0x4c>
    20e0:	42 c0       	rjmp	.+132    	; 0x2166 <DC_Motor_Rotate+0xba>
	{
	case CW:
		GPIO_writePin(MOTOR_PORT,SECOND_PIN, Low);	/*Set Pin1 in Port B as Low (0)*/
    20e2:	81 e0       	ldi	r24, 0x01	; 1
    20e4:	61 e0       	ldi	r22, 0x01	; 1
    20e6:	40 e0       	ldi	r20, 0x00	; 0
    20e8:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT,FISRT_PIN, High);	/*Set Pin0 in Port B as High (1)*/
    20ec:	81 e0       	ldi	r24, 0x01	; 1
    20ee:	60 e0       	ldi	r22, 0x00	; 0
    20f0:	41 e0       	ldi	r20, 0x01	; 1
    20f2:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
    20f6:	0a c0       	rjmp	.+20     	; 0x210c <DC_Motor_Rotate+0x60>
		break;
	case CCW:
		GPIO_writePin(MOTOR_PORT,SECOND_PIN, High); /*Set Pin1 in Port B as High (1)*/
    20f8:	81 e0       	ldi	r24, 0x01	; 1
    20fa:	61 e0       	ldi	r22, 0x01	; 1
    20fc:	41 e0       	ldi	r20, 0x01	; 1
    20fe:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT,FISRT_PIN, Low); /*Set Pin0 in Port B as Low (0)*/
    2102:	81 e0       	ldi	r24, 0x01	; 1
    2104:	60 e0       	ldi	r22, 0x00	; 0
    2106:	40 e0       	ldi	r20, 0x00	; 0
    2108:	0e 94 ea 0d 	call	0x1bd4	; 0x1bd4 <GPIO_writePin>
		break;
	default: return;
	}

	u8 DC;
	switch (speed)
    210c:	8b 81       	ldd	r24, Y+3	; 0x03
    210e:	28 2f       	mov	r18, r24
    2110:	30 e0       	ldi	r19, 0x00	; 0
    2112:	3d 83       	std	Y+5, r19	; 0x05
    2114:	2c 83       	std	Y+4, r18	; 0x04
    2116:	8c 81       	ldd	r24, Y+4	; 0x04
    2118:	9d 81       	ldd	r25, Y+5	; 0x05
    211a:	82 33       	cpi	r24, 0x32	; 50
    211c:	91 05       	cpc	r25, r1
    211e:	d9 f0       	breq	.+54     	; 0x2156 <DC_Motor_Rotate+0xaa>
    2120:	2c 81       	ldd	r18, Y+4	; 0x04
    2122:	3d 81       	ldd	r19, Y+5	; 0x05
    2124:	23 33       	cpi	r18, 0x33	; 51
    2126:	31 05       	cpc	r19, r1
    2128:	34 f4       	brge	.+12     	; 0x2136 <DC_Motor_Rotate+0x8a>
    212a:	8c 81       	ldd	r24, Y+4	; 0x04
    212c:	9d 81       	ldd	r25, Y+5	; 0x05
    212e:	89 31       	cpi	r24, 0x19	; 25
    2130:	91 05       	cpc	r25, r1
    2132:	a1 f0       	breq	.+40     	; 0x215c <DC_Motor_Rotate+0xb0>
    2134:	15 c0       	rjmp	.+42     	; 0x2160 <DC_Motor_Rotate+0xb4>
    2136:	2c 81       	ldd	r18, Y+4	; 0x04
    2138:	3d 81       	ldd	r19, Y+5	; 0x05
    213a:	2b 34       	cpi	r18, 0x4B	; 75
    213c:	31 05       	cpc	r19, r1
    213e:	41 f0       	breq	.+16     	; 0x2150 <DC_Motor_Rotate+0xa4>
    2140:	8c 81       	ldd	r24, Y+4	; 0x04
    2142:	9d 81       	ldd	r25, Y+5	; 0x05
    2144:	84 36       	cpi	r24, 0x64	; 100
    2146:	91 05       	cpc	r25, r1
    2148:	59 f4       	brne	.+22     	; 0x2160 <DC_Motor_Rotate+0xb4>
	{
	case 100:
		DC = 255;
    214a:	8f ef       	ldi	r24, 0xFF	; 255
    214c:	89 83       	std	Y+1, r24	; 0x01
    214e:	08 c0       	rjmp	.+16     	; 0x2160 <DC_Motor_Rotate+0xb4>
		break;
	case 75:
		DC = 192;
    2150:	80 ec       	ldi	r24, 0xC0	; 192
    2152:	89 83       	std	Y+1, r24	; 0x01
    2154:	05 c0       	rjmp	.+10     	; 0x2160 <DC_Motor_Rotate+0xb4>
		break;
	case 50:
		DC = 128;
    2156:	80 e8       	ldi	r24, 0x80	; 128
    2158:	89 83       	std	Y+1, r24	; 0x01
    215a:	02 c0       	rjmp	.+4      	; 0x2160 <DC_Motor_Rotate+0xb4>
		break;
	case 25:
		DC = 64;
    215c:	80 e4       	ldi	r24, 0x40	; 64
    215e:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	TMR0_PWM_Start(DC);
    2160:	89 81       	ldd	r24, Y+1	; 0x01
    2162:	0e 94 c9 07 	call	0xf92	; 0xf92 <TMR0_PWM_Start>
}
    2166:	27 96       	adiw	r28, 0x07	; 7
    2168:	0f b6       	in	r0, 0x3f	; 63
    216a:	f8 94       	cli
    216c:	de bf       	out	0x3e, r29	; 62
    216e:	0f be       	out	0x3f, r0	; 63
    2170:	cd bf       	out	0x3d, r28	; 61
    2172:	cf 91       	pop	r28
    2174:	df 91       	pop	r29
    2176:	08 95       	ret

00002178 <ADC_init>:

#include "ADC_private.h"
#include "ADC.h"

void ADC_init(const ADC_config * ADC_ptr)
{
    2178:	df 93       	push	r29
    217a:	cf 93       	push	r28
    217c:	00 d0       	rcall	.+0      	; 0x217e <ADC_init+0x6>
    217e:	cd b7       	in	r28, 0x3d	; 61
    2180:	de b7       	in	r29, 0x3e	; 62
    2182:	9a 83       	std	Y+2, r25	; 0x02
    2184:	89 83       	std	Y+1, r24	; 0x01
	/*Set ADMUX register reference voltage (AREF or AVCC or Internal Voltage)*/
	ADMUX = ((ADMUX & 0x3F) | ((ADC_ptr -> RefVoltage) << 6));
    2186:	a7 e2       	ldi	r26, 0x27	; 39
    2188:	b0 e0       	ldi	r27, 0x00	; 0
    218a:	e7 e2       	ldi	r30, 0x27	; 39
    218c:	f0 e0       	ldi	r31, 0x00	; 0
    218e:	80 81       	ld	r24, Z
    2190:	28 2f       	mov	r18, r24
    2192:	2f 73       	andi	r18, 0x3F	; 63
    2194:	e9 81       	ldd	r30, Y+1	; 0x01
    2196:	fa 81       	ldd	r31, Y+2	; 0x02
    2198:	81 81       	ldd	r24, Z+1	; 0x01
    219a:	88 2f       	mov	r24, r24
    219c:	90 e0       	ldi	r25, 0x00	; 0
    219e:	00 24       	eor	r0, r0
    21a0:	96 95       	lsr	r25
    21a2:	87 95       	ror	r24
    21a4:	07 94       	ror	r0
    21a6:	96 95       	lsr	r25
    21a8:	87 95       	ror	r24
    21aa:	07 94       	ror	r0
    21ac:	98 2f       	mov	r25, r24
    21ae:	80 2d       	mov	r24, r0
    21b0:	82 2b       	or	r24, r18
    21b2:	8c 93       	st	X, r24

	/*Enable ADC */
	SET_Bit(ADCSRA,ADEN);
    21b4:	a6 e2       	ldi	r26, 0x26	; 38
    21b6:	b0 e0       	ldi	r27, 0x00	; 0
    21b8:	e6 e2       	ldi	r30, 0x26	; 38
    21ba:	f0 e0       	ldi	r31, 0x00	; 0
    21bc:	80 81       	ld	r24, Z
    21be:	80 68       	ori	r24, 0x80	; 128
    21c0:	8c 93       	st	X, r24

	/*Set ADC Clock prescalar*/
	ADCSRA = ((ADCSRA & 0xF8) | ADC_ptr -> clock);
    21c2:	a6 e2       	ldi	r26, 0x26	; 38
    21c4:	b0 e0       	ldi	r27, 0x00	; 0
    21c6:	e6 e2       	ldi	r30, 0x26	; 38
    21c8:	f0 e0       	ldi	r31, 0x00	; 0
    21ca:	80 81       	ld	r24, Z
    21cc:	98 2f       	mov	r25, r24
    21ce:	98 7f       	andi	r25, 0xF8	; 248
    21d0:	e9 81       	ldd	r30, Y+1	; 0x01
    21d2:	fa 81       	ldd	r31, Y+2	; 0x02
    21d4:	80 81       	ld	r24, Z
    21d6:	89 2b       	or	r24, r25
    21d8:	8c 93       	st	X, r24
	/*if ADC interrupt is enabled then SET interrupt enable pin in ADCSRA*/
#ifdef	ADC_ENABLE_Interrupt
	SET_Bit(ADCSRA, ADIF);
#endif

}
    21da:	0f 90       	pop	r0
    21dc:	0f 90       	pop	r0
    21de:	cf 91       	pop	r28
    21e0:	df 91       	pop	r29
    21e2:	08 95       	ret

000021e4 <ADC_readChannel>:

u16 ADC_readChannel(u16 ch)
{
    21e4:	df 93       	push	r29
    21e6:	cf 93       	push	r28
    21e8:	00 d0       	rcall	.+0      	; 0x21ea <ADC_readChannel+0x6>
    21ea:	cd b7       	in	r28, 0x3d	; 61
    21ec:	de b7       	in	r29, 0x3e	; 62
    21ee:	9a 83       	std	Y+2, r25	; 0x02
    21f0:	89 83       	std	Y+1, r24	; 0x01
	/*Select Analog Channel*/
	ADMUX &= 0xE0;
    21f2:	a7 e2       	ldi	r26, 0x27	; 39
    21f4:	b0 e0       	ldi	r27, 0x00	; 0
    21f6:	e7 e2       	ldi	r30, 0x27	; 39
    21f8:	f0 e0       	ldi	r31, 0x00	; 0
    21fa:	80 81       	ld	r24, Z
    21fc:	80 7e       	andi	r24, 0xE0	; 224
    21fe:	8c 93       	st	X, r24

	/*insert data to ADMUX*/
	ADMUX |= ch;
    2200:	a7 e2       	ldi	r26, 0x27	; 39
    2202:	b0 e0       	ldi	r27, 0x00	; 0
    2204:	e7 e2       	ldi	r30, 0x27	; 39
    2206:	f0 e0       	ldi	r31, 0x00	; 0
    2208:	90 81       	ld	r25, Z
    220a:	89 81       	ldd	r24, Y+1	; 0x01
    220c:	89 2b       	or	r24, r25
    220e:	8c 93       	st	X, r24
	/*set start conversion (ADSC) to 1*/
	SET_Bit(ADCSRA, ADSC);
    2210:	a6 e2       	ldi	r26, 0x26	; 38
    2212:	b0 e0       	ldi	r27, 0x00	; 0
    2214:	e6 e2       	ldi	r30, 0x26	; 38
    2216:	f0 e0       	ldi	r31, 0x00	; 0
    2218:	80 81       	ld	r24, Z
    221a:	80 64       	ori	r24, 0x40	; 64
    221c:	8c 93       	st	X, r24

	/*if interrupt is enabled then wait till flag is
	 * then set ADIF to 1 to disable interrupt*/

	while(isCLR(ADCSRA, ADIF));
    221e:	e6 e2       	ldi	r30, 0x26	; 38
    2220:	f0 e0       	ldi	r31, 0x00	; 0
    2222:	80 81       	ld	r24, Z
    2224:	88 2f       	mov	r24, r24
    2226:	90 e0       	ldi	r25, 0x00	; 0
    2228:	80 71       	andi	r24, 0x10	; 16
    222a:	90 70       	andi	r25, 0x00	; 0
    222c:	00 97       	sbiw	r24, 0x00	; 0
    222e:	b9 f3       	breq	.-18     	; 0x221e <ADC_readChannel+0x3a>
	SET_Bit(ADCSRA, ADIF);
    2230:	a6 e2       	ldi	r26, 0x26	; 38
    2232:	b0 e0       	ldi	r27, 0x00	; 0
    2234:	e6 e2       	ldi	r30, 0x26	; 38
    2236:	f0 e0       	ldi	r31, 0x00	; 0
    2238:	80 81       	ld	r24, Z
    223a:	80 61       	ori	r24, 0x10	; 16
    223c:	8c 93       	st	X, r24

	/*Return Data*/
	return ADC;
    223e:	e4 e2       	ldi	r30, 0x24	; 36
    2240:	f0 e0       	ldi	r31, 0x00	; 0
    2242:	80 81       	ld	r24, Z
    2244:	91 81       	ldd	r25, Z+1	; 0x01
}
    2246:	0f 90       	pop	r0
    2248:	0f 90       	pop	r0
    224a:	cf 91       	pop	r28
    224c:	df 91       	pop	r29
    224e:	08 95       	ret

00002250 <main>:
#include "LCD/LCD.h"
#include "LM35_Temp_Sensor/lm35_sensor.h"
#include "avr/delay.h"

int main(void)
{
    2250:	df 93       	push	r29
    2252:	cf 93       	push	r28
    2254:	00 d0       	rcall	.+0      	; 0x2256 <main+0x6>
    2256:	0f 92       	push	r0
    2258:	cd b7       	in	r28, 0x3d	; 61
    225a:	de b7       	in	r29, 0x3e	; 62
	u8 temp;

	/*Init LCD to power ON correctly*/
	LCD_init();
    225c:	0e 94 44 08 	call	0x1088	; 0x1088 <LCD_init>

	/*Init ADC with specified Configuration Which Are Clock = F_CPU/8
	 * and Setting reference voltage to internal voltage 2.56v*/
	ADC_config ADCConfig = {FCPU_8, IntVoltage};
    2260:	83 e0       	ldi	r24, 0x03	; 3
    2262:	8a 83       	std	Y+2, r24	; 0x02
    2264:	83 e0       	ldi	r24, 0x03	; 3
    2266:	8b 83       	std	Y+3, r24	; 0x03
	ADC_init(&ADCConfig);
    2268:	ce 01       	movw	r24, r28
    226a:	02 96       	adiw	r24, 0x02	; 2
    226c:	0e 94 bc 10 	call	0x2178	; 0x2178 <ADC_init>

	/*Display a sentence*/
	LCD_Displaystring("Temp =    C");
    2270:	80 e6       	ldi	r24, 0x60	; 96
    2272:	90 e0       	ldi	r25, 0x00	; 0
    2274:	0e 94 4f 0c 	call	0x189e	; 0x189e <LCD_Displaystring>

	/*Init the motor by setting the directions and pin value on its connections*/
	DC_Motor_Init();
    2278:	0e 94 3b 10 	call	0x2076	; 0x2076 <DC_Motor_Init>


	while(1)
	{
		/*reading the temperature from sensor*/
	  	temp = LM35_getTemperature();
    227c:	0e 94 fe 07 	call	0xffc	; 0xffc <LM35_getTemperature>
    2280:	89 83       	std	Y+1, r24	; 0x01
		LCD_MoveCursor(0,7);
    2282:	80 e0       	ldi	r24, 0x00	; 0
    2284:	67 e0       	ldi	r22, 0x07	; 7
    2286:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <LCD_MoveCursor>

		if(temp >= 100)
    228a:	89 81       	ldd	r24, Y+1	; 0x01
    228c:	84 36       	cpi	r24, 0x64	; 100
    228e:	30 f0       	brcs	.+12     	; 0x229c <main+0x4c>
		{
			LCD_Int_to_Str(temp);
    2290:	89 81       	ldd	r24, Y+1	; 0x01
    2292:	88 2f       	mov	r24, r24
    2294:	90 e0       	ldi	r25, 0x00	; 0
    2296:	0e 94 dd 0c 	call	0x19ba	; 0x19ba <LCD_Int_to_Str>
    229a:	08 c0       	rjmp	.+16     	; 0x22ac <main+0x5c>
		}
		else
		{
			LCD_Int_to_Str(temp);
    229c:	89 81       	ldd	r24, Y+1	; 0x01
    229e:	88 2f       	mov	r24, r24
    22a0:	90 e0       	ldi	r25, 0x00	; 0
    22a2:	0e 94 dd 0c 	call	0x19ba	; 0x19ba <LCD_Int_to_Str>
			LCD_DisplayCharacter(' ');
    22a6:	80 e2       	ldi	r24, 0x20	; 32
    22a8:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <LCD_DisplayCharacter>
		}

		/*If temp < 30 then stop the fan */
		if (temp < 30)
    22ac:	89 81       	ldd	r24, Y+1	; 0x01
    22ae:	8e 31       	cpi	r24, 0x1E	; 30
    22b0:	58 f4       	brcc	.+22     	; 0x22c8 <main+0x78>
		{
			LCD_MoveCursor(1,3);
    22b2:	81 e0       	ldi	r24, 0x01	; 1
    22b4:	63 e0       	ldi	r22, 0x03	; 3
    22b6:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <LCD_MoveCursor>
			LCD_Displaystring("Fan is off");
    22ba:	8c e6       	ldi	r24, 0x6C	; 108
    22bc:	90 e0       	ldi	r25, 0x00	; 0
    22be:	0e 94 4f 0c 	call	0x189e	; 0x189e <LCD_Displaystring>
			TMR0_PWM_Stop();
    22c2:	0e 94 f0 07 	call	0xfe0	; 0xfe0 <TMR0_PWM_Stop>
    22c6:	da cf       	rjmp	.-76     	; 0x227c <main+0x2c>
		}

		else
		{
			LCD_MoveCursor(1,3);
    22c8:	81 e0       	ldi	r24, 0x01	; 1
    22ca:	63 e0       	ldi	r22, 0x03	; 3
    22cc:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <LCD_MoveCursor>
			LCD_Displaystring("Fan is on");
    22d0:	87 e7       	ldi	r24, 0x77	; 119
    22d2:	90 e0       	ldi	r25, 0x00	; 0
    22d4:	0e 94 4f 0c 	call	0x189e	; 0x189e <LCD_Displaystring>
			LCD_DisplayCharacter(' ');
    22d8:	80 e2       	ldi	r24, 0x20	; 32
    22da:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <LCD_DisplayCharacter>

			/*if temp is > 120 then switch the fan with its 100% of power*/
			if(temp >= 120)
    22de:	89 81       	ldd	r24, Y+1	; 0x01
    22e0:	88 37       	cpi	r24, 0x78	; 120
    22e2:	28 f0       	brcs	.+10     	; 0x22ee <main+0x9e>
			{
				DC_Motor_Rotate(CW,100);
    22e4:	80 e0       	ldi	r24, 0x00	; 0
    22e6:	64 e6       	ldi	r22, 0x64	; 100
    22e8:	0e 94 56 10 	call	0x20ac	; 0x20ac <DC_Motor_Rotate>
    22ec:	c7 cf       	rjmp	.-114    	; 0x227c <main+0x2c>
			}

			/*if temp is > 90 then switch the fan with its 75% of power*/
			else if(temp >= 90)
    22ee:	89 81       	ldd	r24, Y+1	; 0x01
    22f0:	8a 35       	cpi	r24, 0x5A	; 90
    22f2:	28 f0       	brcs	.+10     	; 0x22fe <main+0xae>
			{
				DC_Motor_Rotate(CW,75);
    22f4:	80 e0       	ldi	r24, 0x00	; 0
    22f6:	6b e4       	ldi	r22, 0x4B	; 75
    22f8:	0e 94 56 10 	call	0x20ac	; 0x20ac <DC_Motor_Rotate>
    22fc:	bf cf       	rjmp	.-130    	; 0x227c <main+0x2c>
			}

			/*if temp is > 60 then switch the fan with its 50% of power*/
			else if(temp >= 60)
    22fe:	89 81       	ldd	r24, Y+1	; 0x01
    2300:	8c 33       	cpi	r24, 0x3C	; 60
    2302:	28 f0       	brcs	.+10     	; 0x230e <main+0xbe>
			{
				DC_Motor_Rotate(CW,128);
    2304:	80 e0       	ldi	r24, 0x00	; 0
    2306:	60 e8       	ldi	r22, 0x80	; 128
    2308:	0e 94 56 10 	call	0x20ac	; 0x20ac <DC_Motor_Rotate>
    230c:	b7 cf       	rjmp	.-146    	; 0x227c <main+0x2c>
			}

			/*if temp is > 30 then switch the fan with its 25% of power*/
			else if(temp >= 30)
    230e:	89 81       	ldd	r24, Y+1	; 0x01
    2310:	8e 31       	cpi	r24, 0x1E	; 30
    2312:	08 f4       	brcc	.+2      	; 0x2316 <main+0xc6>
    2314:	b3 cf       	rjmp	.-154    	; 0x227c <main+0x2c>
			{
				DC_Motor_Rotate(CW,64);;
    2316:	80 e0       	ldi	r24, 0x00	; 0
    2318:	60 e4       	ldi	r22, 0x40	; 64
    231a:	0e 94 56 10 	call	0x20ac	; 0x20ac <DC_Motor_Rotate>
    231e:	ae cf       	rjmp	.-164    	; 0x227c <main+0x2c>

00002320 <__mulsi3>:
    2320:	62 9f       	mul	r22, r18
    2322:	d0 01       	movw	r26, r0
    2324:	73 9f       	mul	r23, r19
    2326:	f0 01       	movw	r30, r0
    2328:	82 9f       	mul	r24, r18
    232a:	e0 0d       	add	r30, r0
    232c:	f1 1d       	adc	r31, r1
    232e:	64 9f       	mul	r22, r20
    2330:	e0 0d       	add	r30, r0
    2332:	f1 1d       	adc	r31, r1
    2334:	92 9f       	mul	r25, r18
    2336:	f0 0d       	add	r31, r0
    2338:	83 9f       	mul	r24, r19
    233a:	f0 0d       	add	r31, r0
    233c:	74 9f       	mul	r23, r20
    233e:	f0 0d       	add	r31, r0
    2340:	65 9f       	mul	r22, r21
    2342:	f0 0d       	add	r31, r0
    2344:	99 27       	eor	r25, r25
    2346:	72 9f       	mul	r23, r18
    2348:	b0 0d       	add	r27, r0
    234a:	e1 1d       	adc	r30, r1
    234c:	f9 1f       	adc	r31, r25
    234e:	63 9f       	mul	r22, r19
    2350:	b0 0d       	add	r27, r0
    2352:	e1 1d       	adc	r30, r1
    2354:	f9 1f       	adc	r31, r25
    2356:	bd 01       	movw	r22, r26
    2358:	cf 01       	movw	r24, r30
    235a:	11 24       	eor	r1, r1
    235c:	08 95       	ret

0000235e <__prologue_saves__>:
    235e:	2f 92       	push	r2
    2360:	3f 92       	push	r3
    2362:	4f 92       	push	r4
    2364:	5f 92       	push	r5
    2366:	6f 92       	push	r6
    2368:	7f 92       	push	r7
    236a:	8f 92       	push	r8
    236c:	9f 92       	push	r9
    236e:	af 92       	push	r10
    2370:	bf 92       	push	r11
    2372:	cf 92       	push	r12
    2374:	df 92       	push	r13
    2376:	ef 92       	push	r14
    2378:	ff 92       	push	r15
    237a:	0f 93       	push	r16
    237c:	1f 93       	push	r17
    237e:	cf 93       	push	r28
    2380:	df 93       	push	r29
    2382:	cd b7       	in	r28, 0x3d	; 61
    2384:	de b7       	in	r29, 0x3e	; 62
    2386:	ca 1b       	sub	r28, r26
    2388:	db 0b       	sbc	r29, r27
    238a:	0f b6       	in	r0, 0x3f	; 63
    238c:	f8 94       	cli
    238e:	de bf       	out	0x3e, r29	; 62
    2390:	0f be       	out	0x3f, r0	; 63
    2392:	cd bf       	out	0x3d, r28	; 61
    2394:	09 94       	ijmp

00002396 <__epilogue_restores__>:
    2396:	2a 88       	ldd	r2, Y+18	; 0x12
    2398:	39 88       	ldd	r3, Y+17	; 0x11
    239a:	48 88       	ldd	r4, Y+16	; 0x10
    239c:	5f 84       	ldd	r5, Y+15	; 0x0f
    239e:	6e 84       	ldd	r6, Y+14	; 0x0e
    23a0:	7d 84       	ldd	r7, Y+13	; 0x0d
    23a2:	8c 84       	ldd	r8, Y+12	; 0x0c
    23a4:	9b 84       	ldd	r9, Y+11	; 0x0b
    23a6:	aa 84       	ldd	r10, Y+10	; 0x0a
    23a8:	b9 84       	ldd	r11, Y+9	; 0x09
    23aa:	c8 84       	ldd	r12, Y+8	; 0x08
    23ac:	df 80       	ldd	r13, Y+7	; 0x07
    23ae:	ee 80       	ldd	r14, Y+6	; 0x06
    23b0:	fd 80       	ldd	r15, Y+5	; 0x05
    23b2:	0c 81       	ldd	r16, Y+4	; 0x04
    23b4:	1b 81       	ldd	r17, Y+3	; 0x03
    23b6:	aa 81       	ldd	r26, Y+2	; 0x02
    23b8:	b9 81       	ldd	r27, Y+1	; 0x01
    23ba:	ce 0f       	add	r28, r30
    23bc:	d1 1d       	adc	r29, r1
    23be:	0f b6       	in	r0, 0x3f	; 63
    23c0:	f8 94       	cli
    23c2:	de bf       	out	0x3e, r29	; 62
    23c4:	0f be       	out	0x3f, r0	; 63
    23c6:	cd bf       	out	0x3d, r28	; 61
    23c8:	ed 01       	movw	r28, r26
    23ca:	08 95       	ret

000023cc <itoa>:
    23cc:	fb 01       	movw	r30, r22
    23ce:	9f 01       	movw	r18, r30
    23d0:	e8 94       	clt
    23d2:	42 30       	cpi	r20, 0x02	; 2
    23d4:	c4 f0       	brlt	.+48     	; 0x2406 <itoa+0x3a>
    23d6:	45 32       	cpi	r20, 0x25	; 37
    23d8:	b4 f4       	brge	.+44     	; 0x2406 <itoa+0x3a>
    23da:	4a 30       	cpi	r20, 0x0A	; 10
    23dc:	29 f4       	brne	.+10     	; 0x23e8 <itoa+0x1c>
    23de:	97 fb       	bst	r25, 7
    23e0:	1e f4       	brtc	.+6      	; 0x23e8 <itoa+0x1c>
    23e2:	90 95       	com	r25
    23e4:	81 95       	neg	r24
    23e6:	9f 4f       	sbci	r25, 0xFF	; 255
    23e8:	64 2f       	mov	r22, r20
    23ea:	77 27       	eor	r23, r23
    23ec:	0e 94 17 12 	call	0x242e	; 0x242e <__udivmodhi4>
    23f0:	80 5d       	subi	r24, 0xD0	; 208
    23f2:	8a 33       	cpi	r24, 0x3A	; 58
    23f4:	0c f0       	brlt	.+2      	; 0x23f8 <itoa+0x2c>
    23f6:	89 5d       	subi	r24, 0xD9	; 217
    23f8:	81 93       	st	Z+, r24
    23fa:	cb 01       	movw	r24, r22
    23fc:	00 97       	sbiw	r24, 0x00	; 0
    23fe:	a1 f7       	brne	.-24     	; 0x23e8 <itoa+0x1c>
    2400:	16 f4       	brtc	.+4      	; 0x2406 <itoa+0x3a>
    2402:	5d e2       	ldi	r21, 0x2D	; 45
    2404:	51 93       	st	Z+, r21
    2406:	10 82       	st	Z, r1
    2408:	c9 01       	movw	r24, r18
    240a:	0c 94 07 12 	jmp	0x240e	; 0x240e <strrev>

0000240e <strrev>:
    240e:	dc 01       	movw	r26, r24
    2410:	fc 01       	movw	r30, r24
    2412:	67 2f       	mov	r22, r23
    2414:	71 91       	ld	r23, Z+
    2416:	77 23       	and	r23, r23
    2418:	e1 f7       	brne	.-8      	; 0x2412 <strrev+0x4>
    241a:	32 97       	sbiw	r30, 0x02	; 2
    241c:	04 c0       	rjmp	.+8      	; 0x2426 <strrev+0x18>
    241e:	7c 91       	ld	r23, X
    2420:	6d 93       	st	X+, r22
    2422:	70 83       	st	Z, r23
    2424:	62 91       	ld	r22, -Z
    2426:	ae 17       	cp	r26, r30
    2428:	bf 07       	cpc	r27, r31
    242a:	c8 f3       	brcs	.-14     	; 0x241e <strrev+0x10>
    242c:	08 95       	ret

0000242e <__udivmodhi4>:
    242e:	aa 1b       	sub	r26, r26
    2430:	bb 1b       	sub	r27, r27
    2432:	51 e1       	ldi	r21, 0x11	; 17
    2434:	07 c0       	rjmp	.+14     	; 0x2444 <__udivmodhi4_ep>

00002436 <__udivmodhi4_loop>:
    2436:	aa 1f       	adc	r26, r26
    2438:	bb 1f       	adc	r27, r27
    243a:	a6 17       	cp	r26, r22
    243c:	b7 07       	cpc	r27, r23
    243e:	10 f0       	brcs	.+4      	; 0x2444 <__udivmodhi4_ep>
    2440:	a6 1b       	sub	r26, r22
    2442:	b7 0b       	sbc	r27, r23

00002444 <__udivmodhi4_ep>:
    2444:	88 1f       	adc	r24, r24
    2446:	99 1f       	adc	r25, r25
    2448:	5a 95       	dec	r21
    244a:	a9 f7       	brne	.-22     	; 0x2436 <__udivmodhi4_loop>
    244c:	80 95       	com	r24
    244e:	90 95       	com	r25
    2450:	bc 01       	movw	r22, r24
    2452:	cd 01       	movw	r24, r26
    2454:	08 95       	ret

00002456 <_exit>:
    2456:	f8 94       	cli

00002458 <__stop_program>:
    2458:	ff cf       	rjmp	.-2      	; 0x2458 <__stop_program>
