Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed May 20 02:30:55 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file tpu_utilization_synth.rpt -pb tpu_utilization_synth.pb
| Design       : tpu
| Device       : xcku040ffva1156-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs*                  | 148123 |     0 |    242400 | 61.11 |
|   LUT as Logic             | 139003 |     0 |    242400 | 57.34 |
|   LUT as Memory            |   9120 |     0 |    112800 |  8.09 |
|     LUT as Distributed RAM |   9056 |     0 |           |       |
|     LUT as Shift Register  |     64 |     0 |           |       |
| CLB Registers              | 163463 |     0 |    484800 | 33.72 |
|   Register as Flip Flop    | 147143 |     0 |    484800 | 30.35 |
|   Register as Latch        |  16320 |     0 |    484800 |  3.37 |
| CARRY8                     |    448 |     0 |     30300 |  1.48 |
| F7 Muxes                   |  11632 |     0 |    121200 |  9.60 |
| F8 Muxes                   |   4496 |     0 |     60600 |  7.42 |
| F9 Muxes                   |      0 |     0 |     30300 |  0.00 |
+----------------------------+--------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 0      |          Yes |           - |          Set |
| 16640  |          Yes |           - |        Reset |
| 236    |          Yes |         Set |            - |
| 146587 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       600 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       600 |  0.00 |
|   RAMB18       |    0 |     0 |      1200 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |  473 |     0 |       520 | 90.96 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       480 |  0.42 |
|   BUFGCE             |    2 |     0 |       240 |  0.83 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+--------+---------------------+
| Ref Name |  Used  | Functional Category |
+----------+--------+---------------------+
| FDRE     | 146587 |            Register |
| LUT6     |  71909 |                 CLB |
| LUT3     |  57273 |                 CLB |
| LUT2     |  24654 |                 CLB |
| LUT5     |  22196 |                 CLB |
| LDCE     |  16320 |            Register |
| MUXF7    |  11632 |                 CLB |
| RAMD64E  |   8032 |                 CLB |
| MUXF8    |   4496 |                 CLB |
| LUT1     |   3246 |                 CLB |
| LUT4     |   3119 |                 CLB |
| RAMD32   |   1024 |                 CLB |
| CARRY8   |    448 |                 CLB |
| OBUF     |    371 |                 I/O |
| FDCE     |    320 |            Register |
| FDSE     |    236 |            Register |
| INBUF    |    102 |                 I/O |
| IBUFCTRL |    102 |              Others |
| SRL16E   |     64 |                 CLB |
| BUFGCE   |      2 |               Clock |
+----------+--------+---------------------+


9. Black Boxes
--------------

+--------------+------+
|   Ref Name   | Used |
+--------------+------+
| mult_duc     |   32 |
| mult_ddc     |   32 |
| duc_out_fifo |   16 |
| ddc_out_fifo |   16 |
| axis_fifo_t8 |   16 |
| axis_fifo_t  |   16 |
| sub_duc      |    8 |
| sub_ddc      |    8 |
| rs_encoder   |    8 |
| rs_decoder   |    8 |
| dds_rq       |    8 |
| dds_ri       |    8 |
| dds_125m_q   |    8 |
| dds_125m_i   |    8 |
| add_duc      |    8 |
| add_ddc      |    8 |
+--------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


