{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "7f892910",
   "metadata": {},
   "source": [
    "# Accessing Circuit Data with Netlist Carpentry\n",
    "This notebook demonstrates how to access the data of a circuit using Netlist Carpentry, based on a very simple circuit design.\n",
    "\n",
    "## Read from the Verilog file\n",
    "- First read the verilog file and transform into a [Circuit Object](../src/netlist_carpentry/core/circuit.py).\n",
    "- Modules can be created and added to the circuit via the `Circuit.create_module` method.\n",
    "- Modules can also be removed from the circuit via the `Circuit.remove_module` method.\n",
    "- Both methods return True or False depending on whether the operation was successful or not.\n",
    "- Top module of the circuit can be accessed and changed via `Circuit.set_top`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9eb3c765",
   "metadata": {},
   "outputs": [],
   "source": [
    "import netlist_carpentry\n",
    "from netlist_carpentry.core.exceptions import ObjectNotFoundError\n",
    "\n",
    "circuit = netlist_carpentry.read(\"files/simpleAdder.v\")\n",
    "print(f\"The circuit currently has {len(circuit.modules)} module: {', '.join(circuit.modules.keys())}\")\n",
    "\n",
    "circuit.create_module(\"new_empty_module\")\n",
    "print(f\"The circuit now has {len(circuit.modules)} modules: {', '.join(circuit.modules.keys())}\")\n",
    "\n",
    "print(f\"The top module of the circuit is currently '{circuit.top_name}'.\")\n",
    "circuit.set_top(\"new_empty_module\")\n",
    "print(f\"Now, it's '{circuit.top_name}'.\")\n",
    "\n",
    "circuit.remove_module(\"new_empty_module\")\n",
    "print(f\"The circuit again has {len(circuit.modules)} module: {', '.join(circuit.modules.keys())}\")\n",
    "\n",
    "print(f\"The top module of the circuit is now '{circuit.top_name}', since the module specified as top module no longer exists!\")\n",
    "try:\n",
    "    print(f\"The object returned by circuit.top is thus {circuit.top}!\")\n",
    "except ObjectNotFoundError as e:\n",
    "    print(f\"Catched an ObjectNotFoundError: {e}\")\n",
    "circuit.set_top(\"simpleAdder\")\n",
    "print(f\"Now, the top module is '{circuit.top_name}' again.\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4bd97c0f",
   "metadata": {},
   "source": [
    "## Data Structure Overview\n",
    "\n",
    "- Within Netlist Carpentry, circuits are modeled as a collection of individual modules (similar to modules in RTL design).\n",
    "- These modules contain instances and wires, and have ports that define their interfaces.\n",
    "- Below is a simple representation of the data structure how it is handled in the Netlist Carpentry framework.\n",
    "```mermaid\n",
    "classDiagram\n",
    "\n",
    "class NetlistElement {\n",
    "    + path: ElementPath\n",
    "    + set_name(new_name: str)\n",
    "}\n",
    "\n",
    "class Module {\n",
    "    + instances: Dict[str, Instance]\n",
    "    + ports: Dict[str, Port]\n",
    "    + wires: Dict[str, Wire]\n",
    "}\n",
    "\n",
    "class Instance {\n",
    "    + module_def: Optional[Module]\n",
    "    + ports: Dict[str, Port]\n",
    "    + parent: Module\n",
    "\n",
    "}\n",
    "\n",
    "class Port {\n",
    "    + direction: Direction\n",
    "    + is_module_port: bool\n",
    "    + width: PositiveInt\n",
    "    + parent: Module\n",
    "}\n",
    "\n",
    "class Wire {\n",
    "    + width: PositiveInt\n",
    "    + parent: Module\n",
    "}\n",
    "\n",
    "NetlistElement <|-- Module\n",
    "NetlistElement <|-- Instance\n",
    "NetlistElement <|-- Port\n",
    "NetlistElement <|-- Wire\n",
    "\n",
    "Module \"1\" *-- \"0..*\" Instance\n",
    "Module \"1\" *-- \"0..*\" Wire\n",
    "Module \"1\" *-- \"0..*\" Port\n",
    "Instance \"1\" *-- \"0..*\" Port\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1f739cf5",
   "metadata": {},
   "source": [
    "## Collect names of instances, ports and wires\n",
    "- Retrieve the top module via `Circuit.top_module`.\n",
    "- The content of a module can be directly accessed via `Module.instances`, `Module.ports` or `Module.wires`, which are dictionaries of the form `Dict[str, Instance]`, `Dict[str, Port]` and `Dict[str, Wire]` respectively.\n",
    "- To retrieve key-value pairs of each of these dictionaries, you can use `Module.instances.items()`, `Module.ports.items()` or `Module.wires.items()` and iterate over them.\n",
    "- The keys of each dictionary are the names of each instance, port or wire.\n",
    "- The values of each dictionary are the corresponding instance, port or wire objects.\n",
    "- Using `Instance.parent`, `Port.parent` or `Wire.parent`, the module containing the object can be retrieved."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "435cd43e",
   "metadata": {},
   "outputs": [],
   "source": [
    "top_module = circuit.top\n",
    "\n",
    "print(f\"The top module '{top_module.name}' has the following instances:\")\n",
    "for instance_name, instance_object in top_module.instances.items():\n",
    "    print(f\"\\tInstance '{instance_name}' of type '{instance_object.instance_type}' (Class name: {instance_object.__class__.__name__}).\")\n",
    "print(f\"Instance {instance_name} has this parent: {instance_object.parent}\")\n",
    "\n",
    "print(f\"The top module '{top_module.name}' has the following ports:\")\n",
    "for port_name, port_object in top_module.ports.items():\n",
    "    print(f\"\\tPort '{port_name}', which is an {port_object.direction} port and {port_object.width} bit wide!\")\n",
    "print(f\"Port {port_name} has this parent: {port_object.parent}\")\n",
    "\n",
    "print(f\"The top module '{top_module.name}' has the following wires:\")\n",
    "for wire_name, wire_object in top_module.wires.items():\n",
    "    print(f\"\\tWire '{wire_name}', which is {wire_object.width} bit wide!\")\n",
    "print(f\"Wire {wire_name} has this parent: {wire_object.parent}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8fb4708d",
   "metadata": {},
   "source": [
    "## Analyze the contents of a module\n",
    "- Ports define the interface of the module, e.g. what inputs it takes and what outputs it produces.\n",
    "- Wires represent signals that are passed between module ports and instances of the module.\n",
    "- Instances define how the module processes signals, and how signals are combined to create new signals.\n",
    "- In the cell below, some attributes and methods related to ports are presented."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9b996bfd",
   "metadata": {},
   "outputs": [],
   "source": [
    "clock_port = top_module.get_port(\"clk\")\n",
    "print(f\"The port '{clock_port.name}' is a {clock_port.direction} port.\")\n",
    "\n",
    "if clock_port.is_driver: # Clock Port is a signal driving port\n",
    "    print(f\"The port '{clock_port.name}' is also a signal driving port.\")\n",
    "else:\n",
    "    print(f\"The port '{clock_port.name}' is not a signal driving port.\")\n",
    "\n",
    "if clock_port.is_load: # Clock Port is NOT a signal receiving port\n",
    "    print(f\"The port '{clock_port.name}' is also a signal receiving port.\")\n",
    "else:\n",
    "    print(f\"The port '{clock_port.name}' is not a signal receiving port.\")\n",
    "\n",
    "print(f\"The port '{clock_port.name}' has {len(clock_port.connected_wires)} wire(s) connected to it.\")\n",
    "print(f\"The full paths of the connected wires are: {', '.join([wire.raw for wire in clock_port.connected_wires])}\")\n",
    "print(\"The paths follow the format <module_name>.<wire_name>.<wire_index>\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "660faf8f",
   "metadata": {},
   "source": [
    "- In the cell below, some methods related to instances are shown.\n",
    "- Instances of primitive gates often have seemingly cryptic names generated by Yosys (e.g. `$add$simpleAdder.v:26$2`), which are internally simplified.\n",
    "- Any special characters in the name are replaced with paragraph symbols (`§`).\n",
    "- Instances can be selected in many different ways -- in the cell below, all instances of a certain type (Adder) are selected.\n",
    "- Selecting an instance from the list of Adder instances allows to access its properties, such as its ports."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3bf43b4c",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(f\"The module {top_module.name} contains instances with the names: {', '.join(top_module.instances.keys())}\")\n",
    "print(f\"Instances can also be sorted by instance type: {top_module.instances_by_types}\")\n",
    "print(\"All instances of a certain type can be selected via 'Module.instances_by_types[instance_type]'.\")\n",
    "\n",
    "adder_instances = top_module.instances_by_types[\"§add\"]\n",
    "\n",
    "\n",
    "print(f\"The module contains {len(adder_instances)} adders: {adder_instances}\")\n",
    "\n",
    "for adder_inst in adder_instances:\n",
    "    print(f\"The first adder instance has the name {adder_inst.name} and {len(adder_inst.ports)} ports:\")\n",
    "    for port_name, port_object in adder_inst.ports.items():\n",
    "        print(f\"\\tPort {port_name} is {port_object.width} bit wide and thus contains {len(port_object.segments)} segments.\")\n",
    "        # Alternative representation: 'for seg_idx, segment in port_object.segments.items()'\n",
    "        for seg_idx, segment in port_object: # Segments are used to represent multi-bit signals\n",
    "            print(f\"\\t\\tPort Segment {seg_idx} is connected to wire segment {segment.raw_ws_path}. Alternative representation: index {segment.ws_path.name} of wire {segment.ws_path.parent.name}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "be047cc4",
   "metadata": {},
   "source": [
    "- To retrieve the wires connected to an instance, use `Module.get_edges`.\n",
    "- This returns a dictionary, where the keys are the names of the instance's ports, and the values are dictionaries with edge indices and their corresponding wire segments as values.\n",
    "- Execute the cell below to see which wires are connected to which ports of the adder instance."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "8ec4b399",
   "metadata": {},
   "outputs": [],
   "source": [
    "edges = top_module.get_edges(adder_inst.name)\n",
    "for port_name, edge_object in edges.items():\n",
    "    print(f\"The edges connected to port {port_name} are:\")\n",
    "    for edge_idx, edge_object in edge_object.items():\n",
    "        print(f\"\\tEdge {edge_idx} is connected to wire segment {edge_object.raw_path}!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1546c53c",
   "metadata": {},
   "source": [
    "- The neighboring instances can also be accessed as objects via `Module.get_neighbors`, where the neighbors of the provided instance are returned.\n",
    "- This method returns a dictionary, where for each port of the instance, a number of neighboring ports is given.\n",
    "- The dictionary contains all instance or module ports that are directly connected to one of the instance's ports via a wire.\n",
    "- The neighboring port is either an instance port or a module port.\n",
    "- This means that a given neighbor is either an instance (if the neigboring port belongs to an instance) or a module port (if the neigboring port is a module port).\n",
    "- Execute the cell below to see the neighboring ports of the adder."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "515384f3",
   "metadata": {},
   "outputs": [],
   "source": [
    "neighbors = top_module.get_neighbors(adder_inst.name)\n",
    "for port_name, neighbor_dict in neighbors.items():\n",
    "    print(f\"Neighbors of port {port_name}:\")\n",
    "    for neighbor_idx, neighbor_list in neighbor_dict.items():\n",
    "        print(f\"\\tIndex {neighbor_idx} is connected to port {', '.join(f'{p.raw_path}' for p in neighbor_list)}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "624435f5",
   "metadata": {},
   "source": [
    "- To collect all preceeding instances (either module ports or instances), use the method `Module.get_preceeding_instances`.\n",
    "- Preceeding instances are instances that directly connect to one of the instance's input ports via wires, i.e. that drives a signal to an input port of this instance.\n",
    "- `Module.get_preceeding_instances` returns a dictionary, where the keys are the names of the instance's input ports (in this case **A** and **B**), and the values are again dictionaries, where the port index is the key, and the values are lists of instances that directly connect to this input port via wires.\n",
    "- Execute the cell below to see, which instances drive the signal on the input ports of the adder instance.\n",
    "\n",
    "<div class=\"admonition info alert alert-info\">\n",
    "  <strong>Info:</strong> Unlike <i>Module.get_neighbors</i>, this method returns the <b>instance or port itself</b>, and not only the port segment of either the module port or instance port.\n",
    "</div>\n",
    "<div class=\"admonition warning alert alert-warning\" style=\"color: darkred;\">\n",
    "  <strong>Warning:</strong> Normally, each signal should be driven by only one driver.\n",
    "  The list of preceeding instances (i.e. signals drivers) should thus only contain one element.\n",
    "  Otherwise, there will be multiple driver conflicts.\n",
    "  This can be checked via <b>Wire.has_multiple_drivers</b>, which is explained further below.\n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d58d5177",
   "metadata": {},
   "outputs": [],
   "source": [
    "preceeding_instances = top_module.get_preceeding_instances(adder_inst.name)\n",
    "for port_name, instance_dict in preceeding_instances.items():\n",
    "    print(f\"Port {port_name} is driven by instances:\")\n",
    "    for port_idx, inst_list in instance_dict.items():\n",
    "        print(f\"\\t{inst_list}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f56d416d",
   "metadata": {},
   "source": [
    "- Similarly, the succeeding instances can be retrieved via `Module.get_succeeding_instances`.\n",
    "- Succeeding instances are instances that directly connect to one of the instance's output ports via wires, i.e. that receive a signal which is driven by an output port of this instance.\n",
    "- `Module.get_succeeding_instances` returns a dictionary, where the keys are the names of the instance's output ports (in this case **Y**), and the values are again dictionaries, where the port index is the key, and the values are lists of instances that directly connect to this output port via wires.\n",
    "- Execute the cell below to see, which instances receive the signals of the output port **Y** of the adder instance."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "32421252",
   "metadata": {},
   "outputs": [],
   "source": [
    "succeeding_instances = top_module.get_succeeding_instances(adder_inst.name)\n",
    "for port_name, instance_dict in succeeding_instances.items():\n",
    "    print(f\"Port {port_name} drives signals to instances:\")\n",
    "    for port_idx, inst_list in instance_dict.items():\n",
    "        print(f\"\\t{inst_list}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b6825141",
   "metadata": {},
   "source": [
    "- Wires can either be retrieved via `Module.get_wire` (returns None if missing) or or `Module.wires[<wire_name>]` (raises error if missing).\n",
    "- Similar to ports, wires consist of segments, where an `n` bit wide wire consists of `n` segments.\n",
    "- Execute the cell below to see the properties of a wire exemplarily."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "459df280",
   "metadata": {},
   "outputs": [],
   "source": [
    "wire_in1 = top_module.get_wire(\"in1\")\n",
    "print(f\"Wire {wire_in1.name} with path {wire_in1.raw_path} is {wire_in1.width} bit wide.\")\n",
    "print(f\"Wire {wire_in1.name} is connected to the following ports:\")\n",
    "for seg_idx, segment in wire_in1:\n",
    "    print(f\"\\tSegment {seg_idx} is connected to port segments: {', '.join(p.raw_path for p in segment.port_segments)}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a33e5b33",
   "metadata": {},
   "source": [
    "## Analyze wire connectivity\n",
    "- The circuit's topology can be explored, especially in regards to wire connectivity.\n",
    "- In the cell below, this is shown exemplarily for the wire `in1` along with methods to check for possible issues regarding this wire.\n",
    "- These methods can be used to check any wire for issues."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "833ded36",
   "metadata": {},
   "outputs": [],
   "source": [
    "print(f\"Checking wire {wire_in1.name} for possible issues...\")\n",
    "if wire_in1.has_no_driver():\n",
    "    print(f\"\\tWire {wire_in1.name} has no driver.\")\n",
    "else:\n",
    "    print(f\"\\tWire {wire_in1.name} does have a driver.\")\n",
    "\n",
    "if wire_in1.has_multiple_drivers():\n",
    "    print(f\"\\tWire {wire_in1.name} has multiple drivers.\")\n",
    "else:\n",
    "    print(f\"\\tWire {wire_in1.name} does not have multiple drivers.\")\n",
    "\n",
    "if wire_in1.has_no_loads():\n",
    "    print(f\"\\tWire {wire_in1.name} has no loads.\")\n",
    "else:\n",
    "    print(f\"\\tWire {wire_in1.name} has loads.\")\n",
    "\n",
    "if wire_in1.is_dangling():\n",
    "    print(f\"\\tWire {wire_in1.name} is dangling (either no driver or no load).\")\n",
    "else:\n",
    "    print(f\"\\tWire {wire_in1.name} is not dangling (driver and load exist).\")\n",
    "\n",
    "if wire_in1.has_problems():\n",
    "    print(f\"\\tWire {wire_in1.name} has issues (e.g. multiple drivers, no driver or no loads).\")\n",
    "else:\n",
    "    print(f\"\\tWire {wire_in1.name} does not have any issues.\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "28910921",
   "metadata": {},
   "source": [
    "- The methods presented in the cell above may also take a parameter `get_mapping` (bool), which defaults to `False`.\n",
    "- If set to `True`, they return a dictionary with the indices of the wire and the corresponding boolean value for the method call.\n",
    "- Execute the cell below to see how the method `Wire.has_multiple_drivers` behaves for the wire `in1` when `get_mapping` is `True`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "60459ceb",
   "metadata": {},
   "outputs": [],
   "source": [
    "has_multiple_drivers_mapping = wire_in1.has_multiple_drivers(get_mapping=True)\n",
    "print(f\"Wire.has_multiple_drivers returns the following mapping for {wire_in1.name}:\")\n",
    "for idx, has_multiple_drivers in has_multiple_drivers_mapping.items():\n",
    "    print(f\"\\t{idx} -> {has_multiple_drivers}\")\n",
    "print(\"'False' means that this wire segment does not have multiple drivers, 'True' means it does.\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "213a4708",
   "metadata": {},
   "source": [
    "- The signal driving and signal load ports can be retrieved for each segment of the wire via `Wire.driver` and `Wire.load`.\n",
    "- Execute the cell below to see the driver and load instances for each segment of the wire `wire_in1`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3aaf67cc",
   "metadata": {},
   "outputs": [],
   "source": [
    "drivers = wire_in1.driver()\n",
    "print(f\"Drivers of wire {wire_in1.name}:\")\n",
    "for idx, driver in drivers.items():\n",
    "    print(f\"\\tSegment {idx} is driven by the following port segment: {driver}\")\n",
    "\n",
    "loads = wire_in1.loads()\n",
    "print(f\"Loads of wire {wire_in1.name}:\")\n",
    "for idx, load_list in loads.items():\n",
    "    print(f\"\\tSegment {idx} drives the following port segments: {', '.join(d.raw_path for d in load_list)}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "003d5e23",
   "metadata": {},
   "source": [
    "- Similarly, the object to which the port segment belongs to (either an instance or a module port) can be retrieved via `Module.get_connected_ports`.\n",
    "- Especially `Module.get_driving_ports` and `Module.get_load_ports` return the driving and load objects, respectively.\n",
    "- All three mentioned methods return a set of PortSegment objects.\n",
    "    - `Module.get_connected_ports`: all port segments connected to the given wire segment.\n",
    "    - `Module.get_driving_ports`: only the drivers (which should only be one).\n",
    "    - `Module.get_load_ports`: only the load port segments.\n",
    "- Execute the cell below to see the port segments sets for the different use cases."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "796b3f1c",
   "metadata": {},
   "outputs": [],
   "source": [
    "driving_nodes = top_module.get_driving_ports(wire_in1[0].path)\n",
    "for port_segment in driving_nodes:\n",
    "    if port_segment.parent.is_module_port:\n",
    "        print(f\"Wire {wire_in1.name} is driven by port segment {port_segment.raw_path}, which belongs to a module port.\")\n",
    "    else:\n",
    "        print(f\"Wire {wire_in1.name} is driven by port segment {port_segment.raw_path}, which belongs to an instance port.\")\n",
    "    print(f\"\\tRaw data: {port_segment}\")\n",
    "\n",
    "load_nodes = top_module.get_load_ports(wire_in1[0].path)\n",
    "for port_segment in load_nodes:\n",
    "    if port_segment.parent.is_module_port:\n",
    "        print(f\"Wire {wire_in1.name} drives port segment {port_segment.raw_path}, which belongs to a module port.\")\n",
    "    else:\n",
    "        print(f\"Wire {wire_in1.name} drives port segment {port_segment.raw_path}, which belongs to an instance port.\")\n",
    "    print(f\"\\tRaw data: {port_segment}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f8df6d50",
   "metadata": {},
   "source": [
    "## Selecting slices (segments) of a port or wire\n",
    "- Often, ports or wires are wider than 1 bit.\n",
    "- Each segment of the port or wire is represented by a single-bit slice of the port or wire.\n",
    "- Segments can be accessed either directly via their dictionary `Port.segments[idx]` and `Wire.segments[idx]`, or via a shortcut `Port[idx]` and `Wire[idx]`.\n",
    "- The dictionaries follow the format {idx: segment}.\n",
    "- In the cell below, this is shown exemplarily for the 9-bit wide output port `out`, which thus consists of 9 segments."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "8a230718",
   "metadata": {},
   "outputs": [],
   "source": [
    "out_port = top_module.ports[\"out\"]\n",
    "\n",
    "print(f\"Port '{out_port.name}' has the following segments:\")\n",
    "for idx, segment in out_port:\n",
    "    print(f\"\\tIndex {idx}: {segment}\")\n",
    "\n",
    "print(f\"This is the segment at index 0: {out_port.segments[0]}\")\n",
    "print(f\"This is also the segment at index 0: {out_port[0]}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1c6be0d0",
   "metadata": {},
   "source": [
    "## Selecting Elements based on their path\n",
    "- Circuit elements can be accessed via their path.\n",
    "- An `ElementPath` object consists of the path string itself and the type of the element, which is used for faster look-up.\n",
    "- The path string is a dot-separated string used to identify elements in the circuit.\n",
    "- For example, the path string `simpleAdder.in1` identifies the input port `in1` of the module `simpleAdder`, and the type of the path is required to look in the correct dictionary, and for certain additional operations.\n",
    "- The part `simpleAdder` of the path string identifies the module, and any following part is therefore located inside this module.\n",
    "- The path string `in1` identifies an object inside the module (which here is the input port `in1`).\n",
    "- With `Module.get_from_path`, elements from inside the module can be retrieved by using its path.\n",
    "- Execute the cell below to retrieve the input port `in1` of the module `simpleAdder` by using its path."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "d5915a81",
   "metadata": {},
   "outputs": [],
   "source": [
    "from netlist_carpentry.core.netlist_elements.element_path import PortPath, PortSegmentPath\n",
    "\n",
    "path_in1 = PortPath(raw=\"simpleAdder.in1\")\n",
    "\n",
    "port_in1 = top_module.get_from_path(path_in1)\n",
    "print(f\"Port {port_in1.name} has the path '{port_in1.raw_path}', which forms this ElementPath object: {port_in1.path}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "581c54a8",
   "metadata": {},
   "source": [
    "- In the same way, elements further down in the hierarchy can be retrieved as well.\n",
    "- To select a segment of the port `in1`, it can be included into the element path.\n",
    "- In this concrete case, to retrieve the segment `0` of the port `in1`, the full element path is `simpleAdder.in1.0`.\n",
    "- Execute the cell below to retrieve the port segment `0` of the module `simpleAdder` by using its path and `Module.get_from_path`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e0f278fa",
   "metadata": {},
   "outputs": [],
   "source": [
    "path_in1_0 = PortSegmentPath(raw=\"simpleAdder.in1.0\")\n",
    "\n",
    "port_in1_0 = top_module.get_from_path(path_in1_0)\n",
    "print(f\"Port Segment {port_in1_0.name} has the path '{port_in1_0.raw_path}', which forms this ElementPath object: {port_in1_0.path}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "41c01075",
   "metadata": {},
   "source": [
    "- Alternatively, the paths can be retrieved directly via the `Circuit` object in the same way using `Circuit.get_from_path`.\n",
    "- Execute the cell below to retrieve a Port Segment similar to the cell above, but now using the `Circuit.get_from_path` method.\n",
    "\n",
    "<div class=\"admonition info alert alert-info\">\n",
    "  <strong>Info:</strong> This also works for paths with multiple nested hierarchies, e.g. <b>module.inst1.inst2.inst3.some_port</b>.\n",
    "  Unlike the previously presented method <b>Module.get_from_path</b>, the method <b>Circuit.get_from_path</b> includes all modules of the circuit for possible submodule instantiations.\n",
    "  This way, paths across several hierarchy levels are also evaluated correctly.\n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f1d1a63a",
   "metadata": {},
   "outputs": [],
   "source": [
    "path_in1_1 = PortSegmentPath(raw=\"simpleAdder.in1.1\")\n",
    "\n",
    "port_in1_1 = circuit.get_from_path(path_in1_1)\n",
    "print(f\"Port Segment {port_in1_1.name} has the path '{port_in1_1.raw_path}', which forms this ElementPath object: {port_in1_1.path}\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "netlist-carpentry",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
