wb_dma_ch_pri_enc/wire_pri27_out 1.185080 0.085244 1.142655 -0.966501 1.084511 1.883835 -0.608243 0.630695 -1.623269 0.780647 -0.513061 3.549671 -1.193658 -1.407810 -1.064666 0.475233 -0.022534 -0.408871 0.567478 1.243154
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.953439 -2.645069 1.099246 -0.857176 2.110875 2.519320 -3.558533 0.316908 -0.260057 -2.111858 -2.207752 0.684504 -0.942782 -0.005319 -0.481922 1.227967 3.129206 -3.476227 -0.418752 -0.716467
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.854503 0.561179 0.339063 0.106922 0.476121 -0.840827 0.507382 -1.182048 -1.315877 1.146151 0.502400 2.297316 0.569350 -1.648275 -0.731294 -1.538029 -0.808073 0.194912 -0.696428 2.022903
wb_dma_ch_sel/always_5/stmt_1/expr_1 -2.461402 1.250654 1.273488 0.545083 3.177296 -0.928576 -1.297768 -1.434417 0.736843 1.415025 -1.958612 2.718703 0.169912 -3.082359 2.786117 0.098403 2.887793 -3.428726 -2.911462 -1.510689
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 0.673490 2.711838 -0.719080 -1.143593 -1.453329 -3.761598 3.044131 -1.410447 -0.418571 -1.005482 -2.140827 -0.112509 -0.280298 -2.735067 -0.290620 -2.453316 -0.398419 0.438863 0.382643 -0.287187
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.835163 1.505884 2.414896 -2.076068 -1.848210 1.797206 -0.842384 -1.862031 -2.674868 -1.989331 0.311449 2.867890 -0.916939 -1.958219 -3.758095 -0.390124 -0.607879 2.445341 -0.537826 0.725112
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.310800 -0.220306 0.534850 -2.697175 -1.099941 2.740005 -0.853753 0.097709 -1.013825 -2.700229 -1.248268 0.843454 -1.672107 -0.191028 -0.743702 1.916425 0.055232 0.697851 0.317057 -0.498838
wb_dma_ch_rf/assign_1_ch_adr0 0.322355 1.055752 -0.831814 -4.790468 -5.153705 -0.297049 1.456293 0.204542 1.628238 -0.291934 -1.703260 -1.745885 3.255799 0.067459 4.875248 1.846378 -0.573372 1.090983 -0.112532 0.916480
wb_dma_ch_rf/reg_ch_busy 0.682721 4.065880 -0.397546 -1.181599 -0.825411 -4.968102 3.767941 -2.226902 0.217544 -0.064121 -2.394593 -1.738958 0.196065 -3.246180 0.589285 -3.946817 0.564247 0.076978 -0.767452 -0.230496
wb_dma_wb_slv/always_5 -2.145934 1.057528 -4.200501 3.106599 -1.145601 -1.791331 -1.786088 3.883236 0.123529 -2.497080 2.332544 1.231053 -1.729059 2.637023 4.071346 0.766043 -0.569698 -2.302617 2.775691 0.762892
wb_dma_wb_slv/always_4 -0.843861 1.905320 -0.819036 -0.654960 -5.374706 -0.133375 -2.900637 -0.872946 1.765718 -2.305539 0.041061 -2.272744 3.108598 4.192662 5.064101 -2.730385 3.236618 -4.380544 -2.160851 6.241180
wb_dma_wb_slv/always_3 2.134303 0.484386 -1.629040 -3.648732 -3.407142 -2.190754 -2.854996 -3.538656 -3.406199 -2.070502 -3.107797 -2.703504 2.064874 1.036959 -0.008244 -2.292194 0.114992 1.317144 -0.286527 1.610652
wb_dma_wb_slv/always_1 -0.542361 2.440212 0.823323 -2.071146 -3.184804 -4.389704 -1.356979 -1.723942 0.249169 -1.979836 -1.821854 0.171167 4.587646 0.823554 2.857925 -4.425485 -0.583447 -3.906190 -2.132982 6.138003
wb_dma_ch_sel/always_44/case_1/cond 0.686658 1.970004 -0.442385 -5.385578 -5.628633 -0.866410 0.684107 -1.267034 1.386676 -3.719164 -2.341843 -0.999758 1.623358 -0.430474 4.908308 2.655451 -0.829230 0.751895 -0.244742 0.247749
wb_dma_rf/wire_ch0_csr -0.670174 0.675782 -1.212737 -1.895480 -0.901441 -5.395121 2.741044 -1.025461 1.246160 0.787824 -4.133937 -1.268161 4.009840 0.505146 1.333345 -3.463443 -0.624416 -1.433566 -0.229360 2.038299
wb_dma_de/wire_done -0.782987 0.862465 -0.244637 0.154176 3.704914 0.776034 -0.515436 0.979432 -1.230802 1.678203 -2.236777 -0.152226 0.284099 -0.452299 -2.223573 -3.124681 2.579168 -2.027431 -1.203783 -0.056144
wb_dma_ch_pri_enc/wire_pri11_out 1.173136 0.054510 1.183982 -1.017974 1.169917 2.011387 -0.617677 0.650101 -1.689479 0.825352 -0.542933 3.731921 -1.219335 -1.463118 -1.236592 0.472206 -0.059313 -0.414250 0.631033 1.218415
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -1.639053 2.282108 1.020827 1.773192 2.971161 -0.227812 0.031637 -0.218439 -1.521410 1.195637 -0.196678 -1.615902 0.497581 -0.758466 -5.855192 -4.666962 2.098561 0.888487 -1.393139 -2.228889
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 1.304965 0.817725 2.297002 0.648143 0.150360 1.805649 -0.552812 0.278978 -0.690633 -0.832193 0.992828 -0.232872 -1.610357 -0.261709 -4.632861 0.210813 0.334648 2.394219 0.811156 -3.033318
wb_dma_de/always_13/stmt_1 0.538245 1.016215 0.628456 -1.180553 3.519987 -1.023461 -0.792889 0.311542 0.022922 2.069546 -4.518569 1.420967 -0.340520 -1.874654 2.195539 0.931421 1.590033 -2.188352 -0.823500 -2.117094
wb_dma_de/always_4/if_1 -0.673149 4.136481 -0.027290 -0.257629 2.416922 0.164518 0.207114 2.033990 -1.498912 2.110667 -1.750808 0.895231 -0.602419 -0.837478 -1.089663 -2.621389 1.274592 -0.449962 -0.034788 -0.537218
wb_dma_ch_arb/input_req -0.158158 -1.045914 -1.844027 -1.548307 -4.133430 -0.614660 1.072227 -0.767780 -2.231016 -2.865556 -4.367847 2.313863 1.337052 0.278139 -5.532154 -0.989446 -0.989473 1.146093 0.334379 0.111155
wb_dma_ch_pri_enc/wire_pri20_out 1.116711 0.125715 1.087024 -0.942922 1.072977 1.892859 -0.598105 0.628856 -1.682120 0.859058 -0.466029 3.669240 -1.145880 -1.470373 -1.104913 0.377193 -0.053074 -0.423769 0.584123 1.312994
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.757263 1.566440 -3.036633 -0.043728 -1.076063 -0.423957 0.061883 3.552451 0.296214 -0.548928 -1.422984 0.262682 -0.074048 1.204389 1.978445 1.329956 0.098896 -0.230658 2.231605 -2.015709
wb_dma_ch_rf/always_26/if_1/if_1 0.448414 1.502522 0.185345 0.063638 2.804465 -3.285788 -2.130949 -2.923015 -1.345318 -0.088091 -3.987735 1.403680 -1.059280 -0.991378 2.123498 0.192830 -0.176582 -1.270580 -3.335888 -0.939825
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 1.326993 -0.053649 2.739048 -0.845012 -0.260010 1.557846 1.811811 -3.202854 1.467796 1.081838 -1.625292 -1.386587 0.627940 -0.537998 -1.209605 -0.686611 0.998679 0.537395 -4.325804 0.661368
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.052878 2.914868 -2.304834 1.198248 -0.163433 -0.118441 -1.138039 2.853670 0.178850 -1.218864 -0.968627 -0.314164 -2.417056 1.662267 2.445148 0.870343 1.338295 -0.821617 0.679965 -1.866664
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.586016 -0.213484 0.311859 0.315679 1.478537 1.744863 -0.049591 1.446407 -0.317720 -0.220236 -0.088201 0.163735 -1.818401 -0.017773 -1.866518 1.012282 0.269047 0.544914 1.245863 -2.237049
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.245645 0.501299 0.899402 1.060900 -0.593251 0.054475 1.189562 -1.912116 1.104100 1.005189 -0.118860 1.360684 -0.059870 -0.834196 0.709046 -0.695602 0.905140 -1.153803 -2.571522 1.269394
wb_dma_ch_sel/wire_ch_sel 1.049610 3.267948 0.666122 -2.815084 -2.423146 -4.668075 1.177305 -0.826651 0.059671 -0.314812 -2.988122 -0.730612 2.796827 -2.231654 0.895246 -1.720813 -0.472519 0.707543 0.621530 -0.987397
wb_dma_rf/inst_u19 -0.660487 1.723686 -1.902264 -1.050729 0.037985 1.365180 -0.472471 4.033697 -1.421180 0.336659 -2.099973 3.924497 -1.111648 -0.299524 0.751700 1.590324 0.130000 -0.612011 2.675170 -0.727778
wb_dma_rf/inst_u18 -0.740149 1.657450 -1.932675 -0.990416 -0.001994 1.325395 -0.506531 4.015812 -1.391793 0.349239 -1.848398 3.926257 -1.088434 -0.282588 0.820779 1.540240 0.018423 -0.618585 2.699421 -0.560604
wb_dma_rf/inst_u17 -0.600287 1.621442 -1.861269 -0.990035 0.078977 1.515764 -0.463978 4.116830 -1.320963 0.280179 -1.942132 3.752912 -1.251579 -0.269404 0.759120 1.694560 0.087831 -0.575488 2.784030 -0.823723
wb_dma_rf/inst_u16 -0.592974 1.615555 -1.908882 -1.079436 -0.080768 1.514955 -0.493538 4.165895 -1.333221 0.283013 -1.951362 3.870170 -1.247242 -0.268815 0.954603 1.826319 0.024743 -0.638943 2.846176 -0.717444
wb_dma_rf/inst_u15 -0.618626 1.610895 -1.873453 -1.040519 -0.046708 1.391953 -0.393976 3.905893 -1.286266 0.270234 -1.958101 3.737490 -1.146268 -0.307071 0.866125 1.707621 0.058162 -0.571050 2.659901 -0.718002
wb_dma_rf/inst_u14 -0.593251 1.589040 -1.875553 -1.058586 -0.031160 1.500666 -0.451306 4.001861 -1.394732 0.303877 -2.008191 3.913157 -1.214950 -0.339363 0.809547 1.811169 0.039762 -0.557055 2.731208 -0.753129
wb_dma_rf/inst_u13 -0.597212 1.577954 -1.932115 -1.034817 0.016399 1.475650 -0.508954 4.122510 -1.338510 0.274480 -1.956138 3.907270 -1.228375 -0.287234 0.937294 1.744830 0.102293 -0.697391 2.761797 -0.687577
wb_dma_rf/inst_u12 -0.661827 1.655335 -1.892271 -0.899525 0.222730 1.533209 -0.464951 4.254195 -1.413860 0.272478 -1.787803 3.984685 -1.401849 -0.318373 0.689257 1.704865 0.042563 -0.639830 2.954433 -0.809292
wb_dma_rf/inst_u11 -0.670590 1.625433 -1.890198 -0.968151 -0.008996 1.412803 -0.473352 4.078083 -1.348438 0.285043 -1.864606 3.779140 -1.192511 -0.213406 0.848631 1.706389 0.010693 -0.617663 2.791656 -0.740422
wb_dma_rf/inst_u10 -0.693359 1.685862 -1.961086 -1.044502 -0.050549 1.447590 -0.487737 4.126840 -1.344451 0.294032 -2.045594 3.851089 -1.155650 -0.251997 0.857944 1.731033 0.109946 -0.577744 2.738955 -0.840795
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -0.955289 5.143655 0.458319 1.310196 -0.289255 -0.010281 -1.270743 5.161437 -0.901988 3.229990 1.766818 -2.010428 2.039799 3.931046 -2.163247 -4.509741 0.027859 0.579585 1.935431 1.531342
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 3.888208 -2.654601 -1.848970 -0.220283 -2.878741 4.678261 1.074441 -0.204994 1.156390 0.564046 -3.224222 0.868315 -3.642140 1.536952 1.694803 4.667913 2.679620 0.553594 -1.245945 0.286456
wb_dma/input_wb1_ack_i -0.133810 0.774500 -1.514224 -0.574402 -1.324369 -0.782280 0.810961 -2.373735 -2.629344 -0.475312 -4.214612 2.472359 -0.002323 -1.497339 -1.522644 -2.689974 0.421428 1.050823 -4.727626 1.849340
wb_dma/wire_slv0_we 2.268199 0.843544 -1.613390 -3.858821 -3.165019 -2.592141 -2.676093 -3.705166 -3.031978 -1.855449 -2.967656 -3.683830 2.358515 0.902712 0.466819 -2.566863 0.726703 1.324949 -0.464032 1.321135
wb_dma_ch_rf/reg_ch_sz_inf 0.036728 1.527559 0.869652 0.395125 1.372446 -1.506515 1.472191 -1.877156 0.972625 1.256430 0.553841 -2.391136 -0.005015 -0.904022 1.128546 -2.139101 0.694534 -0.264155 -2.151395 0.464174
wb_dma_ch_rf 0.809616 1.355018 -0.639532 -2.040087 -3.370601 -2.482850 0.525548 -4.852796 -0.034035 -0.444633 -3.638910 -3.164598 3.420471 0.505924 0.235499 -3.221327 1.535352 1.233584 -4.350771 1.569712
wb_dma_ch_sel/wire_gnt_p1_d -0.915514 0.635753 0.283604 0.034666 0.323271 -0.951328 0.476856 -1.220709 -1.358925 1.150840 0.437538 2.313737 0.695145 -1.633263 -0.685224 -1.601848 -0.790186 0.205240 -0.735737 2.070502
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.928893 0.688534 0.301459 0.060019 0.313086 -1.008448 0.511944 -1.229580 -1.353750 1.214455 0.431902 2.396673 0.755059 -1.649326 -0.702830 -1.652901 -0.780885 0.200524 -0.734697 2.139159
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.675277 2.365639 1.688117 0.351517 1.939873 0.665264 -3.164637 0.872531 -0.357423 -1.513111 -1.883377 -2.215132 -0.207679 0.448393 -2.728753 -2.412346 4.137070 -1.753967 -0.977962 -3.027825
wb_dma_ch_sel/input_ch1_txsz 0.427109 -2.849879 0.615163 -0.994619 0.811129 0.793289 -1.286199 -1.821851 -1.150851 0.659329 -1.187530 2.363147 1.638627 -0.936450 -0.476675 -1.060447 1.020068 -2.437430 -1.872045 3.834371
wb_dma/wire_ch3_txsz 2.116594 -0.587454 0.856782 -1.088464 0.799064 3.027624 -1.159300 1.977295 -0.333412 -0.336734 -0.949794 1.440459 -1.998583 0.173582 -0.460620 2.195123 0.719923 -0.633818 1.455219 -0.827289
wb_dma_ch_sel/assign_7_pri2 0.618529 -0.225288 0.353072 0.306208 1.529183 1.801815 -0.085844 1.405746 -0.334844 -0.218002 -0.079971 0.229231 -1.863395 -0.055565 -1.861441 0.991257 0.281841 0.487265 1.197815 -2.207307
wb_dma_ch_pri_enc/inst_u30 1.157945 0.103673 1.127791 -1.009822 1.040169 1.875963 -0.557162 0.594338 -1.628107 0.814384 -0.578672 3.587337 -1.144026 -1.410419 -1.120491 0.405934 -0.015212 -0.395060 0.558449 1.246454
wb_dma/assign_3_dma_nd -1.364321 2.441408 -1.830503 0.672900 1.483235 1.459412 -0.776551 5.006205 -1.140693 -0.149991 -1.797415 -0.156162 -1.275467 1.582177 -2.852746 0.021388 0.947373 0.624278 2.909527 -4.450306
wb_dma_ch_rf/assign_6_pointer 4.977242 0.404704 5.075798 -1.613593 -0.962985 3.421094 2.753694 -2.954248 1.336650 1.725199 -2.848544 -0.753871 -1.465141 -0.423557 -3.906423 0.128083 0.506210 1.977266 -3.535388 0.337543
wb_dma_ch_rf/wire_ch_adr0_dewe 0.132639 -1.092922 -1.002904 -0.430140 -1.090502 -0.045943 0.751451 0.216609 1.061323 -0.616769 0.404071 0.723774 -0.714941 -0.332507 3.081083 2.399935 -0.627256 -0.383233 0.765124 0.226884
wb_dma_ch_pri_enc/always_2/if_1/cond 1.159389 0.100771 1.130932 -1.013999 1.044760 1.862900 -0.598717 0.520021 -1.690606 0.828331 -0.559795 3.692631 -1.123230 -1.514930 -1.134642 0.364407 -0.027600 -0.408735 0.514765 1.318740
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 4.102966 -0.773247 1.205679 -1.846582 0.143815 2.737818 1.206752 0.937371 0.043940 1.046680 -3.146969 0.978720 -2.483836 0.553822 -0.806470 1.736476 -0.264692 -0.155211 0.671927 0.666754
wb_dma_ch_sel/input_ch0_txsz 0.103819 1.492759 -0.119010 -0.175407 3.381704 0.642867 -2.618769 1.730841 -0.073083 -0.777020 -3.239224 -1.859038 -0.448888 0.471211 -0.141432 -1.796053 4.290229 -3.526483 -0.929418 -2.292744
wb_dma_ch_sel/always_2 -1.367686 2.488668 -1.824694 0.677526 1.462885 1.438867 -0.748543 4.943260 -1.126578 -0.143006 -1.913943 -0.232606 -1.223042 1.586392 -2.906449 0.017166 1.027352 0.730524 2.818059 -4.568162
wb_dma_ch_sel/always_3 0.390030 0.011113 0.333897 0.028016 0.462248 2.935094 -2.798712 3.086116 -1.160598 -1.295560 -2.096532 -0.438852 -0.047327 1.877239 -4.873214 -0.153624 2.579885 -0.172340 1.428725 -3.239250
wb_dma_rf/input_de_txsz_we -1.521401 -0.248238 -1.348985 2.696814 5.149085 0.400082 -0.345824 3.077953 0.625925 0.119912 0.958708 -3.022238 -1.538264 1.296740 -0.771004 -2.559397 2.378142 -3.286653 0.870870 -1.427013
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.127261 -0.149258 0.418326 -2.580479 -1.018963 2.659740 -0.824023 0.189789 -1.012214 -2.651269 -1.194261 0.833797 -1.717231 -0.160708 -0.654953 1.823003 0.063950 0.601117 0.386908 -0.519340
wb_dma_ch_sel/assign_145_req_p0 0.085158 2.915210 -2.211188 1.084931 -0.272232 -0.234823 -1.047870 2.605149 0.198728 -1.138586 -1.011374 -0.441315 -2.255659 1.608919 2.386785 0.752937 1.334133 -0.764367 0.525053 -1.775134
wb_dma_de/always_3/if_1/if_1/cond -0.344792 0.512116 -1.013453 1.826062 -1.303332 -1.250877 -1.506507 -0.733890 -0.692082 -1.539372 0.810429 0.337756 -0.361497 1.200251 -0.094092 -0.524792 -0.155205 0.206083 -0.852733 0.580148
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.198607 -0.147966 0.439792 -2.552840 -0.916368 2.773988 -0.847332 0.277671 -1.015276 -2.598155 -1.231051 0.864916 -1.766208 -0.197039 -0.748137 1.896370 0.113468 0.604024 0.396000 -0.546557
wb_dma_rf/always_1/case_1 -2.335010 5.198345 1.310155 -3.216293 -4.046635 -3.379015 2.616679 -5.849166 0.491602 -3.118134 -2.212441 -1.848906 1.500948 -0.808778 1.817422 -5.781421 1.244547 -1.958908 -4.746367 4.494327
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.351025 2.817981 0.193990 -0.452904 -0.947677 -0.843624 0.860663 -2.257448 0.020277 -1.055443 -0.927493 0.634676 -1.900878 -0.512232 2.297351 -1.681817 0.253245 -1.875125 -1.616688 2.196888
wb_dma_ch_sel/assign_99_valid/expr_1 -0.946846 3.468101 -0.725188 -1.060001 -5.176360 -0.217728 -3.809191 0.232380 0.691086 -1.296412 -1.202583 -2.121192 3.311162 1.504615 2.516151 1.815523 3.620863 2.086163 -1.395114 -3.590251
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.737738 1.566583 -3.056816 -0.054411 -1.037208 -0.326368 0.026564 3.638708 0.282757 -0.497329 -1.506612 0.300380 -0.083824 1.193427 2.001153 1.394873 0.164995 -0.241695 2.268102 -2.139259
wb_dma_wb_slv/reg_slv_adr -0.451479 2.670892 0.906761 -2.044999 -3.047687 -4.522557 -0.897503 -2.005662 0.368121 -2.046752 -1.815531 0.267107 4.181598 0.469835 2.970101 -4.447803 -0.712610 -3.865763 -2.221643 6.080071
wb_dma_ch_sel/assign_8_pri2 0.663689 -0.239432 0.339816 0.283621 1.575601 1.864671 -0.057994 1.509304 -0.360708 -0.246277 -0.060772 0.193867 -1.910602 -0.067092 -1.955212 1.084652 0.307233 0.529176 1.322634 -2.313543
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.103215 1.552150 0.863065 0.368263 1.410456 -1.429785 1.424037 -1.831024 0.984629 1.208796 0.499589 -2.387417 -0.023336 -0.902673 1.122339 -2.103496 0.696580 -0.260227 -2.089283 0.390864
wb_dma_wb_mast/wire_wb_cyc_o -0.904277 0.649592 0.333455 0.057345 0.370868 -0.967337 0.518183 -1.265276 -1.343643 1.173430 0.451248 2.349984 0.707970 -1.692186 -0.738208 -1.648967 -0.785521 0.183994 -0.768126 2.118854
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.972348 -0.563072 -0.462756 -1.030716 -1.156876 -0.214933 -0.008537 -2.874675 -0.516511 -0.655311 -0.935489 -2.110638 0.767239 0.315205 -0.114989 -1.076874 0.009988 1.096585 -1.948133 0.605386
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.108384 0.086889 1.121141 -0.974326 0.993000 1.781498 -0.544270 0.426556 -1.642851 0.797634 -0.556964 3.536008 -1.040117 -1.453881 -1.107422 0.320536 -0.064152 -0.412593 0.438005 1.341411
wb_dma/wire_paused -1.195637 0.538694 0.862299 1.001880 -0.533371 0.015971 1.181760 -1.845798 1.060971 0.915628 -0.100097 1.233065 -0.138585 -0.767139 0.651725 -0.739021 0.863566 -1.101400 -2.474540 1.215693
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.827483 4.100108 -0.355759 -1.177195 -0.648578 -4.984554 3.982438 -2.367345 0.170300 -0.062369 -2.387461 -1.646622 -0.083906 -3.522187 0.516832 -3.948571 0.456227 0.147602 -0.843503 -0.288447
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.876969 0.600146 0.293970 0.100749 0.407901 -0.861814 0.435878 -1.124632 -1.311475 1.131736 0.452014 2.327537 0.633750 -1.603727 -0.713191 -1.509941 -0.769721 0.189406 -0.640269 1.976261
wb_dma/wire_ch1_adr1 0.639183 1.001074 1.969760 0.346247 -1.408924 -0.055786 -0.440037 -1.218995 -0.317779 -0.578810 1.135978 -0.457240 0.273823 -0.200370 -2.624631 -0.829891 -0.000800 1.809226 -0.444341 -0.666821
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -0.324814 -0.229583 -0.066845 0.458711 -4.443865 -1.248438 1.141407 -1.313713 1.604364 2.658581 -2.660319 0.648864 4.038124 -0.799856 -0.379721 -0.649854 3.031648 0.187756 -2.671286 0.356107
wb_dma_ch_arb/always_2/block_1/case_1/if_3 2.614153 0.842717 2.158587 -2.143258 -2.325684 2.570177 -1.283205 -0.916167 -1.279067 -3.143281 -0.145847 0.418353 -1.358761 -0.316284 -3.068334 1.006429 0.133041 2.248699 -0.032316 -1.124986
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.061921 0.414772 -4.521924 1.668729 -2.254045 -2.679584 -1.651194 3.451972 -0.345774 -2.175548 -1.057407 0.480043 2.143252 3.024849 0.320684 0.152456 -0.643528 -0.736452 2.717586 -1.113292
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -0.348722 0.974768 -2.184771 -0.304686 -4.368851 0.000413 -2.746960 2.421745 -1.608626 -5.269825 -0.757336 0.876880 0.531192 2.599553 -2.723245 1.245960 -0.765428 1.579192 2.713488 -2.157480
wb_dma_ch_arb/always_2/block_1/case_1/if_4 2.272209 -0.255747 0.499813 -2.694378 -1.078098 2.837921 -0.858697 0.240867 -0.994794 -2.682402 -1.175131 0.914975 -1.766990 -0.161022 -0.730939 1.996024 0.056363 0.685120 0.465833 -0.523165
wb_dma_ch_sel/always_39/case_1/stmt_4 0.644454 -0.224340 0.319186 0.256694 1.512562 1.825910 -0.040636 1.433631 -0.336065 -0.232466 -0.097703 0.191639 -1.868559 -0.058081 -1.915322 1.037786 0.303042 0.536943 1.216568 -2.256323
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.123715 0.101813 1.144342 -0.950375 1.162207 1.913286 -0.630378 0.689249 -1.719437 0.865287 -0.523958 3.732976 -1.216193 -1.470774 -1.198646 0.391042 -0.046236 -0.441657 0.593828 1.281954
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.141246 0.379551 -4.630728 1.797338 -2.131218 -2.717112 -1.713396 3.668561 -0.329742 -2.233979 -0.988380 0.537009 2.081026 3.102705 0.402274 0.224242 -0.680147 -0.834401 2.885188 -1.232417
wb_dma_ch_pri_enc/wire_pri14_out 1.078568 0.137423 1.123421 -0.964068 1.055213 1.796921 -0.533517 0.499690 -1.665117 0.878958 -0.524679 3.620498 -1.090824 -1.472698 -1.164311 0.343709 -0.061042 -0.413191 0.510363 1.338695
wb_dma_ch_sel/always_39/case_1/stmt_1 -1.407697 2.474463 -1.861787 0.708419 1.389726 1.361026 -0.770658 4.950891 -1.087078 -0.180319 -1.866376 -0.269051 -1.144162 1.634817 -2.794388 -0.065474 0.997473 0.629796 2.829803 -4.412501
wb_dma_rf/wire_ch6_csr 0.686639 0.152224 -0.816353 -1.038569 -1.851878 -0.910168 -0.780075 -2.684145 0.453603 1.092298 -3.663414 -2.902781 3.626658 1.730584 0.429579 -0.611019 1.388129 1.735900 -4.579806 0.192304
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -2.032978 1.690792 -2.307072 1.697378 1.261677 -0.401478 -1.058219 4.757588 -0.268250 -0.364257 1.150668 0.286150 -0.704875 1.820075 1.106388 -0.962647 0.095864 -2.119746 3.093170 -0.133857
wb_dma_wb_if/input_wb_we_i -2.648364 -0.904312 -3.780017 3.119548 0.299752 -0.763461 -0.600053 5.696205 -1.065207 3.204115 3.481818 2.325879 1.171421 2.756352 2.378066 -2.338479 -1.544534 -3.171768 3.284140 5.569063
wb_dma_ch_sel/assign_141_req_p0 -0.003610 2.886114 -2.339674 1.166392 -0.287214 -0.269692 -1.072104 2.736962 0.188773 -1.175274 -0.984365 -0.353799 -2.223823 1.628338 2.406602 0.794321 1.247230 -0.792148 0.694587 -1.766592
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.941652 -0.250850 -3.688444 0.024232 -0.954730 -1.449533 -0.188402 4.489779 0.393829 -0.735330 -1.561483 0.248524 2.461926 1.882830 0.468193 0.925491 -0.679591 -0.877828 3.889684 -1.898402
wb_dma_ch_sel_checker 1.403437 -0.365952 0.538326 -1.297615 -0.681733 1.136877 -1.056026 0.467236 -0.010302 -0.105237 -0.865703 1.215310 -0.108552 0.197148 1.436131 1.096121 0.407722 -1.166497 0.135714 1.456193
wb_dma_ch_rf/reg_ch_dis 0.498123 1.578242 -0.061996 0.583171 2.462212 -2.173980 -2.097361 -0.564872 -0.583285 0.783699 -3.550385 1.803775 -0.955992 -0.870217 2.175894 0.406323 1.362569 -1.970339 -1.707903 -1.453581
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 4.515754 0.232394 3.012518 -1.319759 -1.069823 2.627617 0.616692 -0.257686 -0.264349 0.408180 -1.892121 0.549428 -2.196944 0.309635 -3.355518 0.884108 -0.149427 1.558978 0.263265 -0.128393
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.154258 0.391753 -4.561893 1.793738 -2.227752 -2.602242 -1.665517 3.573437 -0.386288 -2.174159 -0.905895 0.462744 2.073850 3.115143 0.238792 0.188357 -0.713789 -0.598083 2.820901 -1.321356
wb_dma_ch_rf/wire_pointer_we 1.016708 -0.603387 -0.399508 -1.033605 -1.108078 -0.161230 -0.049301 -2.785738 -0.555300 -0.665927 -0.947562 -2.026804 0.690428 0.293720 -0.168308 -1.050283 -0.000383 1.109452 -1.884654 0.562800
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.382550 -0.744809 -0.118140 0.252610 0.333503 0.677133 1.082976 1.631306 0.429194 3.803075 0.881483 -1.011064 1.828533 0.417911 0.160429 -0.885165 0.104115 0.452314 0.334988 0.838258
wb_dma_wb_slv/always_3/stmt_1 1.993885 0.648836 -1.433154 -3.936172 -3.344743 -2.126932 -2.786273 -3.571080 -3.369862 -2.023054 -2.902392 -2.805484 2.150393 1.006841 0.057824 -2.357579 0.060136 1.372547 -0.192683 1.618859
wb_dma_ch_rf/always_2/if_1/if_1 4.627779 0.188902 2.968593 -1.344269 -1.003522 2.683542 0.798205 -0.130329 -0.244177 0.512537 -1.982561 0.572701 -2.307583 0.315370 -3.318132 0.945576 -0.251523 1.524357 0.331537 -0.082684
wb_dma_pri_enc_sub/assign_1_pri_out 1.135476 0.047894 1.088389 -0.991079 1.106654 1.945124 -0.609558 0.665819 -1.636095 0.835100 -0.544120 3.626066 -1.150253 -1.392300 -1.134853 0.475266 -0.062937 -0.359585 0.586555 1.218057
wb_dma_ch_sel/input_ch0_adr0 1.120923 0.863500 -0.446791 -2.578729 -2.819883 -0.434952 -1.885734 1.194312 2.233003 -2.170101 -0.131146 -0.902689 1.049408 1.700881 6.837502 3.394453 -0.276761 -1.287233 1.174978 1.170502
wb_dma_ch_sel/input_ch0_adr1 -0.323731 0.564338 -1.040904 1.815446 -1.274640 -1.250545 -1.504281 -0.694419 -0.716717 -1.504094 0.808032 0.375093 -0.394537 1.186014 -0.040833 -0.533594 -0.113132 0.179835 -0.807035 0.550622
wb_dma_wb_slv/assign_4 -2.560895 -1.490277 -2.833945 0.171678 -3.421215 -3.378840 3.911497 -2.803772 -0.341529 -1.879307 -1.746942 -0.587785 2.480637 -1.141850 -2.044968 -4.472866 1.190325 1.229386 -3.037677 1.644422
wb_dma_wb_mast/input_wb_data_i 1.455549 -0.878992 -0.530576 -1.084206 -1.953832 -1.076734 1.245842 -2.675359 0.681494 0.055390 -4.594519 -2.454881 0.750232 1.943285 -0.085370 -1.704265 -0.455499 -0.858530 -4.858195 2.446641
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 2.621746 0.919557 2.182096 -2.082927 -2.256744 2.553534 -1.296968 -0.829790 -1.286587 -3.087507 -0.142613 0.479141 -1.374253 -0.396161 -3.068065 0.947446 0.147614 2.199569 0.029820 -1.203160
wb_dma_de/wire_adr1_cnt_next1 -1.464734 0.059071 2.219744 0.369316 0.158277 -1.970903 -2.133533 0.097842 -0.336745 0.290493 0.738421 0.499779 3.312530 -0.527194 -3.154930 0.633581 -1.112373 1.872694 1.722068 -3.546218
wb_dma_ch_sel/inst_u2 -0.907792 0.658626 0.333220 0.053409 0.372128 -0.966741 0.522850 -1.238376 -1.366019 1.194542 0.482291 2.377067 0.672570 -1.671171 -0.723611 -1.695189 -0.832942 0.204237 -0.721472 2.134472
wb_dma_ch_sel/inst_u1 0.987922 -1.071947 -0.548946 -1.976485 -3.654912 -1.033137 -2.522074 1.410300 -0.594382 -2.992839 -5.338698 0.835239 2.736365 2.322516 -3.368315 3.105803 -1.118670 1.608022 1.940826 -4.145962
wb_dma_ch_sel/inst_u0 1.071667 0.120966 1.077521 -0.972923 0.993848 1.773499 -0.595173 0.535080 -1.605553 0.801108 -0.485665 3.501743 -1.057234 -1.413710 -1.027642 0.368043 -0.040332 -0.409135 0.526380 1.303853
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.011851 0.133285 1.083103 -0.936244 1.045439 1.760634 -0.569150 0.532295 -1.677099 0.848713 -0.480661 3.683539 -1.060371 -1.505633 -1.119947 0.284627 -0.083610 -0.401143 0.518587 1.374130
wb_dma/wire_adr0 0.771124 1.898068 -0.354628 -5.352982 -5.596347 -0.847970 0.555686 -1.252939 1.434690 -3.654298 -2.269316 -1.073498 1.697778 -0.288785 4.981524 2.668102 -0.870153 0.739285 -0.277278 0.323705
wb_dma/wire_adr1 0.244073 1.524914 0.833404 2.158674 -2.418099 -1.103359 -1.910816 -1.573746 -0.984320 -1.958497 1.898046 0.057669 -0.249744 0.946035 -2.515304 -1.136647 -0.153525 1.886010 -0.977173 -0.196808
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.130883 2.146427 -1.371423 0.020267 -2.874657 -1.052197 -1.394800 1.191479 -0.577883 -3.958193 -0.043848 -1.087617 0.337203 1.815549 -1.511782 -0.328499 -0.264379 1.227621 1.239795 -1.760675
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.189826 -0.205137 0.436905 -2.616173 -1.064197 2.672995 -0.791305 0.098024 -0.980469 -2.643922 -1.165992 0.814440 -1.656985 -0.182452 -0.646732 1.844566 0.012603 0.653449 0.334484 -0.426390
wb_dma_ch_rf/assign_18_pointer_we 0.956635 -0.523594 -0.463196 -1.041187 -1.137223 -0.175317 -0.204922 -2.647722 -0.573122 -0.719627 -0.901219 -1.952582 0.697818 0.340970 -0.097473 -0.950515 0.013219 1.104447 -1.753038 0.463924
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.489189 -0.821368 -0.121988 0.272893 0.286757 0.662034 1.169682 1.833034 0.487172 4.088297 1.044372 -1.088011 2.053429 0.478445 0.184611 -0.840295 0.003993 0.553870 0.494557 0.851588
wb_dma_ch_sel/wire_req_p0 0.782052 -1.610099 -1.681361 -1.696183 -4.449340 0.047330 1.111754 -0.208085 -0.974737 -3.787616 -4.718299 0.057038 0.716184 1.445887 -5.278055 0.250474 -0.591721 1.260710 0.750095 -1.742399
wb_dma_ch_sel/wire_req_p1 -0.865371 0.641905 0.281663 0.064371 0.314366 -0.970902 0.471281 -1.221062 -1.325349 1.118445 0.408895 2.236866 0.713755 -1.556396 -0.671119 -1.582926 -0.738434 0.207132 -0.743030 2.026070
wb_dma/wire_ndnr 0.473643 -0.115392 0.450959 0.043799 0.454611 2.937233 -2.797222 2.827597 -1.171442 -1.259872 -2.101885 -0.541048 -0.007463 1.878918 -5.057539 -0.243732 2.590334 -0.051574 1.228782 -3.210723
wb_dma_de/reg_mast0_drdy_r 1.986671 -4.785241 -0.366105 -1.088083 0.920874 3.311831 -1.067635 1.014698 0.977869 -1.371424 -1.225939 0.895247 -1.520107 0.255572 1.385153 3.927800 1.441605 -2.440742 0.858689 -0.310895
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.131050 0.107324 1.147346 -0.962143 1.117396 1.923644 -0.577294 0.591909 -1.647101 0.821090 -0.491137 3.630855 -1.178545 -1.458796 -1.151508 0.405776 -0.060938 -0.391112 0.595374 1.255136
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.289170 1.086639 -0.756346 -4.897592 -5.148819 -0.195730 1.721627 0.082250 1.510138 -0.199520 -1.818281 -1.774985 3.208544 -0.133804 4.528783 1.582148 -0.578887 1.248863 -0.255175 0.863497
wb_dma_ch_sel/assign_137_req_p0 0.161647 2.836132 -2.216756 1.016595 -0.313299 -0.180838 -1.065083 2.555495 0.147056 -1.176527 -1.113162 -0.265940 -2.336926 1.585356 2.476717 0.773145 1.342050 -0.855231 0.475014 -1.596307
wb_dma_rf/wire_pointer2 1.520209 -0.375026 0.602996 -1.374133 -0.727110 1.198970 -1.092157 0.475895 -0.020278 -0.119194 -0.899700 1.285687 -0.115792 0.220977 1.465856 1.133177 0.427579 -1.188329 0.159837 1.486120
wb_dma_rf/wire_pointer3 4.095416 -0.748193 1.255551 -1.738448 0.245153 2.735319 1.231274 0.921278 0.035259 1.077123 -3.118866 0.904915 -2.511498 0.505132 -1.036949 1.652663 -0.250194 -0.055609 0.690076 0.547019
wb_dma_rf/wire_pointer0 3.151327 0.490277 4.849012 -1.045960 -0.554046 3.658580 0.832572 -2.325540 1.151075 0.495125 -1.032800 -0.415834 -0.862774 -0.822651 -3.528753 0.479248 1.496499 1.599247 -3.254418 -0.909174
wb_dma_rf/wire_pointer1 2.088517 -0.587351 0.841817 -1.012402 0.845597 2.952310 -1.131560 1.928812 -0.327088 -0.340393 -1.006977 1.368487 -1.943209 0.195463 -0.546001 2.119094 0.738764 -0.622250 1.370446 -0.882080
wb_dma_rf/wire_sw_pointer0 0.026592 0.444102 0.249170 -0.761074 0.457426 -1.591751 -0.172720 -2.663886 -0.922836 -0.967391 -1.423973 -0.245492 -0.122795 -0.371276 0.004986 -0.324707 -1.356938 0.584470 -2.095840 0.132405
wb_dma_de/always_21/stmt_1 2.030855 -4.827818 -0.301899 -1.162159 0.896286 3.353352 -1.060586 0.915880 0.964757 -1.369309 -1.339185 0.926555 -1.516351 0.210167 1.407145 3.876759 1.507823 -2.502117 0.720164 -0.169601
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 0.603474 0.862818 0.985975 -0.138987 0.770931 2.025684 -4.463817 2.236990 -1.308576 -2.644916 -2.610427 0.060769 -0.180049 1.082085 -3.835345 -0.494967 3.586875 -1.501852 0.673340 -3.449901
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -0.501092 2.784104 -0.893741 0.722940 1.837140 -0.687526 -0.686163 3.236880 0.637364 0.729137 0.772324 -0.829308 -0.821258 1.134383 3.609582 -1.909110 1.249423 -3.452619 1.088686 1.730218
wb_dma_ch_arb/input_advance -1.288969 2.378939 -1.779313 0.617043 1.441120 1.494207 -0.747312 4.813714 -1.114428 -0.164675 -1.946821 -0.200881 -1.181942 1.531207 -2.941136 0.004221 1.005922 0.711308 2.785106 -4.453659
wb_dma_de/always_7/stmt_1 -1.422316 0.816256 -1.118348 1.370650 3.964509 0.530384 0.014743 1.967339 0.089837 0.640803 -1.815715 -3.514670 -0.346505 0.977505 -2.727295 -2.533569 2.925063 -1.111288 -0.464015 -3.515873
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -0.632707 1.674661 -1.996567 -1.065150 -0.079097 1.454936 -0.526587 4.186102 -1.341649 0.262058 -2.050311 3.858243 -1.203512 -0.210954 0.908271 1.767436 0.096032 -0.611471 2.843815 -0.852894
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 2.254325 -0.229344 0.510509 -2.581481 -0.934777 2.852110 -0.900069 0.334793 -1.044388 -2.565578 -1.148256 0.968134 -1.750578 -0.144419 -0.797773 1.938283 0.080940 0.597316 0.515075 -0.548952
wb_dma_de/always_3/if_1/cond -0.373558 0.571063 -1.095507 1.928864 -1.241336 -1.265428 -1.585597 -0.626063 -0.699321 -1.527613 0.854125 0.374607 -0.425292 1.270502 -0.034770 -0.510761 -0.124586 0.191014 -0.757434 0.531578
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -2.995255 -0.125321 -3.749954 0.042969 -1.078329 -1.548851 -0.204082 4.525690 0.404979 -0.690367 -1.576764 0.183678 2.530482 2.013357 0.529961 0.895689 -0.692164 -0.818815 3.911243 -1.884424
wb_dma_ch_sel/assign_101_valid -0.922074 3.368019 -0.868432 -0.888211 -5.276003 -0.247798 -3.782572 0.236056 0.775696 -1.209107 -1.182323 -2.204693 3.227151 1.589368 2.767517 1.830342 3.792274 1.975274 -1.457408 -3.518875
wb_dma_ch_sel/assign_98_valid -0.958089 3.353409 -0.676141 -1.078883 -5.254617 -0.256328 -3.814597 0.101624 0.899503 -1.218993 -1.283573 -2.284743 3.455729 1.592727 2.833369 1.820358 3.800699 1.885805 -1.557620 -3.461299
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.808219 1.631561 -3.188120 -0.018495 -1.031346 -0.361364 -0.038268 3.847035 0.299424 -0.529070 -1.470650 0.279147 -0.118265 1.287314 2.036763 1.426078 0.195060 -0.311647 2.397759 -2.196293
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.106307 0.266407 -4.548473 1.685829 -2.268841 -2.645811 -1.613198 3.504184 -0.323532 -2.183816 -0.949284 0.508701 2.095739 3.000697 0.304328 0.290803 -0.762014 -0.593355 2.812083 -1.236981
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.118708 0.092068 1.114162 -0.970659 1.148851 1.920999 -0.649274 0.622757 -1.734158 0.890992 -0.516040 3.772096 -1.144078 -1.475575 -1.071488 0.396267 -0.040147 -0.443741 0.561746 1.370364
wb_dma_rf/wire_ch7_csr 0.688646 0.230736 -0.902064 -0.919415 -2.016352 -0.963030 -0.932891 -2.714613 0.474780 1.033301 -3.469597 -2.855102 3.493391 1.739375 0.740848 -0.590515 1.491163 1.654609 -4.569958 0.305834
wb_dma_ch_sel/reg_csr 1.115319 -0.887362 -0.989706 -2.214157 1.759517 -1.458517 3.280562 0.295196 1.558648 2.653684 -3.665897 -3.096210 2.806352 2.011063 1.090383 -2.065169 -2.073431 -0.869442 -1.108152 3.234862
wb_dma_de/reg_next_state -0.300078 1.429692 -0.078906 0.924550 -3.395885 -1.620075 1.949146 -0.264781 1.253208 3.143569 -2.814166 0.567613 1.622347 -0.178232 -0.303220 -1.734361 2.647057 -1.047974 -0.657795 0.593093
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 2.916086 2.363437 1.227358 -2.326368 -1.494604 3.748648 -0.243203 7.640899 0.450209 3.847459 -2.355827 -1.762875 1.118109 5.391791 -1.541697 -0.654466 -0.263743 -0.266079 4.368463 1.494370
wb_dma_de/always_11/stmt_1/expr_1 -0.315011 0.556869 -1.010700 1.863180 -1.330285 -1.254205 -1.546420 -0.743903 -0.730440 -1.545141 0.745264 0.381812 -0.385916 1.229061 -0.083565 -0.528024 -0.100311 0.220023 -0.895149 0.585378
wb_dma_ch_rf/input_ptr_set 2.048272 -0.577002 0.846371 -1.020668 0.794438 2.899254 -1.130530 1.914327 -0.320834 -0.300669 -1.001230 1.378970 -1.916285 0.185158 -0.493256 2.081655 0.711340 -0.625380 1.359132 -0.805674
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 0.271843 1.468784 0.861518 2.183181 -2.530410 -1.122815 -1.954734 -1.689773 -1.012950 -2.092102 2.016956 0.025737 -0.247876 1.013162 -2.564141 -1.135988 -0.172303 1.974073 -1.030653 -0.192388
wb_dma_ch_sel/assign_12_pri3 2.133896 -0.604429 0.895914 -1.086196 0.851224 3.011555 -1.156293 1.967350 -0.364290 -0.301040 -1.026910 1.464283 -1.980150 0.178801 -0.562361 2.180184 0.748895 -0.623490 1.397729 -0.872412
wb_dma_de/assign_65_done/expr_1/expr_1 -0.758771 4.181656 -0.204030 -0.175369 2.469058 0.230128 0.178408 2.377512 -1.475001 2.063548 -1.706707 0.936852 -0.671006 -0.761463 -1.055973 -2.495175 1.252364 -0.456025 0.237171 -0.690674
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.123604 -0.585091 0.893641 -1.061319 0.842624 3.041278 -1.148064 1.975872 -0.355433 -0.297784 -1.014428 1.464795 -1.956093 0.164657 -0.467033 2.165126 0.744069 -0.656003 1.443096 -0.811800
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.929446 0.669245 0.329487 0.081638 0.412815 -0.964804 0.520337 -1.224758 -1.356909 1.218321 0.474391 2.365264 0.700549 -1.690467 -0.723188 -1.656804 -0.814913 0.200188 -0.770287 2.127362
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.940269 -0.194430 -3.642652 0.070734 -0.887198 -1.367654 -0.213575 4.547890 0.342603 -0.743772 -1.450807 0.250309 2.356096 1.901100 0.498032 0.864334 -0.643090 -0.928574 3.939635 -1.790158
assert_wb_dma_ch_sel/input_valid 0.632682 -0.214037 0.308283 0.299825 1.526312 1.822914 -0.044669 1.472421 -0.322303 -0.219898 -0.077753 0.183240 -1.912213 -0.035780 -1.908354 1.028426 0.291404 0.518078 1.268503 -2.275314
wb_dma/input_wb0_stb_i -2.193995 1.114131 -4.219097 3.142710 -1.109321 -1.778903 -1.750295 4.020243 0.089540 -2.488035 2.318072 1.272897 -1.738897 2.630685 4.040771 0.801264 -0.574893 -2.339093 2.855295 0.720735
wb_dma/wire_ch1_csr 0.550101 -0.901966 -1.605939 0.348380 0.576063 -1.487956 -1.996661 -1.666625 0.895073 2.136634 -3.007785 -2.599838 3.417935 2.672466 2.731439 0.106348 1.168092 0.126073 -3.843598 1.004246
wb_dma_rf/assign_5_pause_req 1.089165 3.930850 -0.766048 -1.225591 -1.293769 -2.761204 5.670354 -1.281827 0.360726 1.964818 -4.729760 1.998576 -1.589687 -3.136533 0.843567 -2.759819 0.259757 -0.799467 -1.078872 1.650552
wb_dma_de/always_12/stmt_1 -0.712825 4.132392 -0.132496 -0.207113 2.398916 0.183755 0.154897 2.202394 -1.467430 2.063686 -1.602143 1.019778 -0.629587 -0.804035 -0.950346 -2.589986 1.266830 -0.531519 0.105785 -0.380443
wb_dma_wb_if/wire_wb_ack_o 0.258007 -0.671931 -1.467124 0.630227 -0.734918 -1.077403 1.012461 -2.493161 -0.878520 -1.490309 -2.668002 -0.186486 -0.746492 -0.685293 -0.698998 -2.036063 0.746819 0.391755 -4.292221 0.660710
wb_dma_ch_rf/always_5/if_1/block_1 1.040172 -0.657033 -0.358509 -0.982452 -1.058080 -0.142285 -0.009399 -2.853928 -0.515687 -0.644760 -0.784565 -2.042119 0.585992 0.258387 -0.114813 -0.986473 -0.003830 1.110360 -1.924155 0.592369
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -0.696628 1.635208 -1.908415 -0.973660 -0.003473 1.419858 -0.418304 4.035640 -1.332406 0.327760 -1.934316 3.853585 -1.163447 -0.294885 0.796798 1.717910 0.058106 -0.532239 2.752874 -0.813368
wb_dma_ch_arb/assign_1_gnt 0.057877 -0.514344 -0.566100 -1.899984 -3.722941 -1.891842 -1.937849 0.409890 -1.821042 -2.115120 -4.840101 2.915086 3.447461 0.983157 -3.971852 1.698313 -1.941037 1.903433 1.426412 -2.139675
wb_dma_rf/input_dma_err -0.597535 1.632436 -1.834889 -1.003940 0.150018 1.563632 -0.448095 4.081852 -1.417935 0.344725 -1.919267 3.867881 -1.295994 -0.318020 0.614930 1.678141 0.080449 -0.584545 2.768192 -0.862337
wb_dma/wire_wb0_addr_o -0.380709 0.574603 -1.035193 1.851484 -1.295172 -1.279521 -1.533456 -0.748307 -0.665875 -1.546707 0.804808 0.362298 -0.377944 1.202493 0.010329 -0.506762 -0.156304 0.193920 -0.864694 0.564657
wb_dma_de/assign_73_dma_busy/expr_1 1.252263 3.827780 -0.002415 -0.644128 0.791512 -3.470838 4.028425 -1.204822 0.031093 -0.291814 -1.854229 -1.897607 -1.769055 -3.415393 -1.033262 -3.203057 0.671139 0.658466 0.292333 -2.171193
wb_dma/input_dma_nd_i -1.377214 2.478041 -1.864015 0.699257 1.450406 1.382415 -0.749801 4.958289 -1.092918 -0.152947 -1.854622 -0.218707 -1.178801 1.576624 -2.855771 -0.029648 0.984786 0.633082 2.834664 -4.477725
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.228618 0.461076 -0.073107 -0.002779 0.491054 -1.478948 2.231481 -1.555447 2.009854 0.660518 0.959354 -1.595374 -0.844508 -1.328982 4.117833 0.285810 0.072241 -0.646670 -1.281066 0.596479
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.191144 0.448346 -0.136096 -0.001556 0.341214 -1.487660 2.256575 -1.587242 2.080559 0.608391 0.958881 -1.687508 -0.747881 -1.303966 4.197074 0.334335 0.057525 -0.632874 -1.271468 0.556259
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.895373 0.671227 0.260994 0.052580 0.259259 -1.040759 0.522147 -1.221955 -1.322767 1.154578 0.420021 2.255502 0.741596 -1.578119 -0.627042 -1.652675 -0.779449 0.173584 -0.757262 2.070316
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -0.511689 1.558428 -1.896111 -1.058757 -0.009525 1.561137 -0.448058 4.078604 -1.334286 0.232571 -2.030234 3.841343 -1.297750 -0.278816 0.844706 1.877893 0.105080 -0.550452 2.760555 -0.888167
wb_dma_ch_sel/assign_3_pri0 -1.311857 2.459952 -1.791940 0.613953 1.396572 1.438002 -0.775686 4.839034 -1.150040 -0.161470 -1.991416 -0.143172 -1.165941 1.544944 -2.883633 0.070666 0.995599 0.707982 2.766989 -4.492146
wb_dma_de/always_23/block_1/stmt_8 -0.401296 0.571354 -1.090905 1.953274 -1.251930 -1.265330 -1.621372 -0.539915 -0.715265 -1.589386 0.871565 0.412522 -0.458312 1.273997 -0.001205 -0.469937 -0.124881 0.161582 -0.689730 0.468574
wb_dma_ch_arb/always_2/block_1/stmt_1 0.195034 -0.698016 -0.383535 -1.980247 -3.654563 -1.821500 -1.764028 0.117960 -1.771052 -2.080620 -4.738803 2.873656 3.297118 0.783666 -4.034197 1.794269 -2.067371 2.081007 1.295249 -2.180477
wb_dma_de/always_23/block_1/stmt_1 -0.383839 1.687505 -0.161318 0.804458 -3.427343 -1.777226 2.173670 -0.303671 1.267624 3.050607 -3.139383 0.651883 1.634747 -0.338301 -0.304120 -1.968621 2.696656 -1.216029 -0.662167 0.623685
wb_dma_de/always_23/block_1/stmt_2 -0.043517 0.402818 -0.647214 0.093865 3.226549 1.610678 -1.007839 2.382757 0.067633 0.499364 -2.665204 -2.431564 -0.343399 1.295756 -1.405754 -1.519052 3.308164 -2.195565 -0.368831 -2.108332
wb_dma_de/always_23/block_1/stmt_4 2.123496 0.311070 -0.732080 -1.140002 1.843713 0.492350 0.111816 1.286602 1.222054 -0.107504 -4.910599 -1.593862 -1.697379 0.665158 1.980751 0.186764 2.761605 -3.278595 -0.680765 -1.039565
wb_dma_de/always_23/block_1/stmt_5 0.767294 0.075076 -1.118907 -0.814736 1.391569 3.613205 -2.138622 6.499322 -1.345010 0.572043 -2.570263 0.746284 -0.690739 3.222325 -2.282996 0.238133 0.999647 -2.083385 3.661219 -0.572649
wb_dma_de/always_23/block_1/stmt_6 -2.097680 1.702003 -2.321541 1.767961 1.251905 -0.454669 -1.042464 4.778876 -0.257430 -0.369956 1.243176 0.281609 -0.725778 1.869304 1.137516 -0.983283 0.072217 -2.161814 3.153691 -0.133890
wb_dma_rf/inst_u25 -0.615906 1.664664 -1.892268 -1.032127 0.080528 1.497973 -0.491402 4.149432 -1.390951 0.354983 -1.944830 3.925481 -1.272165 -0.305042 0.780971 1.750629 0.079874 -0.657296 2.841997 -0.743892
wb_dma_wb_mast/input_mast_go -0.917373 0.677449 0.308757 0.030260 0.385446 -0.917636 0.486269 -1.161012 -1.383241 1.172926 0.473019 2.428796 0.665805 -1.689607 -0.730786 -1.588380 -0.793336 0.207474 -0.691924 2.075008
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -1.201821 2.494472 -0.534644 1.442872 2.171020 -1.896901 1.098254 0.748670 0.779574 0.750823 1.219693 -2.139627 -0.621243 -0.001333 1.696883 -2.675681 0.486963 -1.435122 -0.274040 0.196825
wb_dma_ch_sel/assign_125_de_start/expr_1 -2.769459 2.005137 0.257555 2.234159 1.878250 -2.120030 -2.702612 -1.792692 0.150773 0.124183 -1.271327 3.106869 -0.114422 -1.892128 2.958938 -0.254498 2.831914 -3.228843 -3.451987 -1.095740
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -0.210115 3.017956 -0.270382 -0.531259 -2.152987 -3.585160 3.358447 -2.717851 0.265175 -0.393173 -2.825961 1.022323 -0.130903 -3.016267 0.224082 -2.756266 0.605228 -0.644767 -1.569769 0.525261
wb_dma_ch_sel/assign_151_req_p0 0.023285 2.733912 -2.345546 1.138479 -0.307576 -0.310076 -0.999674 2.583760 0.246225 -1.207931 -0.916227 -0.413289 -2.226629 1.644872 2.542429 0.773639 1.243296 -0.832163 0.578088 -1.623681
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -0.722733 -1.618823 -2.011277 -0.612224 1.362768 2.041944 -1.226253 2.936655 -1.136549 -0.085874 -2.545386 2.691410 -0.310726 0.128899 -0.405708 1.184591 1.427423 -2.163820 1.455626 -0.345581
wb_dma_wb_mast/reg_mast_dout 1.070872 -0.260795 -0.614065 -1.040994 -2.348207 -1.411673 1.048106 -2.950057 0.476875 -0.116437 -4.543406 -2.463059 1.038693 1.913958 -0.044215 -1.984444 -0.486566 -0.567380 -5.308785 2.321670
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.340292 1.147524 -0.681436 -4.924625 -5.164667 -0.223498 1.484719 0.270169 1.584716 -0.257959 -1.628907 -1.821078 3.334398 0.088107 4.661119 1.714604 -0.655601 1.198155 -0.042443 0.905059
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.900705 0.655256 0.275341 0.059463 0.336123 -0.979607 0.516967 -1.246986 -1.388691 1.187727 0.443575 2.364394 0.705517 -1.667213 -0.723660 -1.636737 -0.803297 0.190321 -0.745505 2.110942
wb_dma_ch_sel/assign_100_valid -0.832848 3.129022 -0.741148 -0.908750 -5.101522 -0.163610 -3.981175 0.227253 0.827429 -1.403920 -0.909619 -2.280015 3.282704 1.591471 2.789496 1.976452 3.613355 1.978504 -1.351419 -3.531514
wb_dma_ch_sel/assign_131_req_p0 -0.057837 2.251300 -1.256904 -0.111994 -3.088789 -1.045403 -1.435663 0.949635 -0.712291 -4.108839 -0.171757 -1.039147 0.360912 1.692937 -1.788792 -0.277463 -0.251082 1.500201 1.129476 -1.927830
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.016923 2.960319 -2.305423 1.043036 -0.356385 -0.239413 -1.042137 2.681868 0.207627 -1.113031 -1.154808 -0.395595 -2.182530 1.599670 2.376071 0.743608 1.373155 -0.753172 0.548650 -1.843000
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.771063 1.608216 -3.160773 -0.092846 -1.037574 -0.369908 0.035863 3.721084 0.285985 -0.545942 -1.546124 0.341944 -0.066175 1.229557 2.089110 1.399223 0.170272 -0.264322 2.309019 -2.109339
wb_dma_ch_rf/input_dma_done_all 0.020850 0.476137 -0.560627 0.004343 3.196607 1.596263 -0.972454 2.274714 0.127120 0.559277 -2.799324 -2.560858 -0.276742 1.269565 -1.406661 -1.555331 3.349815 -2.134309 -0.475404 -2.177873
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 2.314856 -2.916441 -1.006594 -1.075733 1.929558 3.779513 -0.539779 4.442064 -0.778587 1.440740 -5.116262 -0.746099 -0.364088 3.818002 -3.882633 -0.584669 1.253777 -2.729540 1.788600 0.678105
wb_dma_pri_enc_sub/wire_pri_out 1.168588 0.108426 1.127757 -1.028907 1.094128 1.908133 -0.632470 0.649965 -1.687747 0.810435 -0.595205 3.705334 -1.193818 -1.447294 -1.109229 0.442136 -0.053108 -0.419166 0.590972 1.274942
wb_dma_ch_rf/input_wb_rf_din -0.301684 0.394715 -1.374661 0.039083 -4.518023 -0.832736 -3.686907 -0.518331 2.198246 -1.613174 0.949256 -4.481179 4.883077 4.819129 5.003253 -2.666648 3.901862 -3.463520 -2.734415 5.587861
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond -0.886053 1.006018 -0.363144 0.174811 3.578017 0.687087 -0.452042 1.094545 -1.195462 1.661072 -2.207158 -0.187448 0.258748 -0.347899 -1.985163 -3.098851 2.547067 -2.033097 -1.105093 -0.072620
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.138278 2.890909 -2.225360 0.994875 -0.149281 -0.125419 -0.922962 2.679355 0.324039 -1.041104 -1.024366 -0.417852 -2.360168 1.527248 2.601417 0.846246 1.337062 -0.892354 0.585635 -1.740793
wb_dma_ch_sel/assign_139_req_p0 0.132953 2.882890 -2.262885 1.006015 -0.349535 -0.289188 -1.010296 2.527273 0.307194 -1.119829 -1.163682 -0.531816 -2.198484 1.612284 2.546382 0.803767 1.356433 -0.773673 0.405048 -1.784862
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.855442 0.607944 0.335195 0.098144 0.437622 -0.930032 0.519415 -1.241682 -1.378083 1.175703 0.481248 2.358959 0.629279 -1.671547 -0.717905 -1.605876 -0.821436 0.193347 -0.702542 2.098556
wb_dma_ch_sel/always_38/case_1 -2.680611 2.245974 0.452560 2.164624 1.971722 -2.213529 -2.755338 -1.918361 0.031849 0.197646 -1.372627 3.065686 -0.162607 -1.991633 2.779049 -0.331075 2.785555 -3.017325 -3.573934 -1.375166
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -1.158303 0.345558 -0.397773 0.405201 -5.326652 -1.446733 0.811102 -1.656055 1.252183 1.706870 -2.983379 2.180224 3.976790 -1.592349 -0.427622 0.601259 2.907811 1.343939 -2.437325 -1.223101
wb_dma/constraint_wb0_cyc_o -0.863289 0.637345 0.302412 0.061248 0.331212 -0.929596 0.509456 -1.256415 -1.330522 1.108717 0.414910 2.259861 0.692992 -1.604961 -0.672082 -1.585958 -0.751854 0.210091 -0.743382 2.041785
wb_dma/input_wb0_addr_i -0.010420 1.338136 -0.320632 -0.937037 -3.143922 -4.263824 -0.842073 -2.095504 -0.374653 -2.345151 -2.640395 -0.079732 3.284847 0.416574 2.169810 -4.665687 -0.172627 -2.532577 -4.083591 5.179688
wb_dma_de/input_mast1_drdy -0.639308 2.219981 -0.266006 -1.607601 -0.872023 -0.331408 -0.418843 0.221591 -1.985521 1.143985 -2.661143 2.974445 1.508253 -0.870116 -0.788939 -1.304548 0.001257 0.230917 -0.550356 1.360921
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.062325 1.552787 0.846026 0.395274 1.412121 -1.469604 1.461804 -1.791871 0.936060 1.224368 0.517347 -2.347442 -0.042369 -0.909974 1.094484 -2.101355 0.706117 -0.237532 -2.066369 0.434339
wb_dma_wb_if/input_wb_ack_i 0.701747 -0.368473 -3.359614 0.901102 -3.166383 -0.413527 0.924694 -3.509955 -1.378768 -0.843633 -6.010369 -0.864729 -0.811169 1.335318 -1.003049 -3.498328 2.328223 0.054440 -7.718496 2.711864
wb_dma_ch_sel/wire_pri_out 1.141174 0.108922 1.126668 -0.989359 1.061002 1.888918 -0.591956 0.609184 -1.656012 0.805289 -0.579092 3.619115 -1.117636 -1.448884 -1.094379 0.422982 -0.051414 -0.423211 0.575907 1.276193
wb_dma_ch_rf/assign_3_ch_am0 -0.411220 -0.718786 -0.210208 0.287852 0.335892 0.678431 1.056784 1.762193 0.383016 3.811822 0.876137 -0.952362 1.816774 0.447752 0.121649 -0.791704 0.080099 0.512285 0.458892 0.720878
wb_dma_rf/input_ch_sel 4.327801 -1.084303 -0.306855 -2.481821 0.168675 -1.778334 5.366365 -1.975856 1.502053 0.064503 -4.556653 -1.349586 -2.352262 -2.822194 1.120468 -0.679807 0.654234 -1.610660 -0.175043 0.755672
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.457855 1.170167 -0.809224 -4.741457 -4.208248 0.159317 3.625459 -1.367813 1.237750 0.316959 -1.274924 -1.705501 1.684111 -1.886990 4.408665 0.623606 -0.067037 1.081096 -1.283390 1.024407
wb_dma_de/always_23/block_1/case_1 -0.343581 2.001589 -0.112853 0.660439 -3.530760 -1.868902 1.991199 -0.141365 1.206225 3.048832 -3.106975 0.634978 1.604025 -0.365373 -0.062422 -1.773469 2.627860 -1.037795 -0.486243 0.369082
wb_dma/wire_pause_req 1.049939 3.864768 -0.824367 -1.300124 -1.460987 -2.780506 5.677975 -1.359278 0.285621 1.896496 -4.842553 2.021460 -1.529871 -3.091299 0.825675 -2.749930 0.204870 -0.770497 -1.064665 1.714932
wb_dma_wb_if/input_mast_go -0.932735 0.665903 0.243238 0.059288 0.289104 -1.016113 0.481818 -1.235405 -1.303270 1.143606 0.372879 2.228585 0.779467 -1.581972 -0.620721 -1.664384 -0.776204 0.165167 -0.787938 2.030054
wb_dma_ch_rf/input_de_csr 3.819631 -3.886166 0.947634 -1.498769 1.259136 3.130923 0.539337 -0.239952 0.290367 0.614033 -3.914699 -0.249832 -1.344465 0.950596 -2.022435 1.101221 1.075314 -1.614245 -0.669158 0.916885
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.111333 0.158087 1.060545 -0.994041 1.036265 1.849155 -0.590500 0.603317 -1.634176 0.820025 -0.619012 3.585854 -1.084438 -1.427981 -1.130923 0.374861 -0.014981 -0.403171 0.532229 1.187459
wb_dma_de/input_mast0_din 4.427309 -6.360833 0.048646 -2.013907 0.944614 3.974206 0.872260 1.302930 1.002060 0.876170 -3.486544 0.222286 -1.480716 1.880850 -0.036217 2.528548 0.131308 -3.330139 0.868501 2.994095
wb_dma_pri_enc_sub/always_3 1.088436 0.089114 1.077268 -0.932183 1.008130 1.784263 -0.566254 0.570337 -1.576532 0.808349 -0.554111 3.427429 -1.101958 -1.373312 -1.075518 0.371421 -0.015453 -0.375965 0.510652 1.231982
wb_dma_pri_enc_sub/always_1 1.080374 0.115433 1.146706 -0.944166 1.132314 1.835116 -0.507386 0.555326 -1.683841 0.827798 -0.468650 3.583638 -1.188012 -1.486330 -1.241056 0.344022 -0.082511 -0.370883 0.542367 1.261255
wb_dma_ch_sel/reg_adr0 0.622650 1.958498 -0.513003 -5.317262 -5.557528 -0.873384 0.462646 -1.249327 1.337687 -3.787478 -2.383371 -1.044635 1.753557 -0.321287 4.930341 2.643858 -0.709721 0.691138 -0.359620 0.176568
wb_dma_ch_sel/reg_adr1 0.263831 1.577176 0.886566 2.257664 -2.529539 -1.214847 -1.988722 -1.751936 -1.083379 -2.084152 1.929102 0.021672 -0.211478 1.015231 -2.689584 -1.321639 -0.108901 1.917730 -1.109971 -0.193372
wb_dma_ch_sel/assign_1_pri0 -1.316625 2.435681 -1.792379 0.653152 1.495470 1.487916 -0.711100 4.891675 -1.149047 -0.147074 -1.874431 -0.193122 -1.253592 1.566270 -2.939505 -0.001880 0.966077 0.681281 2.832898 -4.491693
wb_dma_ch_pri_enc/wire_pri26_out 1.183736 0.035154 1.134459 -1.017437 1.096301 1.914860 -0.626881 0.604836 -1.651423 0.810773 -0.562187 3.640465 -1.137414 -1.452647 -1.113716 0.451767 -0.034959 -0.449352 0.580596 1.260943
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.833711 1.589892 -3.118135 -0.080975 -1.037374 -0.342106 0.070147 3.700665 0.278843 -0.487704 -1.490562 0.250289 -0.058616 1.246958 1.924379 1.368957 0.115745 -0.158427 2.319367 -2.179260
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -0.729850 4.145792 -0.093990 -0.201135 2.389171 0.100414 0.209768 2.123281 -1.440764 2.086306 -1.682187 0.886217 -0.546219 -0.775227 -0.995089 -2.644900 1.286722 -0.511506 0.023301 -0.454389
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -0.926149 0.467147 -2.702736 -0.063246 -0.866171 -0.996368 -2.077498 8.034375 2.097096 1.549191 1.228668 -1.886286 3.524746 6.143325 6.034335 -1.489485 -0.325878 -5.977182 4.773915 5.552536
wb_dma/wire_ptr_set 2.096555 -0.577703 0.829972 -1.078703 0.792239 2.968990 -1.135272 1.915919 -0.354344 -0.339989 -1.017887 1.381967 -1.910281 0.164742 -0.470060 2.129457 0.743035 -0.649275 1.381631 -0.836792
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.193554 0.061263 1.169536 -1.011040 1.029528 1.924760 -0.594922 0.588781 -1.645619 0.779447 -0.521923 3.618995 -1.145052 -1.414631 -1.061952 0.446410 -0.024940 -0.435035 0.552401 1.304344
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond -0.915819 0.966535 -0.288022 0.222396 3.759503 0.719798 -0.441732 1.082612 -1.246155 1.671937 -2.117757 -0.178367 0.238478 -0.413445 -2.148619 -3.120382 2.532621 -1.985795 -1.095874 -0.094795
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.781329 1.592600 -3.057407 -0.087718 -0.998604 -0.311224 0.032598 3.732682 0.267706 -0.530233 -1.456038 0.307160 -0.062414 1.243742 1.926517 1.416957 0.141130 -0.186987 2.381706 -2.168607
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -2.020485 2.727365 -2.202043 0.386615 0.007979 -0.302612 -0.717875 3.572965 -0.823619 0.096093 -1.811570 -0.383158 0.599634 1.626411 -1.011522 -1.009678 0.755211 0.144963 1.642998 -2.331723
wb_dma_de/reg_ptr_set 1.177701 -1.359830 1.938329 -1.006732 3.771581 0.039089 -2.814850 -0.945044 1.618829 -0.403305 -1.400930 0.045891 -0.849042 -2.319048 4.392559 3.348141 2.752747 -3.168565 -1.109255 -3.125129
wb_dma/wire_dma_nd -1.349613 2.493150 -1.889454 0.674394 1.479078 1.455762 -0.784887 5.083519 -1.161669 -0.172694 -1.855109 -0.106109 -1.261563 1.593350 -2.787614 -0.026187 0.982819 0.576923 2.908873 -4.411875
wb_dma_rf/assign_3_csr -1.167696 0.535007 0.819949 1.026937 -0.477566 0.036285 1.078212 -1.842971 1.063239 0.951358 -0.219899 1.261072 -0.089474 -0.765348 0.698726 -0.711057 0.925457 -1.167840 -2.537922 1.213964
wb_dma_rf/assign_4_dma_abort -0.591276 1.662322 -1.894953 -1.027656 0.027108 1.494552 -0.517523 4.153922 -1.355728 0.284905 -1.924372 3.868282 -1.220768 -0.258418 0.918861 1.735683 0.092383 -0.683060 2.808123 -0.698848
wb_dma_ch_sel/assign_123_valid 0.336774 2.522760 -1.373962 -0.753493 1.108800 1.102853 0.394540 3.655343 0.856725 0.343843 -1.931189 -0.662892 -1.994641 0.449066 2.587543 1.378725 1.544376 -1.047735 1.539715 -2.525282
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -3.157325 1.066547 -2.814461 0.547536 0.023456 -1.395221 -0.917975 4.425354 -0.741302 -0.166189 -1.784949 -0.392016 2.975184 2.358740 -2.392942 -1.477491 -0.138308 -0.478938 3.263790 -2.066591
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.061909 1.496908 0.830549 0.390474 1.368669 -1.412172 1.374397 -1.768658 0.944912 1.199919 0.493050 -2.327652 -0.016057 -0.871418 1.081787 -2.059103 0.708912 -0.231431 -2.017554 0.347691
wb_dma_rf/wire_ch4_csr 0.640101 0.158405 -0.712049 -1.110300 -1.912260 -0.792066 -0.773719 -2.510641 0.457408 0.821446 -3.355159 -2.653589 3.324780 1.627141 0.409764 -0.485728 1.269830 1.616690 -4.195186 0.171723
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.216271 0.398733 -0.156583 -0.037245 0.328857 -1.501403 2.171033 -1.581250 2.037215 0.556907 0.908049 -1.670763 -0.715784 -1.232603 4.143126 0.348453 0.060841 -0.645786 -1.261040 0.619211
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.276303 1.108212 -0.662572 -4.839173 -5.138037 -0.269135 1.583624 0.132483 1.581038 -0.194051 -1.719924 -1.812843 3.310820 -0.010784 4.669379 1.741753 -0.564689 1.217356 -0.144906 0.816189
wb_dma_ch_pri_enc/wire_pri0_out 1.054593 0.124011 1.103553 -0.939480 1.107654 1.819647 -0.552533 0.591863 -1.685997 0.856131 -0.501719 3.679618 -1.123165 -1.501718 -1.194814 0.363597 -0.082775 -0.397595 0.587047 1.268876
wb_dma_ch_rf/assign_10_ch_enable -1.213572 0.171592 -0.476912 0.478573 -5.340960 -1.150140 0.935640 -1.710653 1.162777 1.734042 -3.057493 2.454772 3.742351 -1.792554 -0.621435 0.657807 3.155262 1.337178 -2.592744 -1.238710
wb_dma_wb_slv/reg_slv_we 1.953192 0.620610 -1.549708 -3.978656 -3.491446 -2.455076 -2.662092 -3.973879 -3.471499 -2.043742 -3.200248 -2.691274 2.350527 0.703857 -0.053992 -2.412673 0.077713 1.572685 -0.425863 1.567582
wb_dma_de/input_txsz -0.100868 2.668521 1.951456 0.398436 2.581716 0.054207 -2.833190 -0.178601 -1.662314 -0.370148 -1.397063 0.171629 0.225368 -1.167181 -3.263853 -3.712310 3.525182 -1.763717 -1.595679 -1.056581
wb_dma_wb_if/wire_mast_dout 1.074605 -0.460689 -0.672219 -0.874920 -2.186476 -1.379783 0.964107 -2.913912 0.473512 -0.252884 -4.527750 -2.430598 0.883995 1.940874 -0.174581 -1.978008 -0.366366 -0.741091 -5.255582 2.266692
wb_dma_ch_rf/wire_ch_enable -1.111127 0.196675 -0.392092 0.375068 -5.457115 -1.236135 0.981343 -1.769399 1.173571 1.608863 -3.069411 2.419524 3.841125 -1.758480 -0.710780 0.634899 2.924875 1.444476 -2.505829 -1.228383
wb_dma_rf/wire_csr_we 2.301404 4.540029 -1.142432 -2.441564 0.449972 -0.699723 3.090069 0.734323 -0.922713 0.895493 -3.447076 0.473546 -3.747544 -0.524703 2.824974 -1.475216 -1.138083 -0.890075 0.936328 2.316026
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.849348 0.618525 0.329569 0.047610 0.372546 -0.928682 0.524934 -1.279706 -1.345620 1.142537 0.481651 2.321128 0.667914 -1.640505 -0.703462 -1.630754 -0.788046 0.213275 -0.771208 2.086372
wb_dma_ch_sel_checker/input_dma_busy 1.424214 -0.377924 0.542061 -1.287127 -0.621499 1.152463 -1.032467 0.463823 -0.006294 -0.088890 -0.833649 1.194402 -0.146007 0.222218 1.375959 1.088032 0.417445 -1.129704 0.155427 1.373288
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.883345 0.644744 0.332441 0.035729 0.273829 -1.043874 0.585747 -1.359938 -1.321226 1.177675 0.480934 2.250120 0.742287 -1.700559 -0.704512 -1.715556 -0.798423 0.222737 -0.852356 2.151866
wb_dma_ch_rf/assign_9_ch_txsz 1.113806 3.337614 2.766430 0.437990 2.296469 -0.650154 -4.422144 -2.489167 -2.523705 -1.889291 -0.463689 -0.668011 -0.686518 -1.645527 -2.959051 -4.190916 2.974915 -1.572587 -3.023919 -0.297857
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.170891 -0.168950 0.438291 -2.606164 -0.982683 2.816269 -0.844108 0.309759 -1.045477 -2.679943 -1.132862 0.863243 -1.735580 -0.137975 -0.701515 1.952158 0.073897 0.668389 0.486734 -0.574597
wb_dma_de/assign_65_done -0.934338 1.064041 -0.270125 0.215525 3.753645 0.593965 -0.336367 1.014943 -1.218407 1.690102 -2.185962 -0.345266 0.278870 -0.438523 -2.162677 -3.229081 2.567115 -1.929136 -1.214979 -0.124320
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.225501 0.204866 -0.914649 0.243662 1.025829 -1.072308 -3.283870 0.833587 -1.513034 -0.420014 -4.051080 3.797222 -0.646277 -0.069314 0.989464 1.812160 0.778137 -1.798807 -0.050712 -1.466776
wb_dma_de/always_2/if_1/if_1 0.043150 0.161229 0.655769 -3.004185 -2.469232 -1.602992 -1.168979 -1.093238 -0.087048 1.451311 -2.124717 -0.892970 4.960758 -0.969147 1.155017 1.995947 -0.972628 3.381766 -1.259307 -2.589935
wb_dma_wb_mast/assign_2_mast_pt_out 0.318336 -0.627776 -1.332447 0.552078 -0.572448 -0.980088 0.913793 -2.260696 -0.922413 -1.459301 -2.432287 0.003383 -0.907433 -0.707855 -0.649620 -1.839410 0.654285 0.362727 -3.931975 0.634051
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.153152 2.930545 -2.212676 1.148629 -0.130722 -0.146226 -1.067333 2.684590 0.206307 -1.128483 -1.096545 -0.387310 -2.330559 1.595812 2.348881 0.756636 1.390147 -0.780367 0.489854 -1.845756
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.109044 0.097569 1.127576 -0.993346 1.128549 1.890275 -0.607116 0.641942 -1.716644 0.841138 -0.529449 3.682110 -1.185754 -1.488901 -1.207009 0.411533 -0.029602 -0.386634 0.613607 1.224503
wb_dma_ch_rf/always_9/stmt_1/expr_1 -0.614093 1.642761 -1.901693 -1.050247 0.007482 1.453183 -0.440938 4.040935 -1.353911 0.282973 -2.065385 3.928477 -1.218030 -0.306563 0.872035 1.808262 0.129300 -0.623251 2.721527 -0.811181
wb_dma_ch_sel/assign_112_valid 0.289779 2.535593 -1.339876 -0.684375 1.036703 0.973802 0.465404 3.545456 0.901125 0.374026 -1.902059 -0.693776 -1.901291 0.447739 2.577102 1.242368 1.474407 -0.998263 1.436525 -2.409557
wb_dma_de/always_23/block_1/case_1/block_8 1.984557 -3.387195 0.163728 -1.287629 1.152148 2.188260 -2.874617 0.553062 0.715272 -2.657697 -1.899531 1.424966 -1.519338 -0.486558 2.481447 3.359811 2.527743 -3.866696 0.325746 -0.606989
wb_dma_de/always_23/block_1/case_1/block_9 1.913865 -3.349187 0.121672 -1.289218 1.071577 2.226504 -2.786642 0.513093 0.711869 -2.700570 -1.839330 1.418344 -1.555353 -0.491800 2.403023 3.373683 2.449420 -3.706502 0.333990 -0.678549
wb_dma_ch_rf/assign_28_this_ptr_set 4.150984 -0.789089 1.254735 -1.772346 0.349754 2.878903 1.196394 1.005483 -0.016595 1.038992 -3.119332 0.999541 -2.660021 0.461201 -1.086510 1.764429 -0.223460 -0.077638 0.718260 0.417735
wb_dma_ch_rf/always_22 -0.439623 -0.782402 -0.143104 0.227277 0.294684 0.680821 1.166652 1.740495 0.510936 3.883929 1.020062 -1.070273 1.919395 0.453803 0.287813 -0.800743 -0.013659 0.491367 0.449870 0.830767
wb_dma_de/always_23/block_1/case_1/block_1 -1.359826 0.406241 0.695555 1.171265 -2.749017 0.818096 -0.136197 0.589177 1.597982 3.953721 -2.467036 0.881776 2.613986 1.674324 -0.293178 -0.340527 3.123791 -1.417174 -1.593571 0.492092
wb_dma_de/always_23/block_1/case_1/block_2 -0.302192 2.961884 -0.212580 -0.469363 -2.055712 -3.425608 3.338373 -2.702837 0.334704 -0.342803 -2.711580 0.984747 -0.134804 -2.894682 0.265994 -2.832283 0.657157 -0.725590 -1.661539 0.622690
wb_dma_de/always_23/block_1/case_1/block_3 -2.298585 1.356704 1.207805 -0.748645 0.053752 -0.778361 -1.519713 3.333352 -0.641702 3.392857 -1.303521 -0.600469 5.173016 1.909120 -3.051041 -2.917888 0.422055 -0.815694 1.500052 -0.105592
wb_dma_de/always_23/block_1/case_1/block_4 -1.986132 1.001364 2.012430 -2.282931 1.071160 0.027749 -0.345735 3.828487 0.079565 4.257917 -1.944107 -1.141889 5.551861 0.878897 -2.895292 -2.608193 0.591456 -1.144887 2.190399 -0.558466
wb_dma_ch_rf/always_27 0.319441 1.490336 -0.139834 0.564325 2.497054 -2.028970 -2.196030 -0.455977 -0.759522 0.713726 -3.643289 2.021785 -0.874084 -0.964628 1.944168 0.498772 1.399016 -1.899841 -1.580753 -1.591243
wb_dma_de/always_23/block_1/case_1/block_7 3.570174 -4.275567 -1.444705 -0.091342 -1.357474 3.985966 -1.216826 -1.506103 1.093513 -1.199538 -4.354018 0.246775 -2.625543 1.178345 1.416817 3.635278 4.704945 -2.080847 -2.571527 0.049756
wb_dma/assign_4_dma_rest 2.267350 -0.332038 0.473354 -0.826708 -0.380087 0.167578 2.275542 -0.825853 0.307533 1.398124 -2.261000 -0.243412 -0.859680 0.309256 -0.586349 -0.136975 -0.933689 0.474549 -0.567931 1.239536
wb_dma_ch_rf/always_23/if_1 0.323872 1.614815 0.935135 2.155011 -2.515049 -1.132929 -1.968700 -1.692250 -1.038403 -2.010047 1.887386 -0.015401 -0.237974 0.947437 -2.641156 -1.254506 -0.094380 1.937092 -1.092084 -0.208968
wb_dma_ch_sel/reg_ndr_r -1.382695 2.451149 -1.888499 0.721755 1.492078 1.445916 -0.811173 5.032193 -1.107208 -0.165028 -1.847812 -0.129512 -1.249821 1.582572 -2.775021 0.033366 1.025768 0.578351 2.909530 -4.446625
wb_dma_de/assign_66_dma_done/expr_1 0.608810 1.268562 0.659431 -1.236119 3.412493 -1.109319 -0.562247 0.259902 0.025322 2.200262 -4.548684 1.440391 -0.406257 -1.885878 2.194268 0.787555 1.479218 -2.088687 -0.823355 -1.987277
wb_dma_ch_sel/reg_req_r 3.901870 -3.556357 0.408503 -1.943363 0.554827 2.026133 -0.422653 -0.325623 1.113635 -1.312144 -3.937596 1.021698 -2.248718 -0.173128 2.034236 3.070503 1.458944 -3.230864 -0.256801 0.613933
wb_dma_ch_rf/reg_pointer_r 1.781348 0.100787 1.672565 -1.888985 -1.602954 0.789156 1.194387 -5.111509 0.723419 0.150996 -2.768881 -3.182812 1.656420 -0.076926 -0.836961 -1.758491 1.131496 1.383359 -5.508353 0.841865
wb_dma_ch_sel/assign_105_valid 0.311232 2.375416 -1.371042 -0.685996 0.936524 0.986339 0.407923 3.505838 0.881483 0.286031 -1.732786 -0.666224 -1.883327 0.491202 2.649991 1.330970 1.385321 -1.061307 1.506811 -2.178737
wb_dma_ch_pri_enc/wire_pri5_out 1.113668 0.100204 1.146095 -0.991815 1.095642 1.874510 -0.592342 0.592153 -1.666829 0.873124 -0.586584 3.701483 -1.131884 -1.489364 -1.131392 0.380624 -0.059460 -0.454120 0.583959 1.325630
wb_dma_ch_sel/always_39/case_1 -1.345829 2.487132 -1.873965 0.641677 1.417237 1.377916 -0.749357 4.940695 -1.114685 -0.141763 -1.962702 -0.224436 -1.170521 1.583060 -2.879424 -0.028882 1.025785 0.672990 2.786029 -4.487049
wb_dma_ch_sel/always_6 2.013667 -3.382167 0.121415 -1.240977 1.143326 2.295944 -2.861415 0.611183 0.780142 -2.722780 -1.739385 1.415903 -1.712885 -0.490007 2.585506 3.510895 2.538166 -3.803515 0.417392 -0.695009
wb_dma_ch_sel/always_7 1.861572 -3.674889 0.609989 -0.762223 1.880470 3.392977 -1.816168 0.789072 -0.088794 -0.740987 -1.686824 0.220269 -0.811628 0.627875 -1.574081 1.538742 2.062637 -2.109608 0.058042 -0.404580
wb_dma_ch_sel/always_4 -1.687096 1.979843 -0.583725 1.126118 2.752601 -2.311618 -4.210460 0.181957 -1.031515 -0.636688 -1.716875 2.305890 -0.102074 -1.357393 2.745942 0.536599 2.315937 -2.496726 -1.158163 -2.613573
wb_dma_ch_sel/always_5 -2.637493 1.739122 1.294766 0.459814 3.161014 -1.050701 -1.411845 -1.103147 0.661154 1.622280 -2.090376 2.875577 0.340440 -3.123166 2.945770 0.234787 2.905459 -3.244766 -2.676524 -1.868754
wb_dma_ch_sel/assign_126_ch_sel/expr_1 1.081485 3.394820 0.654375 -3.000868 -2.541177 -4.755049 1.139573 -0.729097 0.007963 -0.120095 -3.168277 -0.487581 2.879027 -2.290144 1.119712 -1.594990 -0.595821 0.700232 0.646318 -0.801768
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -3.123611 0.456956 -4.636227 1.764460 -2.233389 -2.600764 -1.654926 3.724452 -0.335102 -2.195202 -0.852749 0.505461 1.954648 3.118839 0.486272 0.280901 -0.678983 -0.730729 2.945314 -1.248942
wb_dma_ch_sel/always_1 3.955804 -3.653267 0.549009 -1.974629 0.601011 2.084669 -0.532430 -0.470130 1.111966 -1.270076 -3.933265 0.821831 -2.058471 -0.096874 1.803396 2.890434 1.569687 -3.254645 -0.365765 0.672196
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.107564 -0.576630 0.872026 -1.102627 0.786479 2.981871 -1.181932 1.949056 -0.348341 -0.330011 -1.034980 1.412549 -1.941742 0.173239 -0.477415 2.142796 0.777656 -0.655421 1.393482 -0.799480
wb_dma_ch_sel/always_8 4.154204 -0.853845 1.203014 -1.790693 0.273766 2.809348 1.285108 0.938894 0.022944 1.071212 -3.183657 0.897497 -2.582719 0.545915 -1.038646 1.708789 -0.206245 -0.088237 0.700392 0.496322
wb_dma_ch_sel/always_9 2.127315 -0.587664 0.891867 -1.105611 0.851260 3.020168 -1.145412 1.912072 -0.358607 -0.334696 -1.013027 1.465914 -1.981378 0.181516 -0.487839 2.138249 0.746926 -0.643740 1.381450 -0.831178
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.150195 0.082305 1.131579 -0.995922 1.093998 1.955550 -0.580251 0.683396 -1.686856 0.810065 -0.571605 3.656328 -1.235437 -1.450393 -1.176746 0.471310 -0.022203 -0.389578 0.646365 1.200068
wb_dma_de/assign_67_dma_done_all 0.062186 0.224569 -0.595333 0.028658 3.136761 1.614884 -1.070204 2.187107 0.086218 0.477127 -2.782190 -2.497632 -0.214476 1.319143 -1.423305 -1.484407 3.370256 -2.237428 -0.520126 -2.008811
wb_dma_ch_rf/wire_ch_txsz 0.836961 3.572377 2.558555 0.582561 2.165725 -0.822103 -4.415352 -2.420934 -2.505725 -1.914331 -0.479211 -0.702275 -0.561500 -1.568295 -2.818397 -4.384591 3.004219 -1.641464 -3.042823 -0.225372
wb_dma_ch_sel/assign_99_valid -0.989564 3.336782 -0.814407 -1.033250 -5.253613 -0.203411 -3.803366 0.479212 0.842322 -1.096750 -1.121017 -2.272203 3.481666 1.617490 2.711672 1.978682 3.594772 2.138353 -1.191028 -3.761791
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 0.286190 1.535736 0.914772 2.286743 -2.609828 -1.197111 -2.054971 -1.733582 -1.063708 -2.129619 2.099864 0.023954 -0.238615 1.054203 -2.748735 -1.212324 -0.218689 2.050202 -1.069346 -0.213187
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.330143 -0.821440 -2.046684 -2.475785 -4.812683 -2.109871 -0.695049 -0.247916 -0.379311 0.265444 -3.344926 -1.821592 5.354669 0.986256 -0.643963 -1.295914 2.775370 1.107605 0.603143 -0.017682
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.455510 2.795690 -2.556418 2.185105 -0.127335 -2.834517 -0.956526 1.509443 -0.304918 -0.357857 2.312811 2.510637 -1.270972 0.332388 5.694627 -1.498419 -0.284481 -3.368622 0.309003 4.286906
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 2.683320 0.815815 2.276714 -2.015623 -2.221665 2.579798 -1.234615 -0.882918 -1.290316 -3.016384 -0.099109 0.437073 -1.443369 -0.364410 -3.175732 1.000836 0.147500 2.228700 -0.028853 -1.145821
wb_dma/wire_ch2_txsz 1.907187 -3.732305 0.625069 -0.755685 1.946884 3.497063 -1.858608 0.797045 -0.106109 -0.743515 -1.715102 0.222715 -0.872375 0.650725 -1.631061 1.553484 2.134554 -2.181199 0.080967 -0.408547
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -2.256618 0.964528 1.910213 -2.227885 1.254268 -0.029126 -0.308777 3.903371 0.023340 4.384667 -1.944225 -0.958739 5.530527 0.844613 -2.845846 -2.575631 0.514716 -1.247596 2.260761 -0.576558
wb_dma_de/always_23/block_1 -0.294047 1.458946 -0.156200 0.703531 -3.428190 -1.619999 2.111201 -0.323182 1.213162 3.009166 -3.120160 0.490090 1.597960 -0.285638 -0.366249 -1.735092 2.620124 -1.017425 -0.622135 0.433395
wb_dma_ch_rf/always_22/if_1 -0.437702 -0.761410 -0.143591 0.284891 0.298684 0.672630 1.123026 1.762655 0.505870 3.864523 1.084583 -1.058553 1.926342 0.491622 0.315192 -0.768631 -0.030374 0.543383 0.546924 0.851351
wb_dma_de/wire_mast1_dout 0.523234 -5.032972 -0.160190 0.183104 1.935419 1.830280 -1.265180 0.617496 -0.120573 0.548127 -0.792510 -1.249353 1.506871 2.048316 -2.121339 -1.235814 1.053907 -3.143097 -0.277092 2.485710
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.985155 -0.524955 -0.470810 -0.992338 -1.078439 -0.116881 -0.149234 -2.690778 -0.613511 -0.696494 -0.866549 -1.966976 0.568696 0.272675 -0.080680 -0.948830 -0.009569 1.083224 -1.740139 0.513457
wb_dma_de/always_8/stmt_1 -0.630499 4.133269 -0.095552 -0.221992 2.450903 0.269725 0.128297 2.271792 -1.445525 2.058153 -1.767063 0.849101 -0.689075 -0.727476 -1.023358 -2.488273 1.330543 -0.493146 0.132832 -0.674025
wb_dma_ch_rf/assign_18_pointer_we/expr_1 1.045253 -0.609366 -0.403177 -1.029349 -1.218763 -0.245842 -0.054417 -2.998873 -0.525545 -0.710739 -0.882846 -2.193579 0.762949 0.319662 -0.091744 -1.061418 0.016345 1.188626 -2.026835 0.590332
wb_dma_ch_rf/wire_ch_done_we -0.715539 -0.104564 -1.388008 -0.239317 2.595695 0.831102 0.088479 1.605255 -0.218528 0.946442 -1.994643 0.639909 -0.452598 -0.603583 0.771293 -0.589786 2.013046 -2.370760 -0.167543 -0.117708
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.814484 1.640815 -3.090694 -0.068765 -1.044974 -0.350727 0.014435 3.748961 0.285102 -0.497859 -1.518489 0.268755 -0.052232 1.245017 1.991501 1.389179 0.199257 -0.278898 2.336997 -2.164973
wb_dma_wb_slv/wire_wb_ack_o 0.293707 -0.535865 -1.450968 0.521470 -0.704562 -1.040392 0.993101 -2.361179 -0.925253 -1.526430 -2.683945 -0.166831 -0.868555 -0.743186 -0.578681 -1.919362 0.704601 0.482900 -4.183079 0.524774
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 2.635459 0.883620 2.163317 -2.193185 -2.392269 2.506882 -1.235557 -1.023137 -1.291472 -3.203554 -0.097048 0.389207 -1.360489 -0.364523 -3.103596 0.968250 0.054025 2.345075 -0.096262 -1.081351
wb_dma_de/reg_ld_desc_sel -2.109753 5.951149 0.503053 -1.390114 -0.784828 0.696598 5.252554 3.100794 1.524696 3.376160 -0.360281 -3.209706 -0.743451 -1.257592 -0.270694 -2.154963 1.428650 1.853486 1.299255 -3.738208
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.032685 2.889628 -2.237723 1.137329 -0.302708 -0.246659 -0.998066 2.472687 0.200307 -1.197258 -1.024211 -0.431866 -2.301555 1.574262 2.349813 0.779068 1.329399 -0.658323 0.443789 -1.840770
wb_dma_de/assign_83_wr_ack -0.901860 1.004852 -0.282735 0.112193 3.588646 0.674281 -0.462333 1.103221 -1.305733 1.705531 -2.165410 0.045935 0.334095 -0.453338 -2.071826 -3.137118 2.503547 -2.008036 -1.082435 0.100747
wb_dma/wire_dma_done_all 0.096214 0.236524 -0.502276 -0.052991 3.181888 1.625926 -0.972847 2.092461 0.107840 0.530352 -2.801973 -2.515605 -0.212439 1.226633 -1.506618 -1.556292 3.342402 -2.171627 -0.559846 -2.042259
assert_wb_dma_rf/input_ch0_am1 0.004394 0.597519 0.342144 -0.764405 0.783507 -1.686208 -0.260894 -2.691521 -1.062704 -0.980015 -1.499270 -0.052124 -0.289668 -0.607902 -0.059302 -0.221690 -1.508581 0.673407 -2.108389 -0.207751
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 1.956717 -3.638692 0.092647 -1.181892 1.177161 2.297307 -2.770312 0.372599 0.797665 -2.737789 -1.749247 1.288539 -1.580973 -0.487921 2.506279 3.516435 2.558192 -3.790214 0.240371 -0.652214
wb_dma_ch_sel/input_ch0_csr -0.713091 1.075810 0.358374 -0.193160 1.484725 -2.998475 0.348045 -1.049288 1.617111 2.314838 -3.484304 -0.547098 2.844442 1.525355 2.360106 -1.602673 -1.085285 -1.932730 -3.056047 1.844992
wb_dma_ch_arb/reg_state 0.062122 -0.545708 -0.443952 -1.817576 -3.315281 -1.665872 -1.791681 0.408840 -1.825217 -1.989184 -4.863216 2.966606 3.073142 0.749400 -4.151138 1.651109 -1.741948 1.826865 1.354247 -2.302414
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -2.308727 1.462293 1.225008 -0.674427 0.111910 -0.768322 -1.625931 3.551877 -0.698029 3.177937 -1.305893 -0.551272 4.996230 1.987740 -3.187259 -2.886111 0.372622 -0.868459 1.716022 -0.248830
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.141315 2.854405 -2.185027 1.085685 -0.210913 -0.145590 -0.978824 2.570611 0.217235 -1.107395 -1.024196 -0.374642 -2.315810 1.509486 2.340778 0.809403 1.293408 -0.747520 0.508770 -1.785946
wb_dma_wb_mast 0.725635 -0.636053 -3.555516 1.961098 -3.398347 -1.431119 -0.016344 -3.109648 -1.188449 -1.303641 -5.729452 -0.952239 -0.221187 2.511889 -1.555684 -3.391993 1.516110 -0.055964 -7.055117 2.507354
wb_dma_ch_sel/assign_124_valid 0.339066 2.399336 -1.322184 -0.700396 1.019058 1.134310 0.320714 3.661405 0.816941 0.332723 -1.827453 -0.604353 -1.895648 0.490843 2.476883 1.346363 1.428632 -1.003080 1.572261 -2.393993
wb_dma_de/always_18/stmt_1 -0.453261 -0.633752 -3.269283 3.786488 -3.393405 1.246149 -2.642711 -1.842902 -0.603660 -1.540507 0.213575 -0.158595 -1.103789 2.699452 -0.082915 0.698132 3.612331 1.041286 -3.359009 0.042817
wb_dma_ch_rf/wire_ch_csr_dewe 2.540981 -3.202223 -0.957519 -1.145478 1.991970 3.809744 -0.424895 4.303581 -0.735914 1.627228 -5.295323 -0.785231 -0.312169 3.876102 -3.912584 -0.765713 1.208328 -2.945998 1.645089 1.176203
wb_dma_ch_pri_enc/input_pri2 2.113805 -0.607246 0.906042 -1.076247 0.760838 2.950878 -1.119278 1.842167 -0.331573 -0.305596 -1.021494 1.408820 -1.919848 0.165059 -0.474011 2.129858 0.722071 -0.643893 1.354728 -0.756592
wb_dma_ch_pri_enc/input_pri3 2.117638 -0.589988 0.870729 -1.046437 0.828121 2.995941 -1.139263 1.914876 -0.362443 -0.327971 -1.007171 1.408920 -1.974077 0.176663 -0.561188 2.135403 0.771142 -0.607622 1.402698 -0.901018
wb_dma_ch_pri_enc/input_pri0 0.589550 -0.227019 0.280015 0.273819 1.428294 1.685603 -0.034140 1.386869 -0.319805 -0.223955 -0.061170 0.133013 -1.770447 -0.033036 -1.844913 0.967479 0.277348 0.533387 1.185884 -2.201408
wb_dma_ch_pri_enc/input_pri1 1.130054 0.057980 1.106979 -0.928564 1.109615 1.906300 -0.628256 0.630155 -1.610104 0.815816 -0.522807 3.536913 -1.187006 -1.412649 -1.117742 0.441022 -0.011210 -0.418579 0.612843 1.202407
wb_dma_wb_if/input_slv_pt_in 0.269184 -0.631821 -1.496342 0.610238 -0.736173 -1.062977 0.909810 -2.288609 -0.899070 -1.566959 -2.498657 -0.054529 -0.871323 -0.703616 -0.518326 -1.797227 0.632080 0.393895 -4.018542 0.600149
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.095291 -1.045801 -0.983499 -0.370109 -0.970551 -0.054179 0.714000 0.271753 1.048682 -0.590205 0.358413 0.656122 -0.650301 -0.328745 2.961549 2.327245 -0.577816 -0.400035 0.767087 0.135418
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -0.652822 1.648529 -1.851734 -1.037085 -0.023922 1.360035 -0.452859 3.876578 -1.347508 0.301717 -1.913053 3.805492 -1.117007 -0.326947 0.822312 1.631306 0.055675 -0.546811 2.611584 -0.666190
wb_dma/wire_de_adr1_we -0.312529 0.559716 -1.030169 1.827786 -1.281805 -1.274605 -1.525849 -0.725339 -0.711818 -1.538248 0.709494 0.356661 -0.371119 1.226635 -0.055348 -0.563072 -0.135449 0.191001 -0.866337 0.599763
wb_dma_ch_sel/assign_6_pri1 1.132921 0.122539 1.080687 -1.005969 1.030880 1.862100 -0.602813 0.602469 -1.664983 0.802434 -0.602398 3.631614 -1.115633 -1.432355 -1.137559 0.381632 -0.051943 -0.380920 0.566452 1.274603
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.614534 -0.238555 0.278414 0.291987 1.488392 1.773121 -0.024837 1.411734 -0.307996 -0.223518 -0.092335 0.099772 -1.806227 -0.028825 -1.936668 1.003494 0.314121 0.545348 1.206393 -2.270308
wb_dma_ch_sel/assign_129_req_p0/expr_1 -2.669332 2.738940 -2.511699 2.915509 1.475222 -2.421768 -0.922763 2.936354 -0.635666 -0.621574 -0.553731 -2.395484 0.936261 2.560548 -3.071485 -3.166257 0.693695 -0.033510 1.297981 -2.970825
wb_dma_rf/wire_csr -1.199599 0.449038 0.840170 1.089084 -0.412583 0.118191 0.986235 -1.889231 1.052173 0.921790 -0.087027 1.307935 -0.155953 -0.760006 0.729430 -0.632671 0.904383 -1.206714 -2.510945 1.237125
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.179077 -1.060041 -0.982885 -0.415393 -0.981896 0.003122 0.711562 0.266338 1.059707 -0.600769 0.323231 0.737172 -0.728545 -0.376978 3.029940 2.408586 -0.559785 -0.403872 0.794977 0.173336
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.094297 -2.809462 0.320426 -1.189791 1.383750 1.365231 -2.425896 -0.578188 -0.497454 -1.607508 -1.280393 3.652047 -0.973042 -1.958610 2.028288 2.003737 1.760699 -3.663940 -0.286871 1.383719
wb_dma_ch_sel/always_37/if_1 1.192710 2.610773 1.261591 -4.365739 -1.647682 -3.844408 2.254343 -0.502340 0.607434 0.507356 -3.728578 -0.940431 3.386389 -3.098829 1.029025 -1.304948 -0.491286 0.469062 1.113906 -1.085085
wb_dma_de/always_6/if_1/cond -0.070167 0.744330 -0.359897 1.138586 4.581697 0.496696 -3.081250 3.107329 0.398594 -1.289427 -0.480900 -1.252357 -1.693485 0.810745 1.853123 -1.822955 3.779062 -5.702501 0.620618 -0.394598
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -2.228964 1.269584 1.098693 -0.629433 -0.086997 -0.933745 -1.605752 3.341211 -0.533201 3.143926 -1.160496 -0.799757 5.191336 2.078146 -3.021960 -2.979088 0.337187 -0.903682 1.538611 0.013499
wb_dma_ch_rf/always_8/stmt_1 0.562783 4.126935 -0.351249 -1.038752 -0.751385 -5.012266 3.866031 -2.311174 0.255795 0.088459 -2.305791 -1.667414 0.205757 -3.348327 0.627032 -4.112853 0.688535 0.019683 -0.995893 -0.135336
wb_dma_ch_sel/assign_108_valid 0.193293 2.658297 -1.438142 -0.642729 1.021433 0.771958 0.492241 3.514918 0.971097 0.397876 -1.821091 -0.842190 -1.808459 0.487563 2.770925 1.146034 1.514975 -1.058527 1.391486 -2.353843
wb_dma_ch_pri_enc/wire_pri9_out 1.187818 0.087985 1.187315 -1.022023 1.051612 1.877340 -0.578767 0.503632 -1.667489 0.830513 -0.552851 3.593649 -1.138909 -1.480962 -1.188473 0.394308 -0.038470 -0.352266 0.477016 1.282579
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.131060 -0.193103 0.442750 -2.558868 -1.021249 2.606560 -0.799587 0.121361 -0.946004 -2.518519 -1.194957 0.785377 -1.625285 -0.157759 -0.609002 1.783873 0.078642 0.579711 0.327878 -0.405354
wb_dma_ch_sel/wire_pri2 2.111290 -0.597855 0.879883 -1.089270 0.762424 2.952460 -1.139163 1.875367 -0.358868 -0.334269 -1.001525 1.415652 -1.913359 0.166821 -0.457060 2.143249 0.774790 -0.664369 1.338637 -0.753414
wb_dma_ch_sel/wire_pri3 2.085398 -0.559284 0.872013 -1.082467 0.774231 2.896219 -1.138449 1.854375 -0.312089 -0.334852 -0.982704 1.373449 -1.871193 0.191255 -0.435853 2.103716 0.718483 -0.621694 1.355156 -0.797176
wb_dma_ch_sel/wire_pri0 -1.359104 2.479300 -1.879289 0.684927 1.461210 1.380555 -0.791348 5.024155 -1.113560 -0.192270 -1.856408 -0.209664 -1.218353 1.619599 -2.781127 -0.007475 0.999882 0.577936 2.877959 -4.482039
wb_dma_ch_sel/wire_pri1 1.118089 0.133303 1.071316 -1.026694 1.077317 1.863555 -0.645617 0.651540 -1.645788 0.833983 -0.602453 3.631764 -1.118879 -1.423854 -1.084701 0.458243 -0.012062 -0.496535 0.573899 1.301816
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.239040 3.584849 -0.299061 -0.375603 1.998081 1.022496 -0.309922 3.140151 -0.133316 0.994069 -2.309409 -1.420912 -1.195770 0.755435 -0.298531 -1.097637 2.101048 -0.663997 0.545032 -2.441221
wb_dma_rf/input_ptr_set 2.047386 -0.568170 0.840813 -1.021285 0.849048 2.912927 -1.118671 1.908399 -0.328993 -0.312169 -0.992615 1.364857 -1.929706 0.180721 -0.527576 2.058646 0.723994 -0.629928 1.372595 -0.865258
wb_dma_rf/always_2/if_1/if_1 1.312446 4.489259 -0.319429 -1.592042 -0.238423 -0.362120 3.702773 -0.983255 -0.021133 1.319458 -3.563371 1.492121 -3.705021 -0.929271 2.995773 -1.793549 -0.305926 -1.825364 -1.260047 3.136470
wb_dma_de/assign_77_read_hold -0.926350 0.673511 0.252758 0.056838 0.302930 -1.017505 0.494692 -1.226271 -1.331534 1.177460 0.418061 2.272427 0.718845 -1.642604 -0.628348 -1.621457 -0.772719 0.185046 -0.766978 2.082029
wb_dma_pri_enc_sub/input_valid -0.792132 0.558419 0.366200 0.097520 0.424765 -0.865451 0.509840 -1.206948 -1.306736 1.148228 0.500618 2.268727 0.573338 -1.630474 -0.687326 -1.559680 -0.795482 0.181415 -0.696491 2.025879
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.215100 0.103370 1.151205 -1.047482 1.116913 1.978027 -0.642421 0.639153 -1.695311 0.826405 -0.609346 3.701646 -1.189307 -1.471683 -1.157582 0.462137 -0.011002 -0.419024 0.590540 1.274623
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -2.583821 0.781981 -2.550323 0.831358 1.433347 0.278087 -0.970696 5.870773 -0.970362 -0.415330 -1.858245 -0.244396 1.303080 2.372786 -4.180480 -0.544612 0.129967 -0.056092 4.512818 -4.174842
wb_dma_ch_rf/always_27/stmt_1 0.355391 1.663886 -0.164804 0.576207 2.279337 -2.295331 -2.019461 -0.617662 -0.716158 0.815037 -3.649444 1.824542 -0.744557 -0.799812 2.012707 0.161646 1.300498 -1.942646 -1.758337 -1.221994
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -3.152842 -1.979671 -2.383472 -1.825258 -2.530923 -3.731481 3.580971 -5.668654 -0.523833 -1.222538 -5.514616 -2.253972 6.370545 -0.223724 -4.400133 -5.647510 1.041714 -0.505618 -5.519100 3.342098
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 1.940475 -3.562704 0.101251 -1.197009 1.170014 2.356770 -2.868379 0.650993 0.761935 -2.709082 -1.815855 1.362360 -1.600893 -0.358085 2.434550 3.501867 2.528803 -3.839710 0.421120 -0.700888
wb_dma_ch_sel/wire_valid -1.211518 0.180724 -0.436257 0.417703 -5.293420 -1.007501 0.865022 -1.473542 1.264656 1.665421 -2.830346 2.420779 3.761079 -1.636467 -0.479350 0.730557 3.074017 1.295820 -2.304316 -1.222602
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.847145 0.622008 0.323720 0.080280 0.350306 -0.967330 0.508853 -1.253830 -1.297115 1.147622 0.458456 2.268116 0.677867 -1.603722 -0.636225 -1.612945 -0.749104 0.211462 -0.791594 2.085726
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.667653 -0.266718 0.333956 0.262032 1.482719 1.792158 -0.082585 1.470248 -0.318917 -0.222003 -0.117326 0.205419 -1.842712 -0.054546 -1.892130 1.016657 0.316795 0.524622 1.224819 -2.224869
wb_dma_de/wire_chunk_cnt_is_0_d -0.770521 4.193425 -0.172257 -0.101179 2.560346 0.201856 0.198245 2.368606 -1.460994 2.105854 -1.558345 0.913870 -0.724299 -0.770921 -0.988095 -2.602360 1.227898 -0.490287 0.224802 -0.543830
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 2.114448 -0.123592 0.370357 -2.624544 -1.102833 2.542643 -0.813100 0.091582 -0.969648 -2.622572 -1.216990 0.756357 -1.529634 -0.139384 -0.476016 1.777491 0.113332 0.558891 0.224737 -0.327324
wb_dma_ch_sel/assign_109_valid 0.378605 2.487533 -1.338480 -0.723652 1.034865 0.959368 0.501811 3.454681 0.963516 0.347526 -1.775212 -0.820015 -1.938575 0.432325 2.676196 1.221838 1.429996 -1.048225 1.434844 -2.279038
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.183742 0.046353 1.106935 -0.989436 1.218538 2.000535 -0.673464 0.699149 -1.689988 0.871148 -0.567995 3.707082 -1.253394 -1.449554 -1.103843 0.482103 -0.001770 -0.469481 0.627446 1.264506
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.159442 3.423182 -4.396111 1.652420 -1.115985 -2.660396 -1.435670 2.884280 -0.736436 -4.130250 1.493392 0.318225 -3.647229 2.498491 5.370213 -0.525314 -1.228466 -2.832180 3.037649 1.717829
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.143831 0.353654 -4.513687 1.786329 -2.189042 -2.628999 -1.599193 3.486090 -0.344171 -2.164739 -0.849676 0.534498 2.019660 3.019030 0.341313 0.193912 -0.740813 -0.668015 2.774025 -1.151587
wb_dma_de/assign_75_mast1_dout 0.491190 -5.066523 -0.190282 0.196240 1.922393 1.833788 -1.304098 0.574093 -0.072133 0.514592 -0.809358 -1.291903 1.552372 2.048096 -2.158643 -1.265354 1.143260 -3.156306 -0.319627 2.494404
wb_dma/constraint_csr 0.075231 1.545558 0.845137 0.385302 1.342827 -1.460831 1.431618 -1.866389 0.933798 1.187704 0.507410 -2.343486 0.026682 -0.904364 1.119364 -2.119469 0.677263 -0.248552 -2.103158 0.444396
wb_dma_ch_rf/always_5/if_1 1.016499 -0.577473 -0.475932 -1.110925 -1.306635 -0.281320 -0.192909 -2.837571 -0.558760 -0.763281 -1.005890 -2.138193 0.841738 0.379688 -0.111858 -1.036685 0.041148 1.166145 -1.877649 0.549374
wb_dma_ch_pri_enc/wire_pri21_out 1.145117 0.093670 1.151071 -0.976599 1.132020 1.965526 -0.617129 0.676937 -1.701086 0.843476 -0.492370 3.746784 -1.213598 -1.476965 -1.126165 0.484694 -0.053256 -0.474493 0.657658 1.286514
wb_dma_ch_sel/assign_157_req_p0 0.065892 2.949797 -2.245452 1.132711 -0.270037 -0.334798 -1.042795 2.618996 0.233134 -1.139722 -0.935803 -0.447307 -2.265792 1.597918 2.558900 0.699314 1.331986 -0.839353 0.546910 -1.632101
wb_dma_wb_mast/assign_1/expr_1 -1.947904 -5.319153 -1.644954 2.134245 1.255363 -1.185738 -2.545575 0.234288 -2.042657 -0.003577 0.396871 1.542187 3.953101 2.366745 -4.205719 -3.544080 -0.648823 -3.446169 0.295451 4.963224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.826401 1.562271 -3.097551 -0.004762 -1.056812 -0.423465 0.096108 3.578977 0.292750 -0.545485 -1.420488 0.235170 -0.019756 1.223684 1.963579 1.317653 0.086008 -0.232807 2.294949 -2.067499
wb_dma_de/reg_mast1_adr -2.454117 -1.275734 -0.279432 -1.609777 -0.593413 -2.437795 1.348732 -0.073367 0.780272 0.515745 -1.999267 2.048283 2.488270 -2.621269 0.793603 2.998471 -1.515864 0.483034 1.833964 -3.644946
wb_dma_ch_pri_enc/wire_pri17_out 1.084521 0.123080 1.084173 -0.924286 1.156736 1.813317 -0.555286 0.587201 -1.679802 0.841807 -0.494287 3.575178 -1.116288 -1.462305 -1.151980 0.349761 -0.044723 -0.426451 0.560485 1.255018
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.072250 2.861361 -2.224998 1.177335 -0.272182 -0.172567 -1.133333 2.645734 0.105849 -1.187541 -0.937291 -0.362552 -2.318365 1.682523 2.242445 0.771915 1.283663 -0.705943 0.589427 -1.785144
wb_dma_ch_sel/input_ch2_csr 0.761313 -1.085013 -1.711755 0.344667 0.482829 -1.599151 -2.055778 -1.768372 1.008183 2.094622 -3.327219 -2.918933 3.581114 2.847674 2.705615 0.095499 1.258783 0.147866 -4.082210 0.906165
wb_dma_ch_rf/assign_13_ch_txsz_we 0.769483 2.457081 1.804852 0.300660 2.049249 0.773408 -3.083817 0.722408 -0.378243 -1.462402 -1.864435 -2.191031 -0.410424 0.294852 -2.672847 -2.381076 4.160215 -1.662738 -1.071551 -3.086715
wb_dma_ch_sel/assign_130_req_p0 -2.691292 2.772592 -2.532245 2.878536 1.428489 -2.302323 -0.940895 3.018125 -0.751441 -0.601859 -0.658329 -2.226830 0.885449 2.494272 -3.204968 -3.043663 0.712912 0.097852 1.366520 -3.204356
wb_dma_ch_arb/always_1/if_1/stmt_2 0.177831 -0.657078 -0.329724 -1.988943 -3.424605 -1.630012 -1.899293 0.275632 -1.861041 -2.082694 -4.857880 2.920700 3.196377 0.801714 -4.123384 1.752800 -1.870846 1.944495 1.298696 -2.271456
wb_dma_ch_sel/assign_106_valid 0.419563 2.429929 -1.257537 -0.665078 1.255773 1.133086 0.420107 3.614969 0.908616 0.423444 -1.751879 -0.603679 -2.105299 0.363977 2.678343 1.394638 1.498441 -1.120402 1.519646 -2.335469
wb_dma_ch_pri_enc/wire_pri28_out 1.187269 0.034569 1.132958 -1.006159 1.017509 1.928816 -0.633462 0.594171 -1.611727 0.786464 -0.563215 3.534202 -1.161927 -1.388082 -1.021061 0.477046 0.002536 -0.429539 0.563607 1.260453
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.627566 -0.212720 0.295299 0.299076 1.521937 1.790595 -0.056867 1.440736 -0.345297 -0.220417 -0.111070 0.129423 -1.833510 -0.033495 -1.947118 1.009904 0.275121 0.561343 1.251720 -2.289127
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -0.565980 1.578969 -1.878284 -1.044291 0.008624 1.570919 -0.508882 4.112815 -1.339134 0.279143 -1.933776 3.921239 -1.310842 -0.315292 0.902151 1.870919 0.025929 -0.634090 2.812158 -0.790251
wb_dma_ch_rf/always_11/if_1/if_1 -2.223729 3.036840 -1.461478 0.694928 1.826717 0.519871 -0.218718 3.593764 -2.484955 1.062129 -1.449735 2.186412 -0.540335 -0.183121 -3.566874 -1.581417 0.201423 0.914818 2.047942 -2.364732
wb_dma_wb_if/wire_slv_adr -0.328751 2.630759 0.959336 -2.152753 -2.994983 -4.366480 -1.068904 -1.699452 0.292896 -1.941947 -1.874261 0.061774 4.269355 0.631101 2.853772 -4.511827 -0.653772 -3.855947 -2.070495 6.054415
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.452686 -0.758914 -0.167748 0.270035 0.267267 0.689217 1.152423 1.786032 0.505586 3.891115 1.052964 -1.053142 1.908627 0.451126 0.335704 -0.752348 -0.013013 0.532412 0.533142 0.797616
wb_dma_ch_sel/input_ch1_csr 0.886307 -1.202379 -1.492231 0.196471 0.462068 -1.534632 -2.002856 -1.844866 1.053674 1.928782 -3.116581 -2.847930 3.528967 2.797571 2.625891 0.192369 1.058373 0.150815 -3.904464 1.006098
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.898352 0.655383 0.304764 0.060618 0.344875 -0.949523 0.501563 -1.196695 -1.356005 1.161429 0.448999 2.314312 0.708550 -1.647379 -0.698145 -1.615042 -0.775389 0.197610 -0.734648 2.042845
wb_dma/wire_pt1_sel_i -0.803466 -6.447351 -0.940478 0.308189 1.906579 0.703935 -1.489278 1.800928 -0.039781 0.248749 -0.691794 -1.229163 3.905695 2.798442 -3.527134 -1.618616 0.157957 -3.669292 1.635277 2.525271
wb_dma_ch_sel/always_47/case_1/stmt_1 -0.890032 0.595756 1.070939 -0.122257 1.385212 -0.930159 -1.383022 0.071430 0.001258 1.161474 -0.287145 0.876100 0.737931 -1.069533 0.931118 1.874712 -0.303075 0.793587 0.280284 -2.947759
wb_dma/wire_pt1_sel_o -1.187621 1.616276 0.398381 -1.571866 -0.000790 -1.438450 1.109575 -4.884844 -0.737492 0.462226 -3.882900 -0.112289 2.927343 -0.742662 -2.403298 -1.386593 -0.317745 0.102474 -4.144531 1.381379
wb_dma_ch_sel/assign_127_req_p0/expr_1 -1.312898 2.409594 -1.824027 0.631523 1.356204 1.389750 -0.750648 4.803546 -1.122421 -0.169269 -1.874502 -0.233258 -1.146134 1.542518 -2.821670 -0.005330 0.984396 0.680592 2.770983 -4.409286
wb_dma_ch_pri_enc/inst_u16 1.153839 0.140217 1.154622 -0.973498 1.059948 1.861470 -0.559717 0.606492 -1.666358 0.815270 -0.536803 3.574224 -1.163087 -1.480727 -1.150530 0.389489 -0.032855 -0.394339 0.561559 1.277698
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.390601 0.506575 -1.038108 1.833359 -1.284967 -1.251333 -1.517170 -0.690525 -0.673012 -1.512198 0.881881 0.376458 -0.366321 1.175500 -0.000173 -0.439018 -0.195978 0.217378 -0.736176 0.509249
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 0.340612 1.457207 0.982149 2.117400 -2.566780 -1.176113 -1.957142 -1.901907 -1.015445 -2.043154 1.820751 -0.027678 -0.119625 0.931363 -2.757927 -1.250597 -0.138490 2.014201 -1.185223 -0.208278
wb_dma_ch_sel/always_48/case_1 0.144430 -0.807276 -0.479002 -1.962875 -3.637388 -1.754107 -1.898361 0.112916 -1.841668 -2.285658 -4.686043 2.967672 3.270236 0.808657 -3.953780 1.809469 -1.980962 1.955318 1.260024 -2.005823
wb_dma_ch_sel/input_ch7_csr 0.744460 -0.019066 -0.700412 -1.074885 -1.862681 -0.542638 -1.074899 -2.512944 0.364828 0.876754 -3.232940 -2.617841 3.309131 1.651971 0.419869 -0.286382 1.389226 1.689557 -4.284111 0.153077
assert_wb_dma_rf/input_ch0_txsz 1.235094 1.143105 0.905178 0.083045 0.274084 -0.626382 -2.362475 -2.117020 -1.185013 -1.694593 0.201221 -0.857028 -0.992955 -0.347844 -0.022191 -1.036538 0.213610 -0.487013 -1.790666 0.626372
assert_wb_dma_rf 1.106680 1.737269 0.854021 -0.638738 0.697499 -2.070424 -2.406340 -4.051982 -1.955611 -2.380948 -1.484867 -0.934189 -0.956054 -0.579968 0.036338 -1.354554 -0.865930 -0.117196 -3.525319 0.625845
wb_dma_ch_rf/reg_ch_am0_r -0.417839 -0.801237 -0.160145 0.292140 0.339204 0.695715 1.156807 1.839317 0.435413 4.026068 0.970901 -1.072027 2.027707 0.478165 0.168781 -0.865597 0.033189 0.537992 0.494358 0.800447
wb_dma_ch_rf/always_4/if_1 1.905587 0.173046 1.841775 -1.890043 -1.613259 0.972098 1.077860 -4.962230 0.775312 0.248456 -2.638916 -3.152343 1.598230 0.051261 -0.788844 -1.653091 1.164344 1.285652 -5.407570 0.913480
wb_dma_de/always_4/if_1/if_1/stmt_1 0.137981 3.666154 -0.365139 -0.269803 2.112762 1.022626 -0.245413 3.321293 -0.139714 1.027069 -2.102442 -1.422339 -1.313673 0.743304 -0.228584 -1.128330 2.053321 -0.709572 0.710985 -2.501057
wb_dma_de/always_14/stmt_1/expr_1 -0.674701 1.670258 -1.926081 -1.016319 -0.028549 1.360017 -0.440848 4.031296 -1.320029 0.270950 -1.927336 3.873570 -1.185099 -0.336595 0.920499 1.742509 -0.018167 -0.594745 2.765696 -0.757911
wb_dma_de/wire_use_ed 2.520892 1.551108 -0.321934 -3.045202 -0.349220 3.881571 -0.054352 8.685368 0.655176 4.226451 -3.808681 -1.427753 1.080196 5.620109 0.492980 0.138022 -0.186579 -1.854598 4.738424 1.946374
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -0.336274 3.207296 -0.317157 -0.449976 -2.069296 -3.519836 3.399653 -2.548648 0.334055 -0.255936 -2.832084 1.236908 -0.237470 -3.119310 0.444189 -2.782344 0.730048 -0.797299 -1.476366 0.558782
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.105041 0.127330 1.142299 -0.978024 1.149159 1.879952 -0.554025 0.585392 -1.687792 0.837493 -0.501830 3.705868 -1.217450 -1.526565 -1.158090 0.387150 -0.040555 -0.430603 0.581337 1.310120
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.731537 1.527567 -3.065782 0.006741 -0.905500 -0.340212 0.029402 3.698870 0.241482 -0.515237 -1.494654 0.300656 -0.138027 1.254733 1.926775 1.323972 0.180578 -0.350091 2.325538 -2.075284
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.848923 -3.797879 0.629777 -0.660977 2.042675 3.491769 -1.874361 0.869641 -0.071993 -0.764488 -1.536904 0.216923 -0.898336 0.656231 -1.661641 1.584226 2.069652 -2.149292 0.139686 -0.448921
wb_dma_ch_sel/input_nd_i -1.318825 2.439346 -1.793814 0.635456 1.440281 1.441829 -0.739390 4.824059 -1.122931 -0.152509 -1.904595 -0.230799 -1.197102 1.546429 -2.932769 -0.042265 0.989160 0.709322 2.772156 -4.499999
assert_wb_dma_ch_sel/input_req_i 0.622450 -0.242625 0.325904 0.290455 1.536917 1.828983 -0.054538 1.454066 -0.345472 -0.260701 -0.109722 0.159605 -1.868398 -0.022194 -1.906692 1.020108 0.301883 0.544162 1.252647 -2.307018
wb_dma_ch_rf/reg_ch_rl 0.268653 0.415600 -0.121621 -0.065834 0.287784 -1.501691 2.216439 -1.653541 2.063342 0.630978 0.928953 -1.673777 -0.716267 -1.286571 4.134067 0.296666 0.068127 -0.606676 -1.349710 0.639478
wb_dma_de/reg_paused -1.189599 0.512289 0.800753 1.060080 -0.457707 0.030173 1.059720 -1.906250 1.071045 0.900134 -0.154612 1.235341 -0.143394 -0.799071 0.751828 -0.730199 0.919997 -1.177149 -2.560477 1.257887
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond -0.915718 1.014793 -0.426668 0.149202 3.496633 0.686772 -0.513516 1.254647 -1.191701 1.550297 -2.277510 -0.334930 0.302031 -0.200195 -2.121419 -3.029368 2.553187 -1.920710 -1.016202 -0.240118
wb_dma_wb_if/wire_mast_drdy -1.057414 -2.686677 -3.985328 1.262228 -0.995791 3.889531 -1.864639 1.078763 -0.964605 -0.225519 -2.553061 1.919580 -0.718541 1.351884 -0.414140 1.953389 4.599377 -0.917804 -1.341727 -0.516082
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.802088 -1.342881 -0.645021 -0.122763 0.509774 1.783967 0.715416 1.679354 0.777311 -0.870128 0.273037 0.844358 -2.605503 -0.394361 1.052701 3.451756 -0.282100 0.165405 1.986492 -2.154238
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.881682 -3.709538 0.658902 -0.727532 1.893758 3.387202 -1.831799 0.744029 -0.095233 -0.746438 -1.609832 0.232320 -0.858128 0.604140 -1.548132 1.533734 2.052821 -2.126938 0.059222 -0.311854
wb_dma_ch_sel/assign_100_valid/expr_1 -0.826948 3.270905 -0.688152 -1.056046 -5.173056 -0.189741 -3.716735 0.023750 0.753468 -1.186467 -1.321326 -2.207539 3.303992 1.479119 2.507365 1.845649 3.672383 2.049001 -1.537765 -3.555066
wb_dma_wb_if/inst_u1 -0.428077 0.594984 -0.465531 -1.434220 -3.046136 -1.360756 0.715870 -5.213249 -0.839353 -0.954426 -3.820618 -1.358323 2.817639 0.034738 -1.791753 -2.315282 0.743227 0.262296 -4.432001 1.980958
wb_dma_wb_if/inst_u0 0.678064 -0.689519 -3.803872 2.083474 -3.697302 -1.650266 -0.091223 -3.269523 -1.198637 -1.343172 -5.899137 -0.917676 -0.091357 2.648441 -1.353632 -3.472118 1.719180 -0.191971 -7.273576 2.755005
wb_dma_ch_sel 0.740688 1.233748 -0.940138 -0.564574 -2.815842 -2.394937 1.650392 -2.813092 1.019058 0.845355 -3.787622 -1.383217 2.333594 -0.290060 0.559719 -1.557813 1.448083 0.800806 -3.390911 0.450440
wb_dma_rf/input_de_csr_we 2.560606 -3.078482 -0.994264 -1.226306 1.923073 3.887851 -0.375748 4.483631 -0.752444 1.633872 -5.307362 -0.746460 -0.309878 3.916579 -3.888046 -0.648135 1.148871 -2.817550 1.798436 1.061184
wb_dma_rf/wire_ch0_adr0 0.711190 0.149151 -0.776047 -2.265820 -2.493167 0.169218 -0.932696 2.713744 2.410409 1.382077 0.336447 -1.838235 2.908014 2.095099 6.614687 2.440500 -0.009146 -0.812709 1.410797 1.752954
wb_dma_rf/wire_ch0_adr1 0.938661 1.852597 -0.050024 1.728272 -0.920756 -1.781219 -3.524961 -2.748256 -1.824152 -2.851248 0.578540 -0.361858 -1.363619 0.671979 -0.223500 -1.512669 0.088075 -0.182587 -2.689521 0.977935
wb_dma_de/always_9/stmt_1/expr_1 -1.953274 0.798215 -1.443758 1.125871 2.584877 -1.113966 0.043926 0.576794 0.426656 0.865799 -1.801784 -3.795585 1.459062 1.142714 -0.992266 -3.571013 2.668272 -1.700867 -1.714569 -1.312506
wb_dma_ch_sel/always_42/case_1/cond 2.096393 -1.216658 0.013303 -1.478672 1.955702 0.736205 3.049268 -1.379248 0.294266 2.329617 -4.178823 0.075380 -1.156427 -1.223257 -0.268535 -0.470475 0.671654 -0.931960 -2.023439 1.165036
wb_dma_wb_slv/input_wb_cyc_i -2.623579 -1.433544 -3.339343 -0.258030 -0.842056 -2.807508 1.192220 -3.018252 0.105911 -3.117169 -3.267385 -2.996705 3.068760 2.253747 -1.486471 -2.661884 0.083926 -2.060197 -2.863314 2.050837
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 2.159977 -0.255790 0.506723 -2.548032 -0.928888 2.737690 -0.818192 0.229816 -0.986866 -2.539468 -1.123212 0.925383 -1.717760 -0.194950 -0.743998 1.890496 0.037963 0.635555 0.434059 -0.536660
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 4.528551 0.253235 2.969613 -1.262113 -1.036337 2.556284 0.806167 -0.244812 -0.296090 0.473651 -1.882634 0.552051 -2.269617 0.270508 -3.399969 0.817106 -0.248867 1.604738 0.256225 -0.083299
wb_dma_de/reg_tsz_cnt -0.217120 2.969478 1.893121 0.411724 2.277984 -0.136361 -2.779081 -0.246457 -1.612864 -0.391719 -1.462057 -0.014693 0.386170 -1.085911 -3.270549 -3.841702 3.558644 -1.600635 -1.701071 -1.172089
wb_dma_ch_sel/reg_ndr -1.298389 2.468687 -1.858579 0.642330 1.489254 1.484659 -0.805971 5.039450 -1.120558 -0.137436 -1.963274 -0.184427 -1.229143 1.612207 -2.873733 0.005868 1.057678 0.616882 2.878744 -4.529807
wb_dma_de/assign_83_wr_ack/expr_1 -0.784836 0.936072 -0.222735 0.077578 3.457130 0.616829 -0.446231 0.772410 -1.184818 1.621919 -2.266911 -0.306791 0.384523 -0.446066 -2.041926 -3.113804 2.534055 -1.927952 -1.361713 0.020201
wb_dma_de/reg_de_txsz_we -1.397513 -0.229893 -1.215068 2.625144 5.194552 0.501189 -0.295255 3.037161 0.548870 0.237580 0.913188 -2.930370 -1.576726 1.215807 -0.929953 -2.589923 2.367245 -3.242792 0.856935 -1.419351
wb_dma_ch_rf/reg_pointer_sr 1.004693 -0.565954 -0.446179 -1.031579 -1.169432 -0.182036 -0.103687 -2.734834 -0.550070 -0.690565 -0.895319 -2.019804 0.710039 0.309652 -0.111925 -1.020094 0.038670 1.086148 -1.817298 0.507446
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.646827 -0.210237 0.311056 0.252335 1.486744 1.774046 -0.066265 1.460109 -0.302738 -0.242082 -0.116976 0.213080 -1.829616 -0.054854 -1.869706 1.030825 0.305561 0.536993 1.213816 -2.204413
wb_dma_rf/input_de_adr1_we -0.354188 0.549340 -1.018419 1.832429 -1.268975 -1.260184 -1.566722 -0.644401 -0.706968 -1.531089 0.811688 0.365599 -0.415316 1.229394 -0.044405 -0.489885 -0.132985 0.206464 -0.792487 0.488233
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -2.157746 0.876966 1.904240 -2.257320 1.200585 0.102676 -0.422835 4.304695 0.019961 4.505474 -1.840189 -0.896205 5.641798 0.978213 -2.794884 -2.463951 0.438357 -1.247085 2.553582 -0.520159
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.256136 0.015773 1.181196 -1.014851 1.159042 2.066281 -0.636269 0.622724 -1.651678 0.810067 -0.566850 3.690536 -1.227062 -1.463621 -1.133968 0.514507 -0.030023 -0.457951 0.590531 1.254930
wb_dma_ch_sel/always_43/case_1/cond -0.119875 2.869963 1.960439 0.308204 2.477270 -0.008111 -2.732726 -0.209490 -1.705132 -0.291441 -1.517401 0.193281 0.254313 -1.221127 -3.292066 -3.723865 3.469533 -1.597653 -1.671041 -1.085714
wb_dma_ch_rf/reg_ch_adr0_r 0.291735 1.048951 -0.783550 -4.783960 -4.991704 -0.181041 1.396872 0.341563 1.585249 -0.092095 -1.606941 -1.802510 3.344360 0.066521 4.863718 1.789269 -0.545083 1.075786 -0.036150 0.912895
wb_dma_ch_pri_enc/input_valid -0.874058 0.646443 0.351168 0.070687 0.385772 -0.924403 0.494437 -1.229042 -1.356007 1.198071 0.481380 2.379938 0.619230 -1.664147 -0.717340 -1.629846 -0.803751 0.194346 -0.707331 2.104283
wb_dma_ch_pri_enc/reg_pri_out1 1.148081 0.131571 1.131798 -1.011058 1.110617 1.905892 -0.623532 0.658336 -1.709209 0.854643 -0.503794 3.746511 -1.163581 -1.463634 -1.131510 0.432545 -0.068286 -0.435600 0.640002 1.304995
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.126502 -1.259036 -2.284702 1.967813 -2.261564 2.461230 -1.167188 -1.349292 0.087433 -0.102116 -0.633067 -0.591130 -0.609669 1.540671 -0.080830 1.144690 3.825552 0.877583 -2.775665 -0.415130
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.118314 -1.021503 -1.000246 -0.382161 -1.034615 -0.053822 0.719108 0.319087 1.042322 -0.616723 0.400219 0.697231 -0.699818 -0.320607 3.023403 2.382591 -0.585101 -0.390273 0.812948 0.111055
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 2.205756 -0.338110 0.414065 -0.812409 -0.464246 0.102946 2.297365 -0.852036 0.383780 1.411800 -2.262112 -0.329780 -0.837706 0.317010 -0.566272 -0.186057 -0.934553 0.494554 -0.604642 1.301669
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.802822 1.559963 2.434072 -2.099447 -2.058827 1.634026 -0.816099 -2.117560 -2.646403 -2.063789 0.275755 2.700597 -0.713773 -1.923016 -3.670783 -0.555567 -0.617550 2.443603 -0.746460 0.903499
wb_dma_ch_sel/input_req_i 3.940687 -3.457981 0.435041 -1.927983 0.570666 2.044384 -0.468801 -0.256178 1.094530 -1.209536 -3.933981 0.993310 -2.224958 -0.051971 1.951917 2.977468 1.495387 -3.245552 -0.187661 0.649558
wb_dma_rf/assign_4_dma_abort/expr_1 -0.543862 1.497824 -1.785483 -1.045713 0.057301 1.548464 -0.423878 4.001422 -1.301020 0.325235 -1.893441 3.897180 -1.267377 -0.339723 0.871996 1.774978 0.028342 -0.613799 2.737710 -0.687760
wb_dma_rf/always_1/case_1/stmt_8 -0.693250 2.966852 0.173582 -1.837237 -0.649589 0.709332 0.967361 1.503014 0.849507 -0.136743 -0.015968 -0.816328 -0.784241 0.437679 2.728021 -0.482251 0.651260 -1.282250 0.950838 0.846011
wb_dma_ch_rf/wire_ptr_inv 1.257888 0.772631 2.256104 0.645338 0.094088 1.695321 -0.445940 0.093865 -0.606931 -0.792398 1.036051 -0.299311 -1.547156 -0.298688 -4.353224 0.177894 0.294665 2.338150 0.691317 -2.833708
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -0.213066 0.968987 -0.119739 -0.580754 0.117123 0.329715 -1.300428 1.542824 -1.477242 1.068183 0.085646 3.682196 0.388400 -0.441558 1.281876 -0.840801 -0.009743 -1.953772 0.856674 3.496949
wb_dma_ch_sel/assign_138_req_p0 0.023029 2.903170 -2.183614 1.164717 -0.173682 -0.238503 -1.029453 2.630900 0.187414 -1.145389 -0.841908 -0.398858 -2.273393 1.603188 2.350667 0.697772 1.250523 -0.769682 0.626136 -1.780761
wb_dma_rf/always_1/case_1/stmt_1 -1.174302 0.481674 0.810192 0.988725 -0.548832 0.047435 1.073142 -1.859624 1.066902 0.841569 -0.141760 1.176330 -0.043671 -0.735179 0.638408 -0.693716 0.836612 -1.088297 -2.472790 1.139285
wb_dma_rf/always_1/case_1/stmt_6 -2.747231 1.645489 -1.927053 -1.473936 -3.202087 -3.974766 3.534587 -1.617727 -0.136533 -1.970396 0.593745 -1.219911 2.036773 -0.571368 0.233244 -4.253037 -0.285501 0.193810 1.331794 2.482552
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.104323 0.363647 -4.581429 1.751400 -2.190788 -2.584354 -1.617813 3.721107 -0.352440 -2.155217 -0.953750 0.628807 2.001273 3.056514 0.435984 0.293605 -0.751191 -0.729352 2.948866 -1.193000
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.622865 -0.232283 0.335649 0.300875 1.530984 1.791522 -0.039284 1.482873 -0.341239 -0.228598 -0.106341 0.192644 -1.852189 -0.043851 -1.914614 0.996947 0.317549 0.524785 1.217835 -2.279916
wb_dma_ch_sel/always_43/case_1 -0.091189 2.813359 1.914770 0.279219 2.324011 -0.082983 -2.816132 -0.513029 -1.637071 -0.439927 -1.703375 0.045510 0.369104 -1.224647 -3.128785 -3.750197 3.665743 -1.711056 -1.930681 -1.068351
wb_dma_ch_sel/assign_9_pri2 2.100904 -0.607734 0.885655 -1.032517 0.858848 2.998673 -1.095817 1.945888 -0.343141 -0.329438 -0.934765 1.414942 -1.962259 0.146633 -0.546666 2.134616 0.724047 -0.584429 1.392174 -0.850701
wb_dma_pri_enc_sub/always_1/case_1 1.147084 0.082598 1.098522 -0.985070 1.064579 1.931143 -0.657401 0.711463 -1.565956 0.764198 -0.499927 3.485047 -1.210594 -1.346986 -1.037922 0.483606 -0.003533 -0.440562 0.634554 1.187352
wb_dma_rf/always_2/if_1 1.285048 4.465691 -0.379391 -1.667209 -0.397587 -0.457695 3.760956 -0.915982 -0.007987 1.360738 -3.614038 1.485387 -3.487731 -0.934806 2.975760 -1.843998 -0.382062 -1.726053 -1.114756 3.166686
wb_dma/wire_dma_abort -0.579774 1.611544 -1.823146 -1.111785 -0.124934 1.375176 -0.412253 3.777256 -1.357704 0.341293 -2.056680 3.848304 -1.078609 -0.384983 0.798995 1.626876 0.060701 -0.570504 2.533680 -0.633726
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.002155 -3.330645 0.127278 -1.289794 1.044565 2.226763 -2.835336 0.528030 0.722371 -2.698710 -1.796275 1.381396 -1.576202 -0.452988 2.565408 3.471732 2.489739 -3.723643 0.327578 -0.665287
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.253987 -0.282536 0.541212 -2.556139 -0.915764 2.747121 -0.765530 0.152069 -0.957303 -2.537406 -1.152009 0.854714 -1.732401 -0.199189 -0.751016 1.925389 0.053434 0.642337 0.385427 -0.503974
wb_dma_wb_if/input_wb_stb_i -2.093235 1.055559 -4.134860 3.033977 -1.207107 -1.786835 -1.775292 3.760516 0.085795 -2.550242 2.251576 1.229322 -1.636598 2.612110 3.847393 0.758989 -0.603171 -2.210047 2.696288 0.701646
wb_dma_rf/input_de_txsz -1.396880 0.736268 -1.093586 1.419657 4.152391 0.550080 0.089024 1.861221 0.101701 0.661029 -1.934974 -3.734615 -0.348005 0.998505 -2.889196 -2.702850 3.006184 -1.132068 -0.600482 -3.555705
wb_dma_ch_pri_enc/wire_pri3_out 1.160971 0.137258 1.152949 -0.992732 1.145711 1.943766 -0.580998 0.646493 -1.696370 0.825756 -0.577123 3.725744 -1.231890 -1.546031 -1.165262 0.427647 -0.058637 -0.457104 0.617542 1.291556
wb_dma_ch_sel/wire_gnt_p1 -0.890901 0.676790 0.304216 0.084804 0.372022 -0.930392 0.473007 -1.177913 -1.341399 1.160977 0.484210 2.345521 0.688039 -1.655766 -0.661238 -1.613755 -0.790220 0.166091 -0.676906 2.081153
wb_dma_ch_sel/wire_gnt_p0 0.861294 -1.194683 -0.719345 -1.922170 -3.984320 -1.119092 -2.059533 1.084941 -0.566088 -3.197642 -5.125584 0.678050 2.660610 2.297155 -3.476024 2.736025 -1.312127 1.683094 1.776945 -3.701534
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.209516 0.395153 -4.531056 1.781915 -2.201479 -2.687237 -1.723563 3.514322 -0.424337 -2.153541 -0.964294 0.446398 2.186049 3.124826 0.087508 0.149979 -0.703978 -0.606799 2.787183 -1.325424
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.698121 -0.264349 0.352012 0.284382 1.558074 1.863371 -0.056783 1.512329 -0.333201 -0.244198 -0.087880 0.236008 -1.910999 -0.072156 -1.950290 1.054210 0.284122 0.548913 1.299588 -2.265130
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.139153 0.487828 0.846061 0.983414 -0.508206 0.042399 1.095675 -1.876559 1.050055 0.921330 -0.064698 1.193676 -0.061821 -0.774022 0.712982 -0.686336 0.842520 -1.091693 -2.433335 1.222441
wb_dma/input_wb0_err_i -0.678134 1.692941 -1.989803 -1.033211 -0.126515 1.333541 -0.490455 4.031349 -1.306872 0.290243 -2.091598 3.698429 -1.032020 -0.181375 0.897100 1.631903 0.144228 -0.612115 2.661855 -0.736289
wb_dma_ch_sel/always_44/case_1/stmt_4 -0.201568 1.022065 -0.062064 -2.977561 -3.091106 -0.414307 2.539315 -2.939806 -0.869388 -2.128878 -2.360902 0.089507 0.247328 -2.247732 -1.777327 -0.414535 -0.612299 2.188202 -1.625480 -0.954030
wb_dma_ch_sel/always_44/case_1/stmt_1 1.120192 0.710782 -0.501554 -2.542273 -2.899310 -0.453790 -2.062088 1.391294 2.222509 -2.176130 -0.109953 -0.882982 1.271744 1.830401 6.789241 3.601178 -0.349389 -1.170715 1.359996 1.037252
wb_dma_wb_mast/wire_wb_data_o 0.487578 -4.982303 -0.136521 0.162883 1.902495 1.793374 -1.253546 0.697954 -0.107897 0.570541 -0.741106 -1.225003 1.544369 2.066089 -2.074326 -1.242067 0.993832 -3.109667 -0.186031 2.535781
wb_dma_de/always_6/if_1/if_1/stmt_1 -1.569727 2.072687 0.932262 1.782513 3.068669 -0.164686 0.044094 -0.198321 -1.508914 1.118942 -0.197254 -1.562491 0.405370 -0.738305 -5.877304 -4.548340 2.047824 0.822785 -1.370853 -2.188127
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.910875 0.659023 0.290186 0.058877 0.352257 -0.982960 0.478802 -1.218131 -1.349847 1.186170 0.439217 2.308363 0.738229 -1.624306 -0.640127 -1.659880 -0.794259 0.206403 -0.756081 2.104389
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.664881 -0.244217 0.321157 0.312871 1.554150 1.832960 -0.070612 1.515392 -0.321006 -0.256630 -0.075816 0.161489 -1.905380 -0.055771 -1.929801 1.075631 0.287075 0.576174 1.263349 -2.300253
wb_dma_ch_sel/always_38/case_1/cond -1.728674 1.810659 -0.689924 1.158377 2.685348 -2.244244 -4.196887 0.164638 -1.053222 -0.630059 -1.787254 2.258015 0.000134 -1.235235 2.560657 0.367207 2.409759 -2.552052 -1.231208 -2.435841
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.902369 -2.605407 1.052652 -0.829760 2.185385 2.442926 -3.538676 0.374186 -0.322027 -2.129497 -2.159006 0.779767 -0.996869 -0.058844 -0.486758 1.250009 3.079641 -3.453414 -0.281532 -0.771525
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -1.382023 0.608952 -1.080988 1.354723 4.025706 0.585199 0.015337 1.805356 0.119046 0.634686 -1.873521 -3.677641 -0.274097 1.048386 -2.920923 -2.594637 2.987480 -1.058546 -0.612566 -3.534567
wb_dma_de/assign_4_use_ed 2.484885 1.458420 -0.466881 -3.014905 -0.410436 3.913340 0.049165 8.838122 0.699374 4.260199 -3.718562 -1.456605 1.036933 5.721272 0.622428 0.140125 -0.231096 -1.929219 4.837268 2.052629
assert_wb_dma_wb_if/assert_a_wb_stb -0.465141 0.629908 0.564646 -1.451931 -0.285220 -1.011573 1.091740 -4.395099 0.450928 -0.201262 -3.525549 -1.743336 2.573735 0.178476 -1.885883 -0.555528 -0.009802 -0.146714 -3.712495 0.535828
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -1.272414 3.953989 -0.991742 1.013727 2.809114 0.060225 0.691645 3.136876 -0.211446 1.049372 -1.376768 -2.502172 -1.241838 0.655432 -1.840296 -2.053884 1.655099 0.474657 0.753691 -4.103994
wb_dma_ch_sel/assign_132_req_p0 -0.130057 2.296092 -1.289665 -0.052971 -2.895648 -1.140451 -1.331513 0.963233 -0.560806 -3.926849 -0.071246 -1.167683 0.371889 1.727499 -1.459771 -0.492848 -0.176466 1.224079 1.042820 -1.669565
wb_dma_ch_rf/always_25/if_1 -0.866258 0.892044 1.197539 -0.791859 1.810111 -2.162403 -1.580197 -2.323732 -0.946310 0.164190 -1.407005 0.642746 0.497902 -1.207787 0.903303 1.570521 -1.660409 1.295348 -1.576856 -2.490683
wb_dma_de/wire_rd_ack -0.824425 0.890237 -0.258009 0.143073 3.623389 0.720597 -0.491542 1.037918 -1.169546 1.690892 -2.177187 -0.165909 0.287527 -0.349316 -2.017111 -3.034884 2.583545 -2.057062 -1.169821 -0.014590
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.793728 1.583652 -3.070778 -0.026124 -1.042575 -0.388660 0.032451 3.659425 0.273796 -0.518963 -1.466714 0.277470 -0.035544 1.236924 1.957315 1.361397 0.151810 -0.234126 2.323125 -2.132864
wb_dma/wire_slv0_adr -0.147972 3.437221 0.852394 -2.293681 -3.007293 -5.259243 -0.852916 -1.948261 0.628781 -1.583555 -2.060270 -1.056565 4.750744 0.472893 3.600944 -5.098537 -0.080253 -3.906301 -2.389373 5.791557
wb_dma_wb_slv/input_wb_stb_i -2.126834 1.093517 -4.219059 3.107392 -1.165702 -1.760441 -1.808167 3.901298 0.086790 -2.578896 2.260512 1.272545 -1.737190 2.630340 4.023206 0.794865 -0.610773 -2.278622 2.757192 0.762227
wb_dma_ch_sel/assign_96_valid/expr_1 0.110555 1.954870 -1.680852 0.454260 -2.113761 -0.772621 -3.292182 1.531520 0.948843 2.939850 -2.181734 -0.330511 2.984397 2.667873 4.659589 1.959246 2.525992 0.216619 -0.904477 -0.236797
wb_dma_ch_sel/always_4/stmt_1 -1.755836 1.856753 -0.687099 1.278298 2.791390 -2.277096 -4.178610 0.222109 -1.022905 -0.652500 -1.568111 2.160262 -0.138192 -1.182993 2.656946 0.403455 2.322804 -2.529163 -1.209428 -2.482642
wb_dma_rf/wire_pointer2_s 1.040009 -0.609127 -0.333244 -0.967480 -1.140926 -0.163143 -0.076780 -2.915031 -0.511793 -0.630542 -0.902309 -2.134943 0.752088 0.299474 -0.180237 -1.056327 0.034116 1.105265 -2.014033 0.556811
wb_dma_de/reg_chunk_dec -0.797883 4.227881 -0.170999 -0.126402 2.487581 0.151631 0.212436 2.227057 -1.424379 2.109173 -1.643681 0.805781 -0.658242 -0.748742 -1.013413 -2.694805 1.309926 -0.517514 0.053273 -0.593721
wb_dma_de/reg_chunk_cnt_is_0_r 0.124822 3.576416 -0.366067 -0.248021 2.088356 1.038287 -0.224342 3.293253 -0.161230 1.013192 -2.073103 -1.392368 -1.290404 0.772345 -0.358680 -1.147743 2.015051 -0.634291 0.710576 -2.460883
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.929937 0.706948 0.309665 0.076563 0.363726 -1.027082 0.548857 -1.302437 -1.435485 1.244673 0.478756 2.410001 0.753686 -1.691069 -0.697455 -1.720879 -0.845193 0.172084 -0.755727 2.172867
wb_dma/wire_wb0_cyc_o -0.830648 0.594085 0.339121 0.072911 0.432735 -0.907783 0.485392 -1.219915 -1.365661 1.163809 0.487360 2.336203 0.589100 -1.681959 -0.699929 -1.591529 -0.791985 0.188138 -0.701285 2.067962
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 2.175129 -0.226370 0.466744 -2.525178 -0.904393 2.754133 -0.812233 0.259304 -1.022245 -2.575122 -1.037937 0.934924 -1.796694 -0.183456 -0.739021 1.958223 0.022583 0.633832 0.516409 -0.497283
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.342613 -1.481444 -0.980909 -0.514120 -4.687375 -1.092144 0.278320 -0.261816 0.158978 1.275542 -2.724318 0.762050 4.189291 -0.394415 -1.735759 0.049995 1.884438 1.260307 -0.575998 -0.100696
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.083905 -0.357974 0.080555 -2.873185 -2.484982 -1.063935 1.576036 -0.160431 -0.409682 -1.243982 -4.296488 0.095140 2.750367 0.043667 -3.957626 -0.655066 -1.232843 1.177158 0.772187 -0.407893
wb_dma_ch_rf/always_23/if_1/block_1/if_1 0.236819 1.500418 0.809908 2.272715 -2.573625 -1.210289 -2.043747 -1.731242 -1.056330 -2.116160 2.016291 0.011370 -0.240235 1.054109 -2.614161 -1.177500 -0.148355 1.995371 -1.089603 -0.220396
wb_dma_ch_rf/reg_ch_adr1_r 0.187937 1.607211 0.745258 2.278069 -2.449181 -1.195137 -2.013573 -1.592774 -0.980814 -2.057367 1.951018 -0.023648 -0.274166 1.013493 -2.484054 -1.263139 -0.097226 1.809281 -1.067946 -0.222822
wb_dma/input_wb0_cyc_i -3.288413 -5.181963 -5.852082 2.084170 -0.858790 -2.756889 -0.682086 1.595747 -0.781792 -3.935242 -0.786148 -1.973606 2.701880 3.910529 -1.417586 -3.875702 0.541947 -3.125116 0.351904 2.687815
wb_dma_ch_sel/always_8/stmt_1 4.046182 -0.723729 1.235029 -1.739113 0.294098 2.759763 1.112402 0.957418 -0.027932 1.002372 -3.056990 1.001051 -2.585519 0.453195 -0.983519 1.756390 -0.229388 -0.102183 0.694140 0.440448
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 3.847836 -3.894459 0.967697 -1.489337 1.392979 3.309494 0.497896 -0.110383 0.270373 0.588480 -3.806579 -0.211032 -1.508543 0.977368 -2.075310 1.234804 1.138981 -1.578070 -0.530269 0.805410
wb_dma_wb_slv -0.333203 0.470852 -0.451449 -1.474033 -3.271475 -1.380826 0.769182 -5.218228 -0.714768 -0.973607 -3.912961 -1.245113 3.105575 0.085912 -1.738683 -2.331537 0.741888 0.136568 -4.498847 2.245074
wb_dma_de/inst_u0 0.022451 -0.054804 0.783770 -2.924582 -2.337780 -1.498099 -1.203874 -0.946439 -0.023050 1.721643 -1.857471 -0.907969 5.080732 -0.934063 1.058369 2.171211 -1.077113 3.522481 -1.066739 -2.684017
wb_dma_de/inst_u1 -1.434826 0.018427 2.142534 0.345016 0.245062 -1.878839 -2.112281 0.174992 -0.284011 0.413578 0.606068 0.556057 3.299939 -0.471198 -2.959105 0.613876 -1.054083 1.740248 1.676411 -3.415465
wb_dma_pri_enc_sub/input_pri_in 1.192914 0.021288 1.169365 -1.014752 1.160581 1.994002 -0.612854 0.702832 -1.695320 0.844731 -0.487117 3.776998 -1.273380 -1.487866 -1.123785 0.496086 -0.079936 -0.463488 0.663813 1.272527
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -1.490424 -0.187606 -1.350426 2.639743 5.144943 0.423365 -0.349917 3.168602 0.590436 0.164159 0.833347 -3.006319 -1.517812 1.346188 -0.826523 -2.522089 2.423637 -3.324550 0.955891 -1.548311
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 2.315375 -0.248060 0.477820 -2.663867 -0.979560 2.895454 -0.876337 0.341696 -1.045814 -2.632385 -1.151989 0.980675 -1.829086 -0.178558 -0.734301 2.132409 0.000087 0.710055 0.560985 -0.617171
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.045475 2.931187 -2.242035 1.142745 -0.261092 -0.301843 -1.010832 2.562649 0.194302 -1.144268 -0.991729 -0.417598 -2.258667 1.633822 2.368154 0.702235 1.317987 -0.734269 0.496489 -1.786173
wb_dma_ch_sel/assign_101_valid/expr_1 -0.918427 3.345852 -0.744680 -1.050615 -5.201694 -0.108864 -3.837173 0.289150 0.805783 -1.317985 -1.134631 -2.121398 3.215378 1.610383 2.691394 1.919288 3.669558 1.948551 -1.284895 -3.537467
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.637035 -0.244024 0.345258 0.313769 1.513831 1.835704 -0.073101 1.457420 -0.353010 -0.232511 -0.084538 0.216444 -1.870714 -0.053373 -1.929371 1.025499 0.284098 0.548118 1.252572 -2.246198
wb_dma_de/reg_de_adr1_we -0.376179 0.558425 -1.093129 1.924333 -1.287540 -1.235990 -1.637805 -0.651031 -0.740458 -1.640668 0.884820 0.441445 -0.467640 1.287202 -0.034451 -0.479678 -0.127230 0.209348 -0.768121 0.501990
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 0.209919 0.267651 -0.879358 0.193155 1.119490 -1.094726 -3.278312 0.779591 -1.474863 -0.354884 -4.104171 3.855160 -0.695068 -0.165926 1.177417 1.912583 0.783531 -1.879930 -0.055070 -1.561632
wb_dma_ch_sel/always_46/case_1 -0.432191 -0.728712 -0.203894 0.322765 0.355333 0.672342 1.038777 1.724087 0.363171 3.812210 0.912111 -0.992894 1.883918 0.463413 0.130720 -0.829604 0.066707 0.490707 0.437233 0.774313
wb_dma_ch_rf/assign_11_ch_csr_we 0.357083 -0.728196 -1.919978 -2.391380 -4.710998 -2.089725 -0.765112 -0.301922 -0.359960 0.274781 -3.278925 -1.813195 5.273584 0.945571 -0.669708 -1.284305 2.771520 1.194453 0.470573 -0.145017
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.543608 -1.890620 0.939763 1.000340 4.002655 0.886374 0.660362 -1.496529 0.884348 0.537794 -0.241626 -3.265705 -0.897495 -0.516220 -1.911707 -1.559950 2.295509 -1.237414 -2.149611 -1.415872
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.232681 -0.264283 0.473876 -2.690265 -1.120294 2.717534 -0.856043 0.151660 -0.979550 -2.606541 -1.244505 0.890867 -1.592281 -0.201571 -0.619225 1.950201 0.052532 0.621657 0.378793 -0.416990
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -3.099245 0.460876 -4.535445 1.717515 -2.184145 -2.664027 -1.632075 3.502442 -0.372485 -2.131865 -1.006907 0.398577 2.117203 3.078274 0.241269 0.102842 -0.674843 -0.677657 2.725706 -1.270623
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.810607 1.613896 -3.128803 -0.074321 -1.088473 -0.351450 0.036106 3.688975 0.301318 -0.534091 -1.553734 0.290770 -0.041697 1.222205 2.030621 1.410342 0.164049 -0.237993 2.317761 -2.143970
wb_dma/wire_de_adr0_we 0.161534 -1.096625 -1.026998 -0.405191 -1.100501 -0.100947 0.768838 0.202683 1.108746 -0.661531 0.371367 0.685054 -0.683356 -0.367133 3.120742 2.395276 -0.628821 -0.389481 0.748522 0.228006
wb_dma_wb_slv/wire_rf_sel -1.726990 1.298734 -4.704589 3.071468 -1.752174 -3.406216 2.031880 -0.569195 -0.740008 -4.000077 0.073785 0.576592 -3.546733 0.228724 2.365019 -2.545204 -0.568150 -1.135611 -1.773382 1.926715
assert_wb_dma_wb_if -0.457221 0.618360 0.561444 -1.509067 -0.135968 -0.860104 1.080477 -4.330934 0.418596 -0.365493 -3.550775 -1.501361 2.344114 0.137381 -1.864093 -0.331401 -0.073881 -0.242387 -3.577690 0.584902
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.593440 -0.196258 0.307343 0.267622 1.463092 1.734620 -0.030744 1.434701 -0.326712 -0.233735 -0.089025 0.166250 -1.820885 -0.017470 -1.893848 0.996868 0.317122 0.532747 1.211968 -2.238695
wb_dma_ch_sel/assign_120_valid 0.362105 2.396554 -1.380162 -0.698367 1.056193 1.120170 0.334895 3.692442 0.855151 0.336230 -1.826640 -0.552301 -1.975682 0.461082 2.588246 1.392550 1.478152 -1.091279 1.574733 -2.341556
wb_dma/wire_wb1s_data_o 0.456749 -5.010723 -0.214847 0.178126 1.960926 1.764867 -1.236516 0.604349 -0.058022 0.529889 -0.764538 -1.307330 1.573729 2.008119 -2.111591 -1.269118 1.085553 -3.146565 -0.254057 2.460420
wb_dma_de/wire_adr0_cnt_next1 0.148715 -0.066677 0.794949 -3.076512 -2.571077 -1.584852 -0.972138 -1.275446 0.029941 1.620919 -2.069294 -0.968055 5.077926 -1.022034 1.094542 2.029206 -1.125546 3.494488 -1.309325 -2.428584
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.633665 -0.214179 0.289036 0.313873 1.489305 1.754560 -0.025275 1.424474 -0.322566 -0.245663 -0.058238 0.135698 -1.810416 -0.025782 -1.918249 0.983021 0.282497 0.539061 1.220975 -2.241614
wb_dma/wire_pt0_sel_o -0.675953 -6.482631 -0.908334 0.342656 2.031471 0.813183 -1.501335 1.777184 -0.019508 0.290444 -0.838746 -1.237394 3.771653 2.785443 -3.469443 -1.617314 0.234405 -3.709437 1.506233 2.509021
wb_dma/wire_pt0_sel_i -1.153725 1.490151 0.308523 -1.553947 -0.268984 -1.692299 0.998810 -5.185119 -0.693606 0.415460 -4.070457 -0.199670 3.234719 -0.665040 -2.399894 -1.524227 -0.201151 0.070020 -4.458726 1.537905
wb_dma_ch_rf/always_11 -2.222570 2.987687 -1.460318 0.704194 1.742965 0.440626 -0.204298 3.531527 -2.430423 1.034940 -1.362363 2.098210 -0.460411 -0.099731 -3.499038 -1.655273 0.157593 0.874634 2.010587 -2.228344
wb_dma_ch_rf/always_10 -0.589365 1.605618 -1.874412 -1.008607 0.102874 1.566498 -0.486771 4.170104 -1.357061 0.290857 -1.883625 3.982991 -1.312067 -0.307555 0.917182 1.795250 0.033340 -0.747053 2.845659 -0.678549
wb_dma_ch_rf/always_17 -0.020423 2.792650 1.863605 0.303936 2.530933 0.037855 -2.676009 -0.199667 -1.550047 -0.383179 -1.572254 0.047483 0.107827 -1.186397 -2.989868 -3.636219 3.575083 -1.758740 -1.663144 -1.106257
wb_dma_ch_rf/always_19 0.069019 1.651423 0.863393 0.428955 1.521054 -1.505493 1.529800 -1.832729 0.977268 1.328595 0.589846 -2.459293 -0.102789 -0.954035 1.115477 -2.166586 0.721994 -0.272244 -2.082994 0.355075
wb_dma_ch_rf/input_de_csr_we 2.529474 -3.130404 -0.879953 -1.189932 1.980537 3.883849 -0.407139 4.319435 -0.738446 1.488962 -5.198565 -0.771180 -0.424648 3.791528 -3.892103 -0.555591 1.174437 -2.776524 1.705435 0.943826
wb_dma_ch_sel/assign_147_req_p0 0.078843 2.971834 -2.257562 1.121803 -0.079236 -0.182355 -1.054039 2.747042 0.225654 -1.083936 -0.977527 -0.377430 -2.370900 1.572747 2.516189 0.697047 1.341636 -0.881391 0.582404 -1.742907
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.109801 0.352662 -4.495305 1.692732 -2.113596 -2.566382 -1.618833 3.511837 -0.372745 -2.111920 -1.024246 0.495630 2.056182 3.028624 0.112279 0.168959 -0.671756 -0.639387 2.778410 -1.305482
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -1.199860 0.951196 -1.291031 1.036617 0.830478 -0.461100 -0.277462 2.448300 -0.120630 -0.393831 0.696353 0.116436 -0.621295 0.832424 0.546058 -0.610278 -0.204729 -1.112027 1.681285 -0.162510
wb_dma_wb_if/wire_slv_dout -0.869199 1.800886 -0.981601 -0.548406 -5.475746 -0.138691 -2.984150 -0.707790 1.767787 -2.376099 0.235250 -2.351609 3.156394 4.482515 5.191978 -2.841485 3.195603 -4.573515 -1.986315 6.597095
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -1.806997 1.222743 0.220466 0.675867 2.019056 -0.103412 -0.169287 -1.098060 0.590446 0.471497 -2.041730 2.277071 -0.595640 -2.176643 2.036500 -1.631310 3.384021 -4.242576 -3.004365 0.901015
wb_dma/wire_pointer 4.691698 0.233123 3.119540 -1.334581 -1.131405 2.737980 0.725805 -0.206482 -0.288545 0.449190 -1.875177 0.552222 -2.313221 0.322684 -3.501444 1.000353 -0.285349 1.671170 0.358575 -0.185479
wb_dma_de/assign_75_mast1_dout/expr_1 0.468554 -4.984618 -0.177316 0.178322 1.928673 1.759756 -1.269155 0.666291 -0.058447 0.573503 -0.790244 -1.298603 1.573559 2.063324 -2.088362 -1.279372 1.082686 -3.120275 -0.241386 2.534003
wb_dma/wire_ch3_csr 0.601088 -0.778387 -1.640836 0.395796 0.381227 -1.688269 -2.125067 -1.976322 0.903348 1.985936 -3.235597 -2.794118 3.572629 2.628127 2.643257 -0.024890 1.379342 0.298092 -4.233940 0.825546
wb_dma_ch_rf/assign_27_ptr_inv 1.212560 0.768010 2.163335 0.661845 0.181834 1.737503 -0.494436 0.329328 -0.640912 -0.801902 1.047974 -0.209257 -1.580850 -0.261279 -4.390103 0.228785 0.246833 2.303965 0.899555 -2.935647
wb_dma_de/reg_adr1_inc -0.278977 0.529567 -0.955773 1.771662 -1.312695 -1.199031 -1.464616 -0.762629 -0.669401 -1.506021 0.734786 0.375047 -0.378397 1.162832 -0.097598 -0.498492 -0.150778 0.209670 -0.867002 0.583243
wb_dma_ch_sel/input_ch6_csr 0.556083 0.200247 -0.809838 -1.185151 -1.957809 -0.855566 -0.734175 -2.619723 0.408727 0.835900 -3.449598 -2.722082 3.535694 1.563471 0.431488 -0.580137 1.326649 1.731994 -4.303782 0.194556
wb_dma_de/input_mast0_err -0.610706 1.580463 -1.916227 -1.003460 0.034595 1.448533 -0.484860 4.095183 -1.374982 0.322473 -1.917979 3.923896 -1.255141 -0.298225 0.869379 1.761480 0.063274 -0.631781 2.768427 -0.737877
wb_dma_de/assign_68_de_txsz/expr_1 -1.261344 1.665466 -0.738248 1.215592 4.224710 -0.232418 -1.777069 1.671579 -0.075363 -0.748791 -2.430160 -2.873705 -0.512443 0.442240 -1.605957 -2.647487 3.963570 -2.524440 -0.759999 -3.834618
wb_dma/wire_ch2_csr 0.653703 -1.020150 -1.650305 0.399939 0.573633 -1.603578 -1.953195 -1.745394 0.911827 2.308594 -3.238791 -2.820280 3.661916 2.724799 2.484049 -0.120377 1.160480 0.260096 -4.041891 1.031072
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.109027 0.109740 1.120171 -0.943234 1.133822 1.920701 -0.632946 0.714983 -1.708874 0.860507 -0.531176 3.737686 -1.191688 -1.452882 -1.149538 0.434152 -0.075565 -0.450711 0.682365 1.269160
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.651603 -0.254047 0.331088 0.301809 1.476986 1.767892 -0.024094 1.428771 -0.330350 -0.251437 -0.089438 0.169383 -1.819072 -0.062824 -1.904004 1.002743 0.288354 0.564649 1.215810 -2.227244
wb_dma_rf/input_ndnr 0.576054 -0.351990 0.518884 0.013334 0.512722 3.042053 -2.794649 2.757200 -1.157398 -1.343380 -1.960407 -0.548852 -0.039196 1.823161 -5.113414 -0.180351 2.560935 -0.100922 1.219638 -3.134969
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.647781 -0.217048 0.348508 0.312678 1.527697 1.825143 -0.049343 1.513421 -0.323004 -0.232223 -0.102304 0.156174 -1.909396 -0.030900 -1.948580 1.084970 0.287939 0.584281 1.271676 -2.358009
wb_dma_de/always_19/stmt_1 -2.323735 -1.268052 -0.291092 -1.657614 -0.696932 -2.259260 1.453089 -0.075554 0.800188 0.439590 -2.067216 1.983593 2.338090 -2.569482 0.793719 2.903225 -1.435020 0.403406 1.731737 -3.476257
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.629122 1.926650 0.366095 -0.195852 1.162393 -0.238262 -0.344536 0.973034 0.785222 1.211107 0.170907 -1.017699 -0.281155 0.312564 3.077288 -1.391917 1.439837 -2.455743 -0.522544 1.929005
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 0.282409 3.578333 3.347400 -1.776643 0.772261 0.209518 -2.360173 4.332810 0.412693 5.595971 1.560408 0.061506 3.717203 1.566144 3.053277 -1.647854 -0.004641 -1.807210 1.983981 3.445269
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.080097 3.071758 -2.193946 1.067793 -0.356096 -0.367936 -1.030112 2.514580 0.205083 -1.088604 -1.092335 -0.496476 -2.147577 1.581239 2.461633 0.578498 1.347700 -0.774298 0.414176 -1.676762
wb_dma_de/assign_78_mast0_go/expr_1 -0.847744 0.608618 0.295882 0.049576 0.407191 -0.925353 0.487690 -1.234481 -1.309093 1.158052 0.494460 2.312516 0.655463 -1.629872 -0.683122 -1.592950 -0.773157 0.201911 -0.705601 2.074567
wb_dma/assign_6_pt1_sel_i -0.810944 -6.403339 -0.921246 0.394470 1.919067 0.605783 -1.494764 1.614468 0.023069 0.184812 -0.683252 -1.336110 3.845950 2.738689 -3.452575 -1.633743 0.186230 -3.618049 1.459501 2.476032
wb_dma/wire_mast1_adr -2.439548 -1.231133 -0.406931 -1.545521 -0.668536 -2.299330 1.444458 0.108519 0.812900 0.463552 -2.048676 1.975334 2.358734 -2.522288 0.742634 2.960598 -1.459207 0.462520 1.859087 -3.658793
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.847725 0.617085 0.286339 0.065088 0.452682 -0.886415 0.484249 -1.086096 -1.336115 1.175368 0.499894 2.374791 0.595315 -1.629465 -0.668697 -1.513169 -0.778118 0.175359 -0.627575 2.019108
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -0.546527 1.586465 -1.846796 -1.117120 -0.053658 1.496469 -0.453093 3.950859 -1.320438 0.270442 -2.029338 3.785450 -1.166364 -0.252383 0.791168 1.770384 0.102165 -0.529108 2.638186 -0.769171
wb_dma_rf/input_dma_busy 0.811698 3.988859 -0.367377 -1.206229 -0.844031 -4.990041 3.848464 -2.335186 0.173741 -0.133689 -2.351000 -1.746951 0.103136 -3.349628 0.507608 -3.961229 0.472594 0.150940 -0.789567 -0.196225
wb_dma_de/reg_adr1_cnt -1.760458 0.578110 1.034084 2.152929 -1.044004 -3.140661 -3.573409 -0.500857 -0.952567 -1.135195 1.399538 0.832165 2.964268 0.789478 -2.946321 0.030307 -1.103510 1.797695 0.865487 -2.686409
wb_dma_ch_sel/always_42/case_1/stmt_4 4.024983 -3.884308 1.064343 -1.589597 1.431048 3.390233 0.467812 -0.200176 0.206360 0.612496 -3.946161 -0.139160 -1.591802 0.888644 -2.197369 1.254552 1.146239 -1.569070 -0.652377 0.844839
wb_dma_ch_sel/always_42/case_1/stmt_2 1.098781 -3.184386 0.948046 -0.667918 2.300506 2.572492 -1.404763 -0.506518 -1.369603 0.349902 -1.270890 2.418774 -0.188860 -0.918187 -2.222170 -0.022426 1.369626 -1.974830 -0.737731 1.695412
wb_dma_ch_sel/always_42/case_1/stmt_3 1.836894 -3.847727 0.616281 -0.698939 2.000003 3.435133 -1.791918 0.702790 -0.085556 -0.804332 -1.679500 0.103489 -0.842508 0.630467 -1.742734 1.512392 2.160097 -2.136987 0.027559 -0.475870
wb_dma_ch_sel/always_42/case_1/stmt_1 0.159805 -1.165248 -1.159710 -1.712793 1.997572 -0.791756 1.338237 1.252156 2.120280 0.674891 -2.093023 -4.666867 2.785250 2.602089 1.607724 -1.253234 -0.773419 -1.477481 -0.587893 1.050768
wb_dma_ch_rf/always_4/if_1/block_1/if_1 1.928291 -0.021036 1.814300 -1.753731 -1.487429 1.143039 1.178195 -4.915120 0.878489 0.330612 -2.492210 -3.162819 1.401847 0.060077 -0.806648 -1.604027 1.213766 1.230235 -5.402245 0.990265
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -2.074008 0.790005 -3.801557 3.048696 -0.773385 -4.359996 -2.844989 4.602692 1.447899 -2.089752 1.841361 -1.277223 2.362578 4.419014 3.865693 -0.322765 -1.154869 -2.879048 3.501119 0.977903
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.870954 0.655630 0.272253 0.081653 0.428169 -0.911928 0.481777 -1.133432 -1.355865 1.151091 0.471169 2.369941 0.606155 -1.642882 -0.680591 -1.568826 -0.807203 0.176990 -0.659344 2.045694
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -0.962616 2.200134 2.554876 -1.619176 0.827166 -0.998904 -2.540880 4.918755 0.465478 5.211786 1.066682 0.111665 5.895235 2.147269 1.759476 -2.323569 -0.560511 -2.567695 3.153733 3.557245
wb_dma_ch_sel/always_3/stmt_1/expr_1 0.530321 -0.062462 0.453773 -0.035584 0.328170 2.892872 -2.773108 2.777336 -1.157600 -1.269025 -2.174604 -0.554670 0.013801 1.851180 -4.969660 -0.195291 2.576401 -0.062049 1.142841 -3.229178
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.201710 -0.264175 0.516028 -2.553274 -0.977678 2.750253 -0.819722 0.230868 -0.997874 -2.550655 -1.165526 0.855416 -1.678134 -0.148720 -0.774890 1.953608 0.032736 0.686180 0.461895 -0.543510
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -3.267546 0.940041 -2.880984 0.562589 0.016962 -1.450949 -0.960260 4.537683 -0.664388 -0.123761 -1.801115 -0.457264 3.224113 2.458251 -2.502889 -1.458040 -0.156946 -0.457486 3.354302 -2.137079
wb_dma/wire_txsz -0.104082 2.874218 1.945430 0.287300 2.484642 -0.079285 -2.723735 -0.332709 -1.644932 -0.411163 -1.693248 0.005120 0.286672 -1.250686 -3.316240 -3.773282 3.623768 -1.641813 -1.759869 -1.280385
wb_dma_de/always_14/stmt_1 -0.635891 1.634501 -1.981352 -1.048118 0.002667 1.496577 -0.579288 4.241918 -1.323621 0.305102 -1.957603 3.891301 -1.215107 -0.182656 1.029952 1.773003 0.075613 -0.738978 2.846480 -0.677484
wb_dma_wb_slv/reg_rf_ack -2.083585 1.101140 -4.132206 2.993563 -1.041413 -1.701123 -1.757429 3.928995 0.124548 -2.422441 2.235607 1.197861 -1.703829 2.578204 3.953528 0.762160 -0.525834 -2.289928 2.746326 0.722477
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -1.562826 1.862164 -0.520491 1.080448 2.733502 -2.184960 -4.284359 0.139478 -1.076030 -0.564266 -1.865736 2.286588 -0.048464 -1.287201 2.598620 0.551996 2.371809 -2.447145 -1.284489 -2.591506
wb_dma/wire_de_csr_we 2.652280 -3.332942 -0.899394 -1.179831 2.007434 3.979904 -0.408364 4.383993 -0.689321 1.618738 -5.263082 -0.948341 -0.331605 3.970981 -4.048357 -0.703428 1.194155 -2.835153 1.731894 1.119105
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.155224 0.504994 -4.590980 1.767376 -2.221615 -2.646027 -1.665463 3.684849 -0.329836 -2.193439 -0.929970 0.543062 2.039226 3.061560 0.406114 0.269187 -0.700549 -0.703165 2.873838 -1.290867
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.554034 1.279737 -4.753086 2.836822 -1.901408 -3.361971 1.939874 -0.712397 -0.746038 -4.192081 -0.284197 0.366105 -3.535613 0.292193 2.439658 -2.433202 -0.450617 -1.012921 -1.961404 1.787185
wb_dma/wire_ch1_txsz 0.483739 -3.114920 0.670381 -0.934502 0.937226 0.956564 -1.363815 -1.831332 -1.085309 0.542539 -1.148766 2.251387 1.483065 -0.897043 -0.516187 -0.886713 1.122496 -2.571080 -1.851058 3.738600
wb_dma_rf/inst_u9 -0.597034 1.637824 -1.838599 -1.059893 0.008664 1.486167 -0.435959 3.978964 -1.393925 0.347333 -1.999343 3.919060 -1.192858 -0.336872 0.693850 1.741280 0.072425 -0.524766 2.670391 -0.799077
wb_dma_rf/inst_u8 -0.556225 1.624609 -1.865606 -1.137160 -0.173125 1.464832 -0.498184 3.905807 -1.270987 0.262884 -2.081634 3.669721 -1.042537 -0.222408 0.816488 1.777530 0.096463 -0.521429 2.613601 -0.795006
wb_dma_rf/inst_u7 0.568073 0.097737 -0.983285 -0.986009 -1.871287 -1.015161 -0.655523 -2.461574 0.553046 1.154768 -3.480901 -2.960871 3.727499 1.809882 0.444301 -0.614405 1.228005 1.791293 -4.276068 0.202371
wb_dma_rf/inst_u6 0.708402 0.262869 -0.705508 -1.180855 -1.813547 -0.835163 -0.955428 -2.440505 0.362193 0.982413 -3.441530 -2.738961 3.598377 1.731674 0.322540 -0.597405 1.238939 1.694149 -4.228684 0.212264
wb_dma_rf/inst_u5 0.707296 0.006356 -0.815649 -1.100160 -1.809737 -0.848080 -0.768154 -2.642161 0.428670 1.012082 -3.420067 -2.647990 3.491441 1.570616 0.489184 -0.506341 1.224732 1.705590 -4.334872 0.338730
wb_dma_rf/inst_u4 0.591957 0.403683 -0.751185 -1.048504 -1.901355 -0.926065 -0.774731 -2.389237 0.533226 1.241866 -3.305967 -2.822525 3.571527 1.754351 0.675989 -0.530382 1.246104 1.754559 -4.270471 0.204199
wb_dma_rf/inst_u3 0.612342 0.155426 -0.845783 -0.921234 -1.872273 -0.823609 -0.898059 -2.692457 0.482285 0.802634 -3.532846 -2.849402 3.386236 1.729034 0.377895 -0.510134 1.493362 1.672966 -4.541525 -0.041939
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.798774 1.522255 -3.167044 0.026746 -1.032472 -0.382654 0.076023 3.792440 0.324566 -0.613441 -1.316567 0.369764 -0.193023 1.259762 2.228912 1.444161 0.049347 -0.379617 2.469311 -1.933213
wb_dma_rf/inst_u1 0.507002 0.098371 -0.993207 -0.909155 -1.780077 -0.840385 -0.938725 -2.279785 0.411839 0.990116 -3.320471 -2.784430 3.556117 1.856174 0.497584 -0.530039 1.300695 1.614166 -4.187154 0.167944
wb_dma_rf/inst_u0 0.381718 1.640774 -0.071283 -1.348683 -2.917052 -2.645618 1.108598 -4.105455 0.666630 -0.174024 -3.593793 -2.401538 3.140787 0.345475 -0.080371 -2.889391 1.543047 0.698890 -4.492228 1.566614
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -2.203586 1.212221 1.151092 -0.526910 0.068212 -0.894478 -1.900294 3.578635 -0.681968 3.222005 -1.182100 -0.469406 5.152432 2.071301 -3.067097 -2.632461 0.267922 -0.808516 1.774022 -0.277149
wb_dma_inc30r/assign_2_out -1.388147 -0.010035 2.109583 0.391036 0.162463 -1.726169 -2.112041 0.384538 -0.331624 0.337068 0.713846 0.522123 3.230832 -0.344097 -3.024759 0.639477 -1.040397 1.697036 1.857451 -3.323071
wb_dma/wire_mast1_din 0.506808 -5.032102 -0.131989 0.151455 1.987567 1.894056 -1.238176 0.728625 -0.072813 0.569085 -0.709645 -1.234120 1.436267 2.007792 -2.174563 -1.199000 0.987920 -3.139337 -0.113522 2.478091
wb_dma_ch_sel/assign_2_pri0 -1.323019 2.379352 -1.814319 0.748887 1.555714 1.491378 -0.740617 5.021664 -1.098767 -0.149271 -1.661187 -0.178306 -1.294422 1.606097 -2.795704 0.009637 0.971702 0.561001 2.941944 -4.339297
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.067641 0.395306 -4.501551 1.684668 -2.303979 -2.675730 -1.604538 3.393517 -0.371914 -2.251492 -1.103105 0.471085 2.107124 2.979511 0.197570 0.269990 -0.717431 -0.527181 2.685011 -1.393219
wb_dma_rf/input_de_adr0_we 0.197090 -1.082716 -0.995042 -0.458297 -1.040160 0.035425 0.759128 0.313514 1.102135 -0.626522 0.376331 0.791071 -0.782964 -0.392001 3.136593 2.504105 -0.633079 -0.406861 0.854301 0.196915
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 2.244522 -0.184172 0.482111 -2.619539 -0.985716 2.744676 -0.779416 0.131670 -1.000772 -2.629351 -1.264322 0.836841 -1.746664 -0.232886 -0.710737 1.882483 0.072015 0.629721 0.330035 -0.499116
wb_dma_wb_mast/always_1/if_1/stmt_1 1.265198 -0.583906 -0.562438 -1.009541 -2.140114 -1.230871 1.107381 -2.777836 0.487570 -0.169369 -4.638667 -2.411119 0.780777 1.975665 -0.231986 -1.847505 -0.558501 -0.763079 -5.114348 2.290851
wb_dma_ch_sel/always_48/case_1/cond 1.117869 0.098895 1.117804 -1.015226 0.993276 1.786140 -0.567014 0.512784 -1.595260 0.805820 -0.596498 3.496504 -1.036341 -1.384094 -1.090313 0.341750 -0.016687 -0.403061 0.433305 1.319230
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.190979 0.386850 -4.589172 1.846114 -2.198191 -2.637457 -1.674513 3.609307 -0.392485 -2.177696 -0.806268 0.562333 2.034634 3.102458 0.260941 0.219107 -0.775989 -0.624832 2.876878 -1.287445
wb_dma_rf/input_wb_rf_we 2.157140 1.186625 -1.565126 -3.708704 -2.991343 -2.744667 -2.457023 -3.789490 -3.008455 -1.576604 -2.873788 -3.832390 2.243169 0.837758 0.629044 -2.988169 0.706982 1.279935 -0.632766 1.479605
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.097827 0.137491 1.097101 -0.992456 1.040485 1.856059 -0.605228 0.619218 -1.682128 0.846690 -0.562971 3.609114 -1.126411 -1.403793 -1.142849 0.426779 -0.022034 -0.382127 0.563321 1.255633
wb_dma/assign_7_pt0_sel_i -1.360768 1.559887 0.243599 -1.458324 -0.214333 -1.715909 1.100946 -4.903083 -0.636953 0.521090 -3.956067 -0.284612 3.296463 -0.572160 -2.375360 -1.719371 -0.155378 -0.040418 -4.291478 1.568617
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 1.238380 0.769375 2.185719 0.653231 0.147691 1.719886 -0.463365 0.220580 -0.657870 -0.822176 1.035418 -0.175153 -1.592784 -0.290272 -4.406464 0.224945 0.234711 2.314213 0.804412 -2.902398
wb_dma_wb_mast/wire_mast_pt_out 0.435961 -0.779719 -1.286878 0.506571 -0.559120 -0.793578 0.846787 -2.296273 -0.968143 -1.480994 -2.672033 -0.028323 -0.898926 -0.718846 -0.771514 -1.835671 0.750253 0.336025 -4.100061 0.617824
assert_wb_dma_ch_arb/input_state -2.026950 2.670431 -2.158578 0.413319 0.075053 -0.253929 -0.691668 3.588536 -0.805050 0.131011 -1.702330 -0.323759 0.521954 1.610291 -1.048874 -0.964164 0.711767 0.178273 1.681405 -2.331954
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.604434 -0.223348 0.320131 0.329629 1.518533 1.787678 -0.060957 1.458677 -0.332897 -0.209474 -0.086500 0.166096 -1.858501 -0.010790 -1.939770 1.011298 0.312203 0.538158 1.209476 -2.251737
wb_dma_de/always_8/stmt_1/expr_1 -0.762090 4.218784 -0.142312 -0.182536 2.487720 0.130851 0.196383 2.282603 -1.471925 2.130556 -1.658859 0.876578 -0.601696 -0.762183 -0.930630 -2.678694 1.293215 -0.583960 0.097485 -0.486476
wb_dma/wire_ch0_csr 1.007343 1.080637 0.170160 -0.700255 1.574026 -3.761788 0.496604 -0.515327 1.324389 2.452576 -5.256459 -0.418372 2.809180 0.495906 1.657865 -1.312435 -0.836053 -1.757084 -2.277682 0.488331
wb_dma_de/assign_69_de_adr0/expr_1 0.269547 1.178979 -0.816905 -4.908162 -5.171006 -0.244431 1.608574 0.221362 1.591491 -0.343459 -1.862387 -1.704951 3.127085 -0.062516 4.834502 1.850010 -0.561303 1.105775 -0.101313 0.792245
wb_dma_wb_slv/wire_pt_sel -3.081804 -2.088710 -2.545062 -1.725188 -2.478594 -3.717668 3.551835 -5.533675 -0.623011 -1.397158 -5.466342 -2.053704 6.149297 -0.177279 -4.473228 -5.427532 0.875148 -0.438361 -5.352084 3.263577
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.542625 2.606961 0.302496 -0.218889 0.341203 0.394757 4.221444 -0.489974 1.088963 3.571511 -3.050147 2.309793 -2.172049 -1.383520 1.867656 -0.844168 0.274841 -1.224653 -2.125555 2.223565
wb_dma_ch_sel/wire_de_start -2.592413 1.990596 0.522237 2.153031 2.020771 -2.032692 -2.618905 -2.076714 0.092589 0.173409 -1.291362 2.980622 -0.200514 -2.019275 2.598488 -0.354510 2.808486 -3.013846 -3.614006 -1.226507
wb_dma_wb_mast/assign_3_mast_drdy -0.991250 -2.480534 -3.897449 1.207019 -0.823415 3.921422 -1.892406 1.247672 -1.026173 -0.246763 -2.588187 2.100505 -0.893298 1.254789 -0.459287 2.012652 4.508060 -0.919813 -1.141145 -0.646660
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.096033 0.361372 -0.544419 -0.024216 3.280833 1.666584 -0.965203 2.248859 0.080046 0.521220 -2.772827 -2.421717 -0.361618 1.180978 -1.488969 -1.466363 3.324146 -2.129252 -0.468114 -2.157948
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.778059 1.525221 -3.086945 -0.087211 -1.072642 -0.326756 0.054759 3.676024 0.288428 -0.494613 -1.439246 0.253226 -0.077170 1.197631 1.970559 1.434357 0.124915 -0.197161 2.328448 -2.141375
wb_dma_de/always_5/stmt_1 0.121937 3.617089 -0.503682 -0.228131 2.080287 1.076120 -0.371386 3.556000 -0.155668 0.932867 -2.115031 -1.308759 -1.290683 0.880052 -0.189729 -0.994829 2.064129 -0.757722 0.903334 -2.526397
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.917378 0.665767 0.276161 0.036054 0.296304 -1.007458 0.527674 -1.263370 -1.337449 1.147918 0.441459 2.258748 0.731285 -1.636273 -0.641143 -1.633459 -0.785146 0.197359 -0.765542 2.094208
wb_dma_de/input_mast1_err -0.806065 1.676186 -2.022271 -0.886468 0.051429 1.385876 -0.459810 4.185238 -1.377208 0.329553 -1.800275 3.912015 -1.228175 -0.249491 0.892223 1.651505 -0.000720 -0.640515 2.834255 -0.710764
wb_dma_de/reg_mast0_adr -0.499660 -0.538249 -3.206151 3.652593 -3.369796 1.040619 -2.479138 -1.928709 -0.626318 -1.498352 0.208182 -0.245438 -0.898942 2.624157 -0.138135 0.486405 3.430570 1.063662 -3.401489 0.173448
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 1.997681 -4.784093 -0.390547 -1.144872 0.891536 3.333474 -1.058408 1.047911 0.996672 -1.406703 -1.219105 0.905274 -1.537607 0.273524 1.433142 3.966854 1.476736 -2.455110 0.933557 -0.288135
wb_dma_ch_rf/assign_15_ch_am0_we -0.412257 -0.746289 -0.174003 0.286525 0.347938 0.665505 1.127839 1.726865 0.423654 3.936512 0.921723 -1.007381 1.917002 0.443563 0.153804 -0.870980 0.026917 0.483095 0.419025 0.843185
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.079695 -0.586249 0.846124 -1.076536 0.790048 2.966899 -1.119447 1.904764 -0.355052 -0.322214 -0.948859 1.443224 -1.946430 0.167793 -0.456596 2.114201 0.702462 -0.604790 1.403942 -0.788249
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.640402 -0.208165 0.319580 0.281430 1.519673 1.814339 -0.043330 1.474188 -0.309842 -0.236597 -0.098270 0.156654 -1.852695 -0.035097 -1.923647 1.020539 0.282882 0.527586 1.255934 -2.277560
wb_dma_rf/inst_u2 1.458496 -0.433417 -1.105525 -1.646984 -1.988627 -0.414761 -1.137330 -3.627834 -0.041825 0.905893 -3.493056 -4.088778 3.685281 2.064091 0.454205 -1.016161 1.080143 2.323848 -4.657877 0.404781
wb_dma_ch_rf/wire_ch_adr1_dewe -0.352319 0.571336 -1.093744 1.878896 -1.265593 -1.226580 -1.524734 -0.632158 -0.708547 -1.521699 0.828715 0.417586 -0.469648 1.216620 -0.013916 -0.487256 -0.149041 0.159505 -0.736675 0.507192
wb_dma_ch_rf/always_17/if_1 0.056888 2.850853 2.056109 0.288309 2.393339 0.027947 -2.785634 -0.317990 -1.546723 -0.361538 -1.550808 0.012703 0.201544 -1.176595 -3.172818 -3.747398 3.623773 -1.714473 -1.766147 -1.101399
wb_dma_de/assign_71_de_csr 3.935600 -3.937999 1.021763 -1.514219 1.479410 3.426270 0.442834 -0.101650 0.250797 0.632215 -3.782353 -0.144063 -1.610288 0.919009 -2.114197 1.283588 1.134307 -1.642464 -0.542757 0.877602
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.883568 0.684698 0.298154 0.050080 0.359052 -0.978995 0.504870 -1.233950 -1.361641 1.155365 0.411648 2.314739 0.700058 -1.608786 -0.685772 -1.623637 -0.769809 0.171173 -0.737309 2.088368
wb_dma_ch_sel/always_42/case_1 1.093939 -0.929868 -0.959942 -2.195756 1.828367 -1.322119 3.228947 0.306010 1.474823 2.783488 -3.503777 -3.049798 2.798135 1.945251 1.086538 -2.192869 -1.977793 -0.981053 -1.088268 3.377534
wb_dma_ch_sel/always_1/stmt_1/expr_1 3.930758 -3.516637 0.478173 -1.876406 0.642676 2.166107 -0.494532 -0.255497 1.118267 -1.233884 -3.917509 0.965248 -2.282708 -0.055851 1.884976 3.040405 1.542599 -3.174040 -0.232007 0.508911
wb_dma_ch_sel/always_6/stmt_1 1.999613 -3.487100 0.094442 -1.247750 1.137849 2.294081 -2.810755 0.481936 0.768730 -2.673031 -1.894833 1.397537 -1.542429 -0.394944 2.573201 3.420802 2.585947 -3.911515 0.265522 -0.516842
wb_dma_ch_rf/reg_ch_chk_sz_r -0.654172 4.120859 -0.097820 -0.204565 2.519870 0.278275 0.153839 2.257634 -1.456499 2.079671 -1.626898 0.944772 -0.738448 -0.809780 -1.011670 -2.566491 1.304274 -0.540329 0.140574 -0.508907
wb_dma_ch_sel/always_3/stmt_1 0.569984 -0.143535 0.454528 -0.105660 0.347657 2.902095 -2.823770 2.741879 -1.133201 -1.248243 -2.146423 -0.448737 0.075930 1.844681 -4.742578 -0.166195 2.557698 -0.199759 1.154711 -2.977700
wb_dma/wire_pointer2_s 1.035483 -0.523882 -0.424218 -1.074319 -1.174936 -0.186290 -0.171955 -2.798917 -0.619028 -0.726314 -0.989682 -2.013991 0.755676 0.291470 -0.147017 -1.048069 0.020750 1.073129 -1.878837 0.573280
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.240045 -0.003805 1.151063 -0.979016 1.140252 1.987098 -0.638226 0.588127 -1.636899 0.822337 -0.527143 3.651124 -1.234099 -1.464829 -1.150335 0.481567 -0.033849 -0.421200 0.539381 1.306266
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.051136 -1.199901 -1.458050 1.400149 -1.747378 -2.135897 3.454273 -3.115582 0.044369 -0.897053 -1.505072 0.328674 0.119798 -1.923444 -1.235204 -2.760041 0.546306 0.914094 -4.498660 1.214443
wb_dma_ch_rf/input_de_txsz -1.410782 0.706625 -1.206610 1.443410 4.132053 0.640381 -0.079716 2.162876 0.082317 0.615197 -1.906488 -3.603953 -0.414033 1.122302 -2.824240 -2.460943 3.000285 -1.169685 -0.403190 -3.713899
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.167621 -0.200129 0.508252 -2.518588 -0.977033 2.628305 -0.802981 0.077998 -0.967455 -2.499849 -1.226449 0.844389 -1.592775 -0.187975 -0.738321 1.812391 0.084180 0.618663 0.281061 -0.477224
wb_dma_wb_if/input_pt_sel_i -1.214751 -1.236946 -0.247190 -2.091615 0.297013 -1.441257 0.648126 -4.094712 -0.398961 0.200919 -4.630471 -1.593084 4.937843 0.622181 -3.339195 -2.302433 -0.139266 -1.712492 -3.471178 2.548218
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.839724 1.601429 -3.145220 -0.007478 -1.043846 -0.425943 0.084435 3.700998 0.277890 -0.527335 -1.404456 0.283173 -0.063970 1.249386 2.066588 1.321831 0.100006 -0.278600 2.337378 -2.040705
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.130229 -0.595304 0.880720 -1.072176 0.750530 2.941284 -1.113288 1.883045 -0.336696 -0.333298 -1.005643 1.411544 -1.928617 0.162861 -0.465088 2.145544 0.745963 -0.617175 1.370094 -0.766007
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 1.695831 -4.627379 -1.318968 1.085254 -0.214971 5.426334 -2.731627 -0.736224 -0.067409 -0.791851 -2.113880 -0.447404 -1.319107 1.912822 -1.818841 2.280237 5.445467 -1.062844 -2.612592 -0.668427
wb_dma/wire_mast0_go -0.903923 0.611252 0.350040 0.049399 0.392447 -0.949486 0.495232 -1.255409 -1.353694 1.192627 0.503002 2.385382 0.646067 -1.701509 -0.712169 -1.625134 -0.779312 0.162494 -0.728964 2.098479
wb_dma_ch_rf/always_1/stmt_1 0.248395 0.407660 -0.151062 -0.059486 0.245615 -1.518988 2.230554 -1.666705 2.043191 0.578771 0.895851 -1.696769 -0.684361 -1.237566 4.207724 0.296983 0.073217 -0.590531 -1.365240 0.652340
wb_dma_ch_rf/always_10/if_1 -0.587073 1.629836 -1.914486 -1.113491 -0.037767 1.572914 -0.472018 4.122959 -1.401986 0.337474 -2.081040 4.004402 -1.243439 -0.325475 0.816095 1.882921 0.087489 -0.550968 2.800764 -0.816430
wb_dma_ch_sel/assign_165_req_p1 -0.924010 0.653002 0.305927 0.079619 0.353694 -0.971497 0.484984 -1.218974 -1.314974 1.191832 0.463952 2.301214 0.678363 -1.640274 -0.659452 -1.596880 -0.773548 0.198988 -0.726961 2.050394
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -0.717364 4.141538 -0.121908 -0.226873 2.425690 0.119305 0.166799 2.144823 -1.509186 2.103315 -1.716623 0.949795 -0.616046 -0.806871 -1.012199 -2.662522 1.279458 -0.503371 0.058258 -0.422985
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.449735 -3.473764 0.073982 0.654091 2.741344 2.336309 -0.837165 0.341468 -0.076043 -0.670258 -0.756334 -1.062072 -0.777060 0.440934 -3.134981 0.441369 1.687360 -0.998487 -0.094487 -1.900518
wb_dma_de/always_23/block_1/case_1/block_8/if_3 1.970887 -3.395078 0.118942 -1.228469 1.170177 2.322726 -2.739835 0.620875 0.694642 -2.639096 -1.857233 1.423326 -1.638634 -0.471030 2.388572 3.443719 2.519555 -3.757773 0.393703 -0.692578
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.964461 -3.829436 0.683365 -0.713461 2.035796 3.571727 -1.882788 0.808503 -0.150655 -0.734440 -1.682620 0.299047 -0.941543 0.649006 -1.711151 1.569711 2.097038 -2.180930 0.052696 -0.384389
wb_dma_ch_sel/always_2/stmt_1 -1.241267 2.387688 -1.745376 0.630012 1.488538 1.509654 -0.744381 4.864757 -1.091222 -0.119604 -1.816487 -0.178868 -1.234867 1.554695 -2.897719 0.061381 0.986392 0.685555 2.819770 -4.446512
wb_dma_ch_sel/assign_115_valid 0.332691 2.531041 -1.273372 -0.740546 1.128988 0.966963 0.554610 3.302758 0.955183 0.462913 -1.846222 -0.833669 -1.924409 0.327947 2.547596 1.231062 1.521587 -0.935960 1.288381 -2.383853
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -0.000661 2.279443 3.042783 -2.715419 1.721904 1.673312 3.582099 1.824213 -0.133329 6.962795 -3.245292 -1.050282 1.500861 -0.906255 -2.858155 -3.269787 0.821034 -0.091667 -0.120527 0.187684
wb_dma/wire_de_txsz -1.330558 1.705072 -0.696941 1.230248 4.283213 -0.265937 -1.813246 1.495895 -0.138075 -0.754118 -2.576646 -2.978549 -0.445384 0.378405 -1.732385 -2.757695 4.075975 -2.520346 -0.986892 -3.959211
wb_dma_wb_slv/input_slv_pt_in 0.192423 -0.816908 -1.528196 0.696627 -0.673318 -1.112162 1.151371 -2.327451 -0.938643 -1.535890 -2.438410 0.019238 -0.881475 -0.773571 -0.709854 -2.088460 0.576102 0.357180 -4.078931 0.824046
assert_wb_dma_ch_sel/input_ch0_csr 0.656698 -0.223582 0.312293 0.344994 1.582390 1.848234 -0.059709 1.557485 -0.349928 -0.267241 -0.044198 0.156292 -1.970074 -0.055438 -1.998538 1.068455 0.291596 0.578633 1.346992 -2.382257
wb_dma_de/always_23/block_1/case_1/block_7/if_1 1.709383 -3.323765 -0.847319 0.896232 -0.114753 4.274198 -4.312579 -1.304517 -0.224874 -2.192248 -2.622671 0.034546 -1.379440 1.143662 -0.641310 1.895298 6.336839 -2.300567 -3.091211 -1.094072
wb_dma_ch_sel/assign_149_req_p0 0.125501 2.797523 -2.200571 1.076185 -0.242914 -0.240855 -1.013702 2.489275 0.263457 -1.117238 -0.976994 -0.425553 -2.222339 1.579097 2.518064 0.736710 1.291266 -0.812659 0.421246 -1.624491
wb_dma_de/wire_adr0_cnt_next 0.190328 -0.008767 0.824923 -2.989769 -2.340036 -1.429495 -1.289090 -0.894643 -0.086146 1.510416 -2.058048 -0.831203 4.973140 -0.888872 0.944399 2.108233 -1.087676 3.385000 -1.009658 -2.578311
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -1.577472 0.180127 0.400777 1.449007 -3.011121 0.825080 -0.327964 0.472606 1.679183 3.898054 -2.436064 0.875299 2.791914 1.852149 -0.006617 -0.390252 3.428243 -1.632952 -1.909176 0.678349
wb_dma_ch_rf/always_23/if_1/block_1 0.261022 1.513817 0.877861 2.193438 -2.580809 -1.212122 -1.908583 -1.782978 -1.020322 -2.043341 1.973190 0.006734 -0.161795 0.960064 -2.566951 -1.233230 -0.194503 1.975571 -1.092547 -0.135801
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.175922 -0.198598 0.461357 -2.575485 -1.004479 2.643432 -0.812281 0.086738 -1.000036 -2.591840 -1.182092 0.859554 -1.626915 -0.228367 -0.675590 1.840529 0.063940 0.600344 0.345772 -0.413482
wb_dma_rf/wire_ch0_txsz 1.310785 2.210608 1.200993 0.115641 3.117216 -0.022076 -4.350554 -1.102890 -0.993813 -2.532376 -1.595245 -2.650422 -1.503637 -0.205151 -0.095375 -2.440935 3.540670 -3.143435 -2.550293 -1.356994
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.207784 2.258358 -1.383920 0.093744 -2.829424 -1.258423 -1.375890 0.966450 -0.550052 -3.886876 -0.115850 -1.191363 0.352264 1.723988 -1.391611 -0.530842 -0.154094 1.135795 0.934691 -1.630905
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 4.120376 -0.455899 0.718037 -2.223745 -0.491951 1.634619 0.139797 0.736618 0.886756 -0.861990 -3.163223 2.166709 -3.293611 -0.538469 3.081813 3.573884 0.226755 -1.801384 1.007863 0.253440
wb_dma_de/always_6/if_1/if_1 -0.005560 2.764714 1.998795 0.335544 2.497619 -0.007014 -2.682106 -0.306858 -1.586404 -0.375099 -1.510434 0.020300 0.261027 -1.192767 -3.198054 -3.735192 3.512950 -1.647244 -1.722511 -1.110296
wb_dma_ch_sel/assign_128_req_p0 -2.698022 2.728570 -2.653980 2.899482 1.469470 -2.286545 -1.053117 3.247218 -0.790549 -0.654164 -0.652148 -2.183101 0.835857 2.578026 -3.260807 -3.001658 0.662439 0.024615 1.553053 -3.248948
wb_dma_de/assign_77_read_hold/expr_1 -0.863579 0.626565 0.299575 0.068938 0.434046 -0.869002 0.470662 -1.133851 -1.385960 1.156490 0.479075 2.400737 0.601291 -1.655230 -0.728553 -1.559182 -0.823730 0.187666 -0.647136 2.022890
wb_dma_de/wire_de_adr0 0.326362 1.062912 -0.769868 -4.733122 -5.001141 -0.215820 1.357775 0.245988 1.498765 -0.228645 -1.670747 -1.719290 3.217941 0.018424 4.670371 1.760927 -0.500503 1.097774 -0.131142 0.844884
wb_dma_de/wire_de_adr1 0.625561 0.994972 1.923798 0.384922 -1.331170 0.015978 -0.438787 -1.156087 -0.343230 -0.539182 1.116882 -0.408107 0.220509 -0.220075 -2.598260 -0.762775 0.001987 1.764674 -0.409036 -0.692992
wb_dma_wb_mast/always_4 -0.902101 0.663823 0.319995 0.070273 0.413381 -0.947793 0.492382 -1.144370 -1.388674 1.196533 0.479114 2.395418 0.635488 -1.666481 -0.701702 -1.643199 -0.793066 0.172270 -0.659512 2.098069
wb_dma_wb_mast/always_1 1.118436 -0.505499 -0.608308 -0.973359 -1.986849 -1.291309 1.136034 -2.631372 0.519884 -0.096275 -4.454390 -2.408572 0.839311 1.920605 -0.146204 -1.855025 -0.643730 -0.699993 -4.897259 2.269531
wb_dma_rf/wire_ch3_csr 0.685959 -0.862643 -1.500676 0.211845 0.529755 -1.654588 -1.874606 -1.895668 0.955147 2.295574 -3.268055 -2.725073 3.582255 2.627198 2.735253 0.043109 1.092459 0.247614 -4.090908 1.020948
wb_dma_ch_rf/reg_ptr_valid 4.562248 0.229926 2.998748 -1.354491 -1.114822 2.645383 0.675639 -0.189197 -0.277391 0.434454 -1.899471 0.533444 -2.245186 0.328458 -3.356821 0.878672 -0.186706 1.575098 0.273755 -0.108827
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.118775 0.092252 1.106708 -0.972672 1.062368 1.874278 -0.597526 0.570256 -1.671254 0.856524 -0.502036 3.622085 -1.116308 -1.453054 -1.095737 0.395392 -0.030370 -0.443801 0.534318 1.351841
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.173317 0.492968 -4.587579 1.774038 -2.224089 -2.673572 -1.650826 3.575271 -0.364439 -2.201160 -0.955069 0.449850 2.040506 3.062764 0.369206 0.182702 -0.662014 -0.638873 2.774415 -1.293193
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -3.085132 0.382408 -4.520515 1.695684 -2.297930 -2.601026 -1.604512 3.537655 -0.311328 -2.210736 -0.982404 0.542642 2.016494 3.017330 0.333385 0.423582 -0.772290 -0.538214 2.863514 -1.404029
wb_dma_ch_sel/always_9/stmt_1 2.055859 -0.560242 0.814009 -1.020442 0.776667 2.895470 -1.082158 1.889573 -0.318930 -0.315041 -1.015525 1.365653 -1.935394 0.188483 -0.478558 2.076424 0.721751 -0.617716 1.363680 -0.861294
wb_dma_rf/assign_6_csr_we/expr_1 2.548314 4.425188 -1.013090 -2.630625 0.626946 -0.430959 3.005905 0.760477 -0.985460 0.897393 -3.557324 0.588867 -3.985547 -0.581833 2.879297 -1.232648 -1.052176 -0.956193 0.999285 2.227347
wb_dma_ch_sel/assign_154_req_p0 0.183071 2.812492 -2.095125 0.957009 -0.310183 -0.200716 -0.971836 2.398125 0.205635 -1.062683 -1.066431 -0.420925 -2.182697 1.495903 2.404942 0.771401 1.307329 -0.746194 0.371957 -1.630285
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -1.410720 -0.174603 -1.203750 2.678047 5.338735 0.426032 -0.241088 2.992200 0.628405 0.256152 0.885472 -3.111151 -1.625802 1.234184 -0.794969 -2.680928 2.484284 -3.371342 0.758749 -1.439895
wb_dma/wire_ch5_csr 0.641340 0.168978 -0.834014 -1.104801 -1.818344 -1.007994 -0.575089 -2.679621 0.468604 0.934868 -3.525311 -3.007444 3.557517 1.721017 0.236527 -0.820531 1.206620 1.771115 -4.476811 0.223551
wb_dma_ch_pri_enc/wire_pri10_out 1.156607 0.089067 1.112018 -1.034518 1.049618 1.912270 -0.607835 0.647032 -1.690870 0.833464 -0.576360 3.662911 -1.194020 -1.424614 -1.137396 0.496327 -0.036807 -0.450469 0.638894 1.245253
wb_dma_ch_rf/assign_20_ch_done_we -0.720797 0.028855 -1.250823 -0.284967 2.530364 0.616892 0.224945 1.340394 -0.165015 1.039407 -1.854015 0.521233 -0.339285 -0.702944 0.837434 -0.714422 1.916652 -2.267155 -0.327466 0.046710
wb_dma_wb_mast/input_wb_ack_i 0.637171 -0.449514 -3.426569 1.005194 -3.082891 -0.396025 0.987080 -3.462160 -1.341547 -0.864709 -5.796278 -0.821426 -0.988704 1.399110 -1.004265 -3.437093 2.147025 -0.018283 -7.584060 2.763032
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -0.158614 2.910851 1.931172 0.290915 2.181924 -0.259558 -2.739607 -0.371335 -1.640798 -0.422380 -1.492401 0.002516 0.519745 -1.146570 -3.208617 -3.847326 3.411988 -1.531155 -1.722190 -1.065906
wb_dma_rf/input_dma_rest 2.375254 -0.459700 0.520800 -0.848048 -0.355629 0.286976 2.222867 -0.851785 0.349753 1.375112 -2.262622 -0.242654 -0.904662 0.329839 -0.601773 -0.057724 -0.877041 0.457598 -0.570498 1.243872
wb_dma_ch_sel/always_5/stmt_1 -2.573722 1.544750 1.238896 0.609608 3.217754 -1.111428 -1.402421 -1.226413 0.725525 1.423644 -1.841024 2.852526 0.245758 -3.078848 3.117194 0.074216 2.876904 -3.561789 -2.740819 -1.490207
wb_dma_ch_sel/always_40/case_1 4.725616 0.153679 3.033834 -1.448820 -1.103617 2.678514 0.835853 -0.232412 -0.216881 0.482165 -2.083431 0.507597 -2.311113 0.325936 -3.377260 0.977263 -0.267930 1.628460 0.273881 -0.131595
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.692344 0.948361 1.973725 0.354708 -1.298376 0.089952 -0.514388 -1.100088 -0.353717 -0.603377 1.163755 -0.368625 0.189140 -0.231478 -2.671705 -0.687991 -0.005116 1.802108 -0.320839 -0.776951
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.833559 1.638560 -3.112754 -0.008394 -0.981628 -0.357178 0.013468 3.765070 0.230697 -0.500313 -1.534038 0.283025 -0.082984 1.236290 1.891081 1.339263 0.221428 -0.268869 2.355060 -2.172099
wb_dma/wire_de_csr 3.847127 -3.866811 0.999490 -1.488626 1.377561 3.188170 0.515304 -0.238481 0.235801 0.650060 -3.828450 -0.229570 -1.437555 0.910879 -2.155116 1.123909 1.101132 -1.581713 -0.656107 0.901897
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -1.361024 0.086754 0.669763 1.115528 -2.813244 0.997100 -0.183289 0.483532 1.658660 4.076374 -2.646133 0.857081 2.834794 1.838350 -0.288455 -0.365747 3.260126 -1.607276 -1.813277 0.776444
wb_dma_ch_sel/always_37/if_1/if_1 1.114932 2.660251 1.324742 -4.404417 -1.716074 -4.000958 2.302638 -0.703353 0.600260 0.512655 -3.784173 -1.048831 3.524888 -3.273602 0.923931 -1.441378 -0.335373 0.518944 0.923948 -1.157682
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.885143 0.633254 0.295290 0.041786 0.377205 -0.959266 0.490022 -1.196487 -1.337457 1.174762 0.457190 2.304155 0.698227 -1.647146 -0.705896 -1.601554 -0.775187 0.210992 -0.712416 2.081264
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.096457 -0.588959 0.859551 -1.052370 0.851041 3.005131 -1.102759 1.904201 -0.370426 -0.324505 -0.985857 1.406934 -1.949727 0.176404 -0.545741 2.114957 0.749101 -0.619664 1.371408 -0.867982
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.062506 -3.510968 0.181311 -1.280436 1.065831 2.315585 -2.860492 0.505636 0.797458 -2.755863 -1.796311 1.402550 -1.620122 -0.457659 2.632316 3.570894 2.540631 -3.838053 0.365317 -0.629408
wb_dma_ch_rf/always_10/if_1/if_1 -0.628158 1.600409 -1.890888 -1.004462 0.099229 1.434832 -0.433707 4.028773 -1.379348 0.290044 -1.984493 3.848901 -1.236125 -0.296495 0.740582 1.670103 0.097591 -0.633269 2.705295 -0.709658
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.194606 0.103295 1.137860 -1.011294 1.141823 1.978598 -0.641179 0.708523 -1.632727 0.811738 -0.575848 3.640112 -1.232057 -1.385736 -1.115466 0.467389 0.041929 -0.479958 0.643656 1.196640
wb_dma_ch_sel/input_ch3_adr0 -0.314247 1.068700 -0.092119 -2.902344 -3.037599 -0.464603 2.472917 -2.890959 -0.925858 -2.034373 -2.404115 0.085459 0.326688 -2.202207 -1.811513 -0.549270 -0.532778 2.135285 -1.701069 -1.022935
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 3.991734 -3.596866 0.614025 -1.925269 0.692553 2.205300 -0.420485 -0.317369 1.024117 -1.220487 -3.895858 1.015660 -2.292625 -0.208372 1.657079 3.055512 1.481907 -3.095915 -0.200988 0.544173
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.020492 -0.517395 0.842707 -0.993866 0.780707 2.827453 -1.059272 1.808787 -0.314678 -0.311988 -0.996082 1.317161 -1.841971 0.176891 -0.485665 2.015370 0.729157 -0.576111 1.288922 -0.807099
wb_dma_de/wire_de_txsz -1.239003 1.815239 -0.649327 1.228624 4.237385 -0.257173 -1.775216 1.539078 -0.084315 -0.708701 -2.430958 -2.910890 -0.560325 0.291387 -1.561656 -2.675748 4.006602 -2.467614 -0.944405 -3.884088
wb_dma_rf/input_de_adr1 0.673878 0.981071 1.986571 0.373743 -1.306569 0.070623 -0.494844 -1.170736 -0.352160 -0.572355 1.151533 -0.343716 0.168741 -0.268389 -2.625013 -0.767345 0.023456 1.822399 -0.385736 -0.715487
wb_dma_rf/input_de_adr0 -0.572707 1.137287 -0.844786 -4.614381 -4.228947 0.134705 3.498910 -1.142012 1.327512 0.365057 -1.156534 -1.734511 1.844411 -1.739996 4.400307 0.703896 -0.096914 1.113189 -1.130592 0.949262
wb_dma_de/always_2/if_1 -0.404820 1.721236 0.301974 -4.837441 -3.393773 -0.886328 0.191796 0.210558 1.390873 0.755291 -1.893908 -0.818738 3.403210 -1.107544 5.504618 3.393311 -0.790246 1.714539 0.074897 -1.843879
wb_dma_ch_sel/assign_102_valid 0.360035 2.552436 -1.222383 -0.690355 1.160853 0.968266 0.522977 3.453279 0.883912 0.446513 -1.774508 -0.747589 -1.950889 0.362469 2.550981 1.223436 1.484468 -0.986202 1.397970 -2.331335
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.130489 -1.440931 -2.059353 -2.625856 -5.338453 -1.524997 -1.109715 0.028606 -0.896852 -0.325905 -3.231296 -0.430705 5.145125 0.973337 -1.286688 -0.491387 2.132637 1.385287 1.378340 -0.070873
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.238863 -0.182243 0.478643 -2.631261 -1.030087 2.753156 -0.808213 0.177926 -1.036898 -2.630292 -1.211314 0.889174 -1.723670 -0.180021 -0.626287 1.893090 0.056539 0.571615 0.368868 -0.397831
wb_dma_wb_mast/assign_4_mast_err -0.638513 1.592265 -1.928807 -1.023213 -0.028136 1.425565 -0.467184 4.097130 -1.332611 0.268719 -1.857460 3.871371 -1.232709 -0.264808 0.981644 1.794243 0.043511 -0.645564 2.799943 -0.654113
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 1.953275 -4.766100 -0.325240 -1.121255 0.829780 3.235773 -1.040537 0.861798 0.938729 -1.366093 -1.318408 0.850104 -1.453756 0.221064 1.298177 3.783332 1.484845 -2.412383 0.704223 -0.229017
wb_dma_ch_rf/always_2/if_1 4.534510 0.245383 2.981015 -1.281323 -1.029847 2.645679 0.697036 -0.171923 -0.245243 0.463792 -1.927191 0.519779 -2.275147 0.291350 -3.399000 0.864377 -0.168262 1.520090 0.270004 -0.195945
wb_dma/input_wb1_err_i -0.685630 1.720541 -1.944484 -1.045987 0.090770 1.452342 -0.526616 4.162093 -1.427217 0.357402 -2.023279 3.929519 -1.184534 -0.253049 0.804684 1.667443 0.142182 -0.711918 2.776438 -0.736586
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.052570 2.400580 -1.245116 -0.075468 -2.813920 -1.006510 -1.387839 1.091538 -0.670917 -3.935085 -0.187193 -1.136902 0.251066 1.708472 -1.675505 -0.435602 -0.153722 1.327342 1.100960 -1.873477
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.089184 2.823448 -2.240997 1.042441 -0.327067 -0.222298 -1.014448 2.500105 0.257280 -1.183917 -1.063906 -0.412060 -2.231678 1.548721 2.419904 0.828036 1.294109 -0.679192 0.480863 -1.785419
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.783958 1.575520 -3.041575 0.023014 -0.939719 -0.341875 0.043404 3.719367 0.222457 -0.473345 -1.382980 0.295057 -0.122691 1.216903 1.915712 1.310441 0.111752 -0.285839 2.341959 -2.100868
wb_dma_ch_sel/assign_121_valid 0.270017 2.513656 -1.274625 -0.692429 0.896941 0.839492 0.474096 3.226776 0.912288 0.388545 -1.865186 -0.905163 -1.709325 0.450231 2.519783 1.143415 1.464949 -0.883893 1.224953 -2.329173
wb_dma_ch_sel/assign_4_pri1 -0.299499 0.449783 0.568233 0.347029 1.737186 0.663967 0.466115 0.117402 -1.632925 0.914125 0.320374 2.353974 -1.008246 -1.626406 -2.529681 -0.682177 -0.477905 0.764549 0.385561 -0.129635
wb_dma_de/always_2/if_1/cond -0.678287 -0.392883 0.083006 -0.582303 0.441814 -0.982604 -0.708207 0.294038 1.022240 0.547147 -0.026839 1.572679 0.050783 -1.486619 3.929639 4.242538 -0.800817 0.352034 1.035810 -2.794643
wb_dma_ch_rf/reg_ch_csr_r -0.539904 -0.958671 -0.256959 0.210119 -4.863476 -0.733487 0.726965 -0.756880 0.979426 2.080098 -2.865183 1.760713 4.029510 -0.620255 -1.317819 0.016489 2.366812 0.504004 -1.758645 0.119682
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.197197 0.052296 1.158125 -1.019705 1.046535 1.914337 -0.590654 0.613498 -1.641208 0.817311 -0.559384 3.635065 -1.173724 -1.433246 -1.086433 0.480865 -0.019840 -0.424764 0.580543 1.279444
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.126392 0.331278 -4.552869 1.630576 -2.181665 -2.580848 -1.562092 3.643676 -0.261962 -2.172919 -1.027413 0.541891 2.053223 2.991991 0.450741 0.359197 -0.721690 -0.706869 2.888208 -1.333933
wb_dma_wb_if/wire_slv_we 2.020061 0.546193 -1.781437 -3.931102 -3.581351 -2.227995 -2.942710 -3.556675 -3.633763 -2.255806 -3.260323 -2.615475 2.162846 1.058086 -0.166935 -2.376724 0.137837 1.386424 -0.154965 1.621146
wb_dma_de/assign_70_de_adr1 0.693478 0.943729 1.991941 0.310038 -1.346603 0.052991 -0.453614 -1.191118 -0.335402 -0.568076 1.097747 -0.363670 0.240171 -0.215195 -2.657419 -0.727496 -0.008542 1.847376 -0.366598 -0.721480
wb_dma_ch_sel/always_38/case_1/stmt_4 1.903568 -3.849612 0.679992 -0.729294 1.986281 3.459091 -1.829576 0.678234 -0.074603 -0.768233 -1.666635 0.182208 -0.841113 0.610132 -1.659880 1.551710 2.124213 -2.134255 -0.008282 -0.374830
wb_dma_ch_sel/reg_ch_sel_r 1.073800 2.641931 1.338696 -4.376830 -1.802750 -4.013833 2.116323 -0.627111 0.621089 0.501793 -3.655184 -1.033158 3.601553 -3.168038 1.007458 -1.314583 -0.422825 0.576602 1.013896 -1.220231
wb_dma_ch_sel/always_38/case_1/stmt_1 -1.926980 1.499973 0.261394 2.087714 1.343372 -1.399190 -2.930844 -1.106509 1.348101 -0.937135 -1.606505 0.994210 -0.664625 -0.560405 3.412475 0.991010 3.394902 -3.249978 -2.977116 -2.798777
wb_dma_ch_sel/always_38/case_1/stmt_3 1.940120 -3.783696 0.629848 -0.750413 1.938886 3.518162 -1.869780 0.793819 -0.096867 -0.778632 -1.665932 0.229833 -0.885188 0.692725 -1.622432 1.568363 2.099679 -2.158525 0.099372 -0.395837
wb_dma_ch_sel/always_38/case_1/stmt_2 1.015957 -3.008836 0.920228 -0.667682 2.256438 2.434974 -1.317968 -0.498682 -1.450206 0.419705 -1.220828 2.480305 -0.177152 -0.976963 -2.321075 -0.090367 1.294049 -1.847828 -0.696040 1.624759
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.910788 0.624709 0.365486 0.046925 0.397645 -0.973436 0.527993 -1.269141 -1.372069 1.191726 0.494905 2.393795 0.651350 -1.716361 -0.729811 -1.679572 -0.827045 0.202337 -0.755433 2.135504
wb_dma_ch_pri_enc/wire_pri30_out 1.182616 0.078663 1.152204 -0.993656 1.124230 1.900391 -0.591384 0.595079 -1.683051 0.818369 -0.526452 3.622541 -1.188555 -1.474685 -1.097341 0.447691 -0.066260 -0.411396 0.581471 1.292269
wb_dma_ch_sel/reg_ch_sel_d 0.121249 -0.567272 -0.447872 -1.876403 -3.402740 -1.737262 -1.750480 0.358271 -1.792516 -1.963959 -4.722733 2.988116 3.136908 0.753797 -3.895246 1.672662 -1.962062 1.873402 1.367124 -2.106942
wb_dma_ch_rf/assign_14_ch_adr0_we 0.351394 1.116812 -0.742050 -4.827425 -5.090036 -0.231264 1.499223 0.122365 1.599145 -0.396126 -1.850162 -1.705834 3.095912 0.013307 4.764709 1.798760 -0.513226 1.043588 -0.175049 0.865460
wb_dma_rf/wire_ch1_csr 0.775891 -1.046749 -1.577533 0.206620 0.319962 -1.582326 -1.942577 -1.807567 1.003810 2.280387 -3.135539 -2.947847 3.706014 2.874185 2.795994 -0.090705 1.185927 0.070124 -4.108524 1.373221
wb_dma_inc30r/always_1/stmt_1/expr_1 1.414343 0.653359 2.857539 -0.250827 -1.310486 -1.728145 -5.278486 -0.758745 0.244879 -0.778153 0.529058 -0.313803 3.340933 0.621466 0.370008 3.167160 -0.701843 2.845975 0.033289 -3.365040
wb_dma_rf/wire_pause_req 1.116423 4.181447 -0.776965 -1.338402 -1.348881 -2.965869 5.779578 -1.493616 0.285369 1.944529 -4.851267 1.913036 -1.646857 -3.195006 1.032958 -2.792399 0.062806 -0.679484 -1.208544 1.672493
wb_dma_ch_sel/assign_95_valid -2.069515 -0.389530 -2.358327 0.902490 -1.038074 -0.442866 -5.859870 1.552412 0.958917 1.116752 -0.802575 -1.170873 4.872254 2.663729 4.821255 1.894586 4.412702 -1.558835 -1.167449 -1.018905
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 1.153617 0.771213 2.125433 0.648886 0.219803 1.680066 -0.474349 0.257173 -0.606517 -0.776737 0.980560 -0.262239 -1.577354 -0.242850 -4.330673 0.174283 0.324646 2.209649 0.768708 -2.867680
wb_dma_ch_rf/reg_ch_stop -0.678387 1.674025 -1.912241 -0.976093 0.033337 1.390539 -0.429174 4.063292 -1.338031 0.306328 -1.871614 3.824338 -1.222818 -0.329870 0.855356 1.706192 0.015286 -0.585081 2.739464 -0.730825
wb_dma_ch_sel/assign_146_req_p0 0.138857 2.896501 -2.182023 1.053389 -0.264890 -0.178521 -1.008020 2.545642 0.217436 -1.115697 -0.988010 -0.427233 -2.262580 1.582979 2.444837 0.756760 1.345476 -0.741799 0.464958 -1.726867
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.328717 0.516414 -1.005780 1.860457 -1.277081 -1.223299 -1.526759 -0.685405 -0.692663 -1.535752 0.840964 0.387263 -0.386543 1.221747 -0.050731 -0.466784 -0.144713 0.219094 -0.782682 0.539974
wb_dma_de/input_dma_abort -0.644627 1.633490 -1.897161 -0.920776 0.176546 1.543318 -0.476694 4.179733 -1.410559 0.327915 -1.903114 3.915754 -1.302432 -0.328314 0.639530 1.707598 0.010281 -0.556315 2.848638 -0.837663
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.155952 0.068808 1.094640 -0.930631 1.217618 1.977112 -0.642829 0.764861 -1.673769 0.796761 -0.486921 3.628037 -1.289015 -1.439014 -1.184161 0.509572 -0.021155 -0.419083 0.724497 1.097948
wb_dma_de/input_adr1 -0.337323 0.524188 -1.036822 1.857606 -1.304597 -1.275512 -1.556672 -0.797072 -0.722406 -1.537080 0.818746 0.328242 -0.342226 1.223778 -0.067468 -0.552230 -0.133686 0.193146 -0.938728 0.599030
wb_dma_de/input_adr0 0.679355 1.903703 -0.513929 -5.414605 -5.667530 -0.771132 0.526307 -0.936594 1.399379 -3.727170 -2.347295 -0.934806 1.750827 -0.241265 4.896098 2.854409 -0.843595 0.779739 -0.001020 0.092671
wb_dma_ch_arb/reg_next_state 0.105592 -0.591129 -0.521728 -1.878356 -3.653468 -1.998521 -1.972720 0.187077 -1.817178 -2.118473 -4.924179 2.915740 3.407501 0.944493 -3.990651 1.656841 -1.961424 1.946656 1.290971 -2.159003
wb_dma_wb_mast/input_wb_err_i -0.665167 1.685845 -1.910917 -1.036698 0.030494 1.400596 -0.450135 4.023774 -1.377312 0.322998 -1.978247 3.831622 -1.135340 -0.312433 0.752786 1.619904 0.055140 -0.576037 2.680905 -0.683426
wb_dma_wb_if/wire_wbs_data_o 0.460236 -5.228784 -0.213609 0.164961 1.976570 1.841938 -1.252591 0.686211 -0.056872 0.577937 -0.700512 -1.351175 1.624262 2.183142 -2.146827 -1.375641 1.051770 -3.284396 -0.236678 2.729102
wb_dma_de/assign_73_dma_busy 1.297963 3.661225 -0.051835 -0.805837 0.507946 -3.397849 3.821828 -1.089503 -0.059942 -0.419281 -2.021632 -1.551183 -1.631194 -3.363033 -1.094177 -2.990481 0.629740 0.694996 0.387976 -2.167611
wb_dma_de/always_22/if_1 -0.150863 1.575438 -0.035946 0.540279 -3.771569 -1.704190 2.166068 -0.524604 1.243401 2.928322 -3.205521 0.550620 1.730470 -0.197792 -0.379990 -1.783743 2.468055 -0.915891 -0.754421 0.736571
wb_dma_rf/wire_ch2_csr 0.755528 -0.836883 -1.496816 0.320542 0.560617 -1.677979 -2.123327 -1.839264 0.946560 1.991055 -3.121740 -2.722930 3.423129 2.622060 2.725204 0.054615 1.154746 0.120407 -4.050475 0.974438
wb_dma_de/input_de_start -2.721837 1.997418 0.410063 2.080927 1.926842 -2.114453 -2.836109 -1.839774 0.071498 0.023127 -1.418229 3.010062 -0.069524 -1.941785 2.571702 -0.243236 2.840343 -3.087145 -3.482508 -1.462219
wb_dma_pri_enc_sub/always_3/if_1 1.180782 0.071768 1.133404 -1.004039 1.114050 1.914331 -0.604700 0.595999 -1.618950 0.825826 -0.544822 3.588156 -1.206885 -1.434160 -1.134636 0.442142 -0.039569 -0.420422 0.557984 1.230748
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -1.179005 2.527114 -0.497224 1.370077 2.147434 -1.978679 1.100854 0.653852 0.822163 0.826836 1.141168 -2.223874 -0.573497 -0.055435 1.688216 -2.715757 0.498552 -1.361429 -0.378817 0.240257
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.234409 0.284222 -4.582300 1.853566 -2.219567 -2.684717 -1.641725 3.623705 -0.367718 -2.129091 -0.780909 0.511897 2.198860 3.105178 0.237214 0.209703 -0.774364 -0.676953 2.959405 -1.214201
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.064321 2.247592 -1.305131 0.016885 -2.924625 -1.066084 -1.394992 1.064559 -0.611347 -4.036928 -0.052230 -1.023562 0.181667 1.685115 -1.523422 -0.309365 -0.215043 1.271652 1.137990 -1.773602
wb_dma_ch_rf/always_25/if_1/if_1 -0.868468 0.942113 1.180971 -0.823861 1.681215 -2.348118 -1.563108 -2.474649 -0.899630 0.107809 -1.465230 0.527915 0.649372 -1.170451 1.021140 1.324185 -1.581301 1.134246 -1.809248 -2.254729
wb_dma_ch_sel/assign_98_valid/expr_1 -0.934881 3.335791 -0.697042 -1.062182 -5.054486 -0.254554 -3.602953 0.076059 0.799503 -1.262962 -1.062775 -2.318870 3.221302 1.445172 2.700541 1.767996 3.554935 1.983355 -1.471026 -3.489957
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -0.368129 -0.102225 -0.029446 0.448457 -4.469631 -1.340586 1.348700 -1.423520 1.553139 2.412273 -2.824751 0.798912 3.739189 -1.025705 -0.574526 -0.746775 3.098535 0.213318 -2.678307 0.117150
wb_dma_ch_sel/reg_pointer 4.546214 0.317937 3.020942 -1.356626 -1.114247 2.622551 0.667727 -0.138627 -0.317342 0.419782 -1.943912 0.594270 -2.230761 0.325567 -3.393873 0.914563 -0.237707 1.618577 0.330677 -0.189603
wb_dma_wb_if/input_wb_err_i -0.494840 1.630729 -1.817761 -1.214944 -0.132968 1.479753 -0.445700 3.899122 -1.301512 0.254815 -2.220075 3.717802 -1.077766 -0.274448 0.787483 1.755483 0.127395 -0.506174 2.584158 -0.844165
wb_dma_rf/input_de_csr 3.906563 -3.796640 1.009505 -1.458518 1.481863 3.344903 0.520750 -0.049397 0.211015 0.645425 -3.877958 -0.165023 -1.579217 0.932872 -2.224028 1.200640 1.093446 -1.553120 -0.512753 0.749415
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.927585 0.679592 0.232091 0.049488 0.307658 -0.976699 0.470478 -1.170691 -1.344483 1.173836 0.437572 2.294965 0.714570 -1.611070 -0.671585 -1.613134 -0.771494 0.180115 -0.686584 2.015847
wb_dma_ch_rf/always_5/if_1/block_1/if_1 1.085767 -0.635655 -0.399601 -1.038663 -1.102516 -0.117422 -0.117436 -2.871397 -0.595543 -0.733928 -0.883360 -2.094166 0.683823 0.279395 -0.143299 -1.020932 -0.023011 1.152929 -1.847727 0.573131
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.082829 0.141765 1.109894 -1.004496 1.063169 1.839580 -0.582950 0.527950 -1.707282 0.853627 -0.626101 3.635037 -1.102368 -1.461725 -1.175822 0.334850 -0.006918 -0.401534 0.503989 1.286677
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.932353 0.700834 0.244091 0.041229 0.311868 -1.029931 0.529121 -1.284373 -1.375431 1.196580 0.442962 2.349651 0.773327 -1.646760 -0.643136 -1.704613 -0.771436 0.207349 -0.774424 2.127744
wb_dma_ch_rf/input_de_adr0_we 0.156606 -1.102434 -1.015981 -0.414578 -1.018045 -0.029457 0.714872 0.219581 1.072627 -0.623270 0.362607 0.705386 -0.743518 -0.372425 3.086941 2.463723 -0.593181 -0.408794 0.753676 0.210601
wb_dma_ch_sel/assign_161_req_p1 -0.862617 0.628646 0.306590 0.057643 0.335678 -0.990643 0.501921 -1.254673 -1.310287 1.150004 0.404599 2.237440 0.702502 -1.601296 -0.661217 -1.618622 -0.788087 0.204870 -0.747536 2.032589
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -0.579307 -0.891307 -0.343043 0.349003 -5.088826 -0.767309 0.730220 -0.751782 0.939792 1.835593 -2.693187 2.061664 3.890934 -0.656532 -1.299026 0.036945 2.273569 0.467797 -1.685264 0.288204
wb_dma_ch_sel/assign_129_req_p0 -2.606780 2.802461 -2.512316 2.808765 1.364536 -2.268673 -0.950170 3.003092 -0.727647 -0.580976 -0.685121 -2.236526 0.892294 2.473514 -3.214172 -3.000856 0.692969 0.189423 1.325036 -3.236797
wb_dma_de/wire_de_ack 4.114803 -3.629900 0.563777 -2.050511 0.596255 2.217561 -0.359080 -0.372686 1.045681 -1.248221 -4.021375 0.994079 -2.278866 -0.126257 1.769214 3.089948 1.408678 -3.117386 -0.257542 0.608469
wb_dma_ch_arb 0.342121 0.363910 0.323908 -1.451540 -1.908537 -2.450355 -0.806866 -0.671962 -0.905018 -1.082625 -3.909711 0.975469 2.708008 0.111582 -3.024741 0.569712 -1.331314 1.679191 0.165190 -2.251460
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 2.223610 -0.253935 0.520214 -2.620972 -0.994870 2.748951 -0.843700 0.181019 -0.976271 -2.575886 -1.195906 0.867882 -1.665081 -0.197275 -0.730505 1.936942 0.059504 0.657321 0.396352 -0.480277
wb_dma_pri_enc_sub/always_3/if_1/cond -0.919434 0.653540 0.308750 0.093675 0.408672 -0.979016 0.486195 -1.228275 -1.353910 1.155791 0.496496 2.335791 0.665256 -1.653479 -0.703490 -1.649721 -0.763448 0.213437 -0.760071 2.060954
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 1.172709 0.794744 2.174861 0.696448 0.106494 1.647759 -0.492741 0.266419 -0.654712 -0.807161 1.058981 -0.228343 -1.547798 -0.255898 -4.458677 0.207470 0.232555 2.355623 0.885014 -2.942411
wb_dma/wire_de_txsz_we -1.412121 -0.328824 -1.285244 2.613729 5.085777 0.381605 -0.298428 2.883053 0.627841 0.131515 0.866616 -3.087121 -1.494630 1.295523 -0.840884 -2.562705 2.355102 -3.225981 0.756977 -1.453647
wb_dma_ch_pri_enc/wire_pri16_out 1.150162 0.110567 1.122947 -0.981934 1.116941 1.888412 -0.602055 0.586826 -1.653392 0.793683 -0.530578 3.591604 -1.178334 -1.481351 -1.195078 0.398194 -0.023572 -0.404587 0.564667 1.192600
wb_dma_ch_pri_enc 1.196570 0.062698 1.118423 -0.961330 1.173266 2.024974 -0.603016 0.759711 -1.653461 0.772466 -0.501045 3.561145 -1.299852 -1.394669 -1.227862 0.497167 0.009430 -0.405498 0.667998 1.093680
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.690642 -0.243470 0.338988 0.275165 1.573858 1.856889 -0.045341 1.491851 -0.332472 -0.241336 -0.103911 0.197209 -1.905247 -0.025751 -1.967176 1.080705 0.298898 0.569523 1.285969 -2.329080
wb_dma_ch_rf/always_11/if_1/if_1/cond -2.230116 3.071810 -1.542652 0.777794 1.840639 0.470495 -0.238758 3.731278 -2.431429 0.989371 -1.369739 1.987172 -0.548354 -0.008958 -3.506299 -1.666471 0.245471 0.848435 2.100817 -2.443881
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.081348 0.272452 -4.481914 1.728732 -2.195888 -2.593133 -1.550201 3.406052 -0.330994 -2.216638 -0.849264 0.530013 2.001390 2.965033 0.279866 0.299689 -0.779033 -0.612076 2.816680 -1.239361
wb_dma_ch_pri_enc/wire_pri7_out 1.209306 0.039780 1.208595 -0.971932 1.199493 2.030831 -0.609719 0.651482 -1.723863 0.855756 -0.456794 3.800513 -1.279140 -1.495027 -1.135791 0.473794 -0.064035 -0.470541 0.631986 1.343217
wb_dma_ch_sel/always_6/stmt_1/expr_1 1.972354 -3.431793 0.122360 -1.218366 1.225336 2.300154 -2.827778 0.559312 0.732894 -2.709033 -1.764795 1.402496 -1.675925 -0.520377 2.481602 3.513869 2.517692 -3.770709 0.401699 -0.780597
wb_dma_wb_if/wire_mast_err -0.721152 1.645865 -1.940334 -0.938360 -0.037261 1.358382 -0.497862 4.079734 -1.314035 0.247182 -1.798602 3.821603 -1.129508 -0.204103 0.960043 1.689293 0.017036 -0.668523 2.782054 -0.639990
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.658714 2.245223 1.601541 0.283593 2.007085 0.744996 -3.144779 0.792388 -0.351122 -1.430093 -1.934331 -2.200388 -0.182257 0.438893 -2.570948 -2.391123 4.248790 -1.887883 -1.043243 -2.911303
wb_dma_wb_if/input_wb_cyc_i -2.741565 -1.340453 -3.582773 -0.054624 -1.039918 -2.850715 1.069331 -2.907495 0.044458 -3.287473 -3.316292 -3.069206 3.093593 2.519448 -1.582162 -2.688768 0.042312 -2.044103 -2.931855 2.026296
wb_dma_ch_sel/assign_97_valid -1.057594 1.898416 -2.099440 0.706380 -2.207660 -0.324579 -5.718203 2.573422 1.766460 0.568317 -0.958236 -2.311240 3.455199 3.493816 6.005866 3.059981 4.200540 -0.478648 -0.410700 -2.821534
wb_dma/wire_mast0_drdy 0.215249 -1.974717 -2.196449 0.685785 -0.468608 3.375941 -0.464416 -2.157715 -0.057284 1.389920 -2.890555 -0.065945 -0.376781 -0.143066 0.019552 1.044504 5.534070 -0.051841 -4.313835 -0.336115
wb_dma_ch_pri_enc/wire_pri8_out 1.301684 0.030442 1.197369 -1.072545 1.082260 2.021300 -0.672289 0.639167 -1.673504 0.788992 -0.609105 3.677346 -1.242850 -1.444883 -1.111294 0.522889 -0.000809 -0.459587 0.570448 1.327728
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.108661 0.096201 1.062021 -1.006617 0.948108 1.784769 -0.568577 0.557382 -1.587001 0.751018 -0.570230 3.402923 -1.065552 -1.327910 -1.059473 0.353137 -0.016023 -0.424981 0.466774 1.251581
wb_dma_wb_if/wire_pt_sel_o -1.173075 -1.179433 -0.144827 -2.215150 0.425154 -1.428501 0.615526 -4.304933 -0.414591 0.217492 -4.872111 -1.540576 4.992910 0.543068 -3.354129 -2.075569 -0.251899 -1.672730 -3.612112 2.432993
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.920527 0.620373 0.267744 0.029109 0.300297 -1.014930 0.500596 -1.274137 -1.359955 1.145274 0.407298 2.291279 0.737383 -1.598685 -0.671029 -1.634260 -0.810277 0.187937 -0.776015 2.080888
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.262793 -0.170861 0.478238 -2.649601 -1.044733 2.753849 -0.856133 0.221866 -1.016573 -2.618053 -1.271468 0.920073 -1.735143 -0.194327 -0.705901 1.943939 0.069739 0.621714 0.395850 -0.512705
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.185979 0.094635 1.118885 -1.012307 1.077161 1.918389 -0.579930 0.644981 -1.629306 0.774050 -0.626541 3.541443 -1.184898 -1.426442 -1.200983 0.468702 0.008807 -0.400925 0.595091 1.176169
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 0.345831 1.486999 0.897914 2.115006 -2.490230 -1.109964 -1.968767 -1.690990 -1.032956 -2.043320 1.863699 0.041952 -0.257056 0.967804 -2.616247 -1.133906 -0.140735 1.904364 -1.095623 -0.192573
wb_dma_ch_pri_enc/wire_pri22_out 1.166641 0.054316 1.097635 -0.965201 1.097803 1.926485 -0.621660 0.637977 -1.605837 0.788670 -0.552014 3.512943 -1.212678 -1.424679 -1.147572 0.496169 -0.009831 -0.384143 0.595627 1.147421
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.122337 -0.153740 0.426309 -2.583447 -1.033051 2.641592 -0.846976 0.169226 -0.967816 -2.588476 -1.196841 0.808830 -1.650798 -0.153113 -0.665197 1.863109 0.081788 0.607067 0.346162 -0.514389
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.810510 1.568974 -3.105565 -0.062785 -1.103171 -0.378604 0.080878 3.596629 0.317575 -0.532902 -1.525491 0.238943 -0.068452 1.172773 1.994876 1.384335 0.138828 -0.192772 2.234209 -2.139322
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.051534 2.892868 -2.349405 1.084252 -0.366665 -0.367869 -1.016011 2.590540 0.282509 -1.178412 -0.976181 -0.477438 -2.196371 1.632438 2.588995 0.745468 1.254688 -0.791028 0.512819 -1.708386
wb_dma_ch_sel/assign_135_req_p0 0.088342 2.818240 -2.224679 1.058430 -0.315056 -0.154840 -1.006555 2.587264 0.206969 -1.164209 -0.925633 -0.287331 -2.298400 1.560735 2.566871 0.924383 1.215350 -0.755971 0.594360 -1.674279
wb_dma_ch_sel/wire_gnt_p0_d 0.947329 -1.106097 -0.363142 -1.935943 -3.810724 -1.095211 -2.476906 0.981626 -0.657118 -3.210215 -5.019076 0.904345 2.691473 2.099722 -3.524147 3.075112 -1.247381 1.832054 1.770491 -4.061809
wb_dma_de/assign_20_adr0_cnt_next -0.440841 -0.754904 -0.147654 0.297727 0.336635 0.689017 1.150007 1.728889 0.461242 3.933239 1.029505 -1.073109 1.897456 0.475056 0.248803 -0.833591 0.002759 0.517810 0.481230 0.850559
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.475579 0.721492 0.416035 -1.459107 -0.356531 -0.838376 1.009389 -4.285018 0.463634 -0.434018 -3.640652 -1.737777 2.367642 0.372672 -1.748494 -0.386160 0.028571 -0.207148 -3.772222 0.506825
wb_dma_ch_sel/assign_153_req_p0 0.098158 2.896908 -2.163081 1.060330 -0.306542 -0.245410 -1.006842 2.507671 0.193563 -1.105082 -1.027984 -0.369094 -2.206772 1.548037 2.421684 0.775168 1.342203 -0.753579 0.447505 -1.733767
wb_dma_de/assign_82_rd_ack/expr_1 -0.991418 1.011151 -0.404426 0.191216 3.628428 0.617145 -0.499787 1.181771 -1.242464 1.652755 -2.156516 -0.194386 0.386710 -0.367759 -2.135354 -3.152297 2.491414 -1.953547 -1.064673 -0.096423
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -0.740242 -0.228858 -1.322172 -0.228500 2.634717 0.746418 0.097870 1.429485 -0.163857 0.957934 -1.926424 0.468422 -0.341359 -0.578640 0.808860 -0.701626 2.034395 -2.467509 -0.338423 0.112341
wb_dma_de/reg_de_csr_we 2.382039 -2.995680 -0.961286 -1.067585 1.990423 3.808597 -0.508602 4.392781 -0.744922 1.499293 -5.074522 -0.679396 -0.395089 3.775228 -3.822509 -0.620941 1.221948 -2.799097 1.771160 0.844482
wb_dma/wire_wb0_ack_o 0.274598 -0.709234 -1.455290 0.611920 -0.568765 -1.005195 1.040174 -2.405846 -0.908638 -1.477139 -2.646404 -0.075966 -0.865646 -0.779837 -0.748988 -1.982723 0.721366 0.417609 -4.211355 0.574046
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.059949 -0.579876 0.885668 -1.064324 0.753249 2.892383 -1.103476 1.840621 -0.337637 -0.322968 -0.952070 1.349006 -1.882316 0.187772 -0.451581 2.055160 0.705000 -0.610514 1.324763 -0.751583
wb_dma_ch_pri_enc/wire_pri23_out 1.124940 0.107720 1.062971 -0.927234 1.107363 1.833935 -0.584952 0.646366 -1.639531 0.826858 -0.520605 3.502579 -1.124957 -1.406704 -1.137205 0.418712 -0.025197 -0.374030 0.579739 1.157825
wb_dma_ch_sel/assign_103_valid 0.310073 2.498901 -1.414978 -0.706978 1.013475 0.989748 0.406406 3.612885 0.890277 0.373946 -1.928722 -0.725075 -1.898022 0.477922 2.688724 1.293734 1.520227 -1.088182 1.515765 -2.360315
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.240658 0.447938 -0.193661 -0.019380 0.413913 -1.444825 2.189773 -1.430808 2.049174 0.619976 0.960417 -1.564415 -0.851214 -1.299330 4.266824 0.453752 0.092209 -0.652876 -1.192524 0.544566
wb_dma_rf/wire_ch1_txsz 0.349458 -2.829639 0.614480 -0.944806 0.888686 0.757786 -1.279861 -1.772064 -1.137773 0.642742 -1.021722 2.432941 1.533389 -0.983577 -0.439190 -1.023790 0.957567 -2.435187 -1.787659 3.811084
wb_dma_de/always_23/block_1/stmt_13 0.607345 -1.215262 1.757406 -1.179904 2.634145 -1.534185 -2.738624 -2.314053 1.921709 -0.020405 -1.330643 -0.198836 0.783752 -2.283652 6.058064 2.241238 2.581418 -3.788934 -2.347203 -1.011725
wb_dma_de/always_23/block_1/stmt_14 -2.125020 6.826544 1.262189 -1.169160 -0.428129 0.645447 4.520642 2.831655 0.666026 3.667756 -0.502629 -3.875647 -0.001010 -0.810277 -2.484132 -4.012460 1.691688 2.382039 0.689415 -3.723352
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 -0.170521 1.832553 1.497215 0.380550 2.073246 0.846048 -1.072480 0.129662 -1.506618 1.048128 -1.147307 -0.418232 0.574217 -0.485536 -4.369992 -3.576447 2.532148 -0.304993 -1.315152 -0.637062
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.134942 -1.044326 -0.958814 -0.386145 -1.034260 -0.074980 0.756699 0.187442 1.072607 -0.638090 0.382412 0.650746 -0.660550 -0.377530 2.975849 2.350919 -0.603639 -0.369674 0.733083 0.191440
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.161407 0.094186 1.075994 -1.012913 0.998277 1.878044 -0.646006 0.609295 -1.600140 0.787987 -0.590954 3.462962 -1.067958 -1.351058 -1.047493 0.436192 0.003222 -0.423847 0.532832 1.220178
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.201369 3.624978 -0.431479 -0.341037 2.070473 1.176021 -0.392847 3.536551 -0.243909 0.961818 -2.255512 -1.239093 -1.310376 0.844225 -0.435751 -0.900936 2.067477 -0.604379 0.917151 -2.690650
wb_dma_ch_rf/input_ch_sel 4.187334 -1.184747 -0.281735 -2.323187 0.080006 -1.858029 5.091811 -2.216155 1.506197 -0.119199 -4.265066 -1.540402 -2.210956 -2.589694 1.186570 -0.740290 0.573071 -1.562570 -0.372557 0.983653
wb_dma_ch_sel/always_45/case_1/stmt_2 0.658410 0.929250 1.966150 0.314271 -1.300144 0.030131 -0.462641 -1.183887 -0.343956 -0.593861 1.154948 -0.355512 0.227266 -0.250176 -2.665356 -0.713194 -0.018920 1.828079 -0.366962 -0.730007
wb_dma_ch_pri_enc/wire_pri4_out 1.146359 0.105346 1.146870 -0.952991 1.154314 1.974157 -0.634847 0.723492 -1.642284 0.801321 -0.548113 3.647097 -1.283841 -1.402703 -1.120867 0.498896 -0.027128 -0.458881 0.653309 1.185938
wb_dma_ch_rf/wire_ch_txsz_we 0.893661 2.190989 1.729363 0.171071 2.060539 0.886618 -3.180109 0.843048 -0.336856 -1.425382 -2.067602 -2.010817 -0.357743 0.318138 -2.468734 -2.136255 4.217429 -1.884579 -0.999925 -2.979714
wb_dma_de/assign_70_de_adr1/expr_1 0.656152 0.964819 2.007330 0.409280 -1.348550 0.039630 -0.512711 -1.173602 -0.351454 -0.634228 1.252577 -0.365651 0.220302 -0.238362 -2.732307 -0.730907 -0.045984 1.883347 -0.334631 -0.780397
wb_dma_ch_sel/assign_116_valid 0.402869 2.469045 -1.325859 -0.698415 1.155255 1.240791 0.322893 3.837409 0.843130 0.333797 -1.700630 -0.494429 -2.143393 0.455687 2.575451 1.526829 1.434293 -1.058024 1.732741 -2.450866
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 2.226788 -0.330357 0.334852 -1.550431 0.052440 1.842033 -2.235394 1.701903 0.503187 -2.323525 -1.184895 2.626924 -2.748330 -0.915025 3.689515 4.097177 1.289667 -2.400775 1.656525 -1.140031
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.417379 -0.736953 -0.214809 0.331704 0.329444 0.648920 1.097597 1.717379 0.419314 3.826293 0.942662 -1.007413 1.830523 0.423316 0.215091 -0.900522 0.039440 0.457027 0.433989 0.846829
wb_dma_wb_mast/wire_wb_addr_o -1.584465 -0.987320 -1.793456 1.931848 -1.231692 -2.275314 -1.802451 0.410063 -0.672370 -1.781419 0.577700 0.335573 2.041780 2.011381 -1.622026 -0.996605 -0.921212 -0.390896 0.897798 0.554040
wb_dma_ch_rf/reg_ch_csr_r2 -2.209995 3.010495 -1.427330 0.784895 1.849895 0.457800 -0.168781 3.545438 -2.489776 1.027311 -1.226418 2.189944 -0.559261 -0.139440 -3.623883 -1.705476 0.079337 0.907929 2.078778 -2.273663
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.827947 1.063178 1.210077 -0.844348 1.746155 -2.328898 -1.571451 -2.414524 -0.986329 0.084737 -1.458774 0.568329 0.529757 -1.248526 0.958751 1.324770 -1.648629 1.230954 -1.652570 -2.354722
wb_dma_ch_sel/assign_11_pri3 0.651593 -0.209953 0.321764 0.301364 1.493467 1.785525 -0.060323 1.434134 -0.314913 -0.252493 -0.105081 0.170759 -1.817384 -0.054487 -1.889553 1.020169 0.301807 0.532756 1.206244 -2.219671
wb_dma_de 0.254055 1.143752 -0.509403 -0.594582 -4.320272 -1.637439 0.965176 -1.590972 0.699208 1.186381 -2.921215 -0.011406 2.476912 -0.556520 0.439236 -1.279548 2.341707 -0.117200 -1.644013 0.801293
wb_dma_wb_slv/wire_wb_data_o -3.368555 -0.818959 -1.383589 -0.156374 -3.144721 -3.182404 3.463661 -1.384543 0.640636 -0.542734 1.415404 -0.739992 3.857488 -0.669122 -1.570918 -3.214981 0.099569 1.203962 0.596649 1.487998
wb_dma_inc30r/always_1/stmt_1 0.325101 -0.978034 2.125976 -0.143354 -1.091239 -2.704992 -5.347571 0.185023 0.320042 -0.923206 0.241426 -0.406864 5.594758 1.418307 -1.018936 2.495711 -1.424190 2.011136 1.558423 -2.984087
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.888433 0.669867 0.300785 0.054958 0.360437 -0.945401 0.504610 -1.188066 -1.325818 1.184108 0.443129 2.312658 0.654538 -1.627439 -0.655373 -1.621515 -0.745485 0.174906 -0.694060 2.055652
wb_dma_ch_sel/assign_127_req_p0 -1.321667 2.457201 -1.807402 0.649484 1.422655 1.420050 -0.747290 4.840065 -1.133531 -0.153650 -1.944352 -0.215758 -1.142736 1.530370 -2.907208 -0.014952 1.008139 0.702265 2.744930 -4.462348
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.208691 0.049236 1.205247 -0.954476 1.211844 2.017405 -0.589096 0.646053 -1.706274 0.841913 -0.510683 3.692330 -1.306084 -1.488145 -1.260765 0.467162 -0.023612 -0.419399 0.595104 1.195700
wb_dma_ch_sel/assign_94_valid -2.736114 2.013878 0.363624 2.219234 1.839300 -2.131438 -2.886913 -1.771131 0.141227 0.097592 -1.268586 3.252922 -0.130239 -1.865649 3.014058 -0.157706 2.776138 -3.300591 -3.447822 -1.124117
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -0.089852 2.774850 1.865810 0.375024 2.530084 0.144826 -2.769918 0.051479 -1.521627 -0.452857 -1.427232 0.127755 0.032032 -1.099618 -2.979269 -3.454105 3.538996 -1.767188 -1.445500 -1.285283
wb_dma_ch_pri_enc/wire_pri12_out 1.215010 0.087248 1.168753 -1.025094 1.034408 1.926521 -0.618657 0.530218 -1.657586 0.806269 -0.582647 3.595160 -1.147988 -1.448546 -1.076233 0.409259 -0.038049 -0.464241 0.481657 1.328954
wb_dma_ch_rf/always_20/if_1/block_1 0.344921 1.030044 -0.684775 -4.782917 -5.077647 -0.222667 1.495586 0.175593 1.577067 -0.245728 -1.667047 -1.784591 3.219785 0.028065 4.689172 1.793832 -0.632194 1.157780 -0.082460 0.886772
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.182052 -0.173175 0.462496 -2.582791 -0.952197 2.775563 -0.844364 0.245236 -0.970166 -2.614634 -1.193305 0.897375 -1.746917 -0.180739 -0.643326 1.913966 0.064483 0.581198 0.416515 -0.508026
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -0.691531 2.701317 -0.834092 -0.662137 1.172551 1.684876 -1.273437 4.021528 -2.494171 0.911842 -2.263342 3.360298 -0.711963 0.002452 -2.220099 -0.476916 0.614329 -0.260239 2.164340 -1.011689
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.039150 1.530431 0.802478 0.418794 1.395754 -1.420641 1.393409 -1.678167 0.922074 1.222174 0.555517 -2.277631 -0.090826 -0.901200 1.081163 -2.057015 0.667449 -0.278686 -1.925982 0.388236
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 4.171242 -0.864763 1.221105 -1.831585 0.301432 2.837894 1.243482 0.934985 0.020132 1.044531 -3.161676 1.003638 -2.606287 0.467094 -1.006494 1.771044 -0.242857 -0.108289 0.675214 0.524232
wb_dma_wb_if/input_slv_din -3.508706 -0.902563 -1.387572 -0.100517 -3.156940 -3.158289 3.693575 -1.354276 0.726504 -0.425844 1.590328 -0.599008 3.837848 -0.777514 -1.565551 -3.212803 0.061466 1.218140 0.701833 1.480968
wb_dma_ch_sel/assign_94_valid/expr_1 -2.761911 1.907808 0.302858 2.293749 1.984408 -1.948290 -2.856879 -1.582033 0.079642 0.125238 -1.200476 3.089086 -0.149022 -1.776441 2.695608 -0.153110 2.795576 -3.107793 -3.276817 -1.339044
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -0.506891 2.801560 -0.854918 0.745560 1.886334 -0.766508 -0.545878 3.179023 0.696834 0.737833 0.841932 -0.893892 -0.844607 1.056570 3.614928 -1.974280 1.205575 -3.443531 1.045479 1.727819
wb_dma_de/always_21 1.975202 -4.741818 -0.305774 -1.078148 0.911496 3.326222 -1.024084 0.883119 0.953738 -1.348305 -1.348861 0.852223 -1.475682 0.222181 1.186391 3.808469 1.478195 -2.412621 0.731506 -0.298695
wb_dma_de/always_22 -0.337061 1.676233 -0.049189 0.552097 -3.591559 -1.823539 2.136709 -0.368458 1.263312 3.048555 -3.188319 0.596029 1.755545 -0.450234 -0.229119 -1.792991 2.579644 -1.021615 -0.642819 0.483967
wb_dma_de/always_23 -0.289378 1.481543 -0.168782 0.690140 -3.439416 -1.675614 1.909365 -0.276485 1.098461 2.953549 -3.243333 0.611481 1.749348 -0.130783 -0.429187 -1.887663 2.576576 -1.196407 -0.590909 0.693239
wb_dma_ch_pri_enc/wire_pri1_out 1.129883 0.094575 1.100857 -1.006138 1.124356 1.936542 -0.678818 0.727074 -1.733698 0.878561 -0.569546 3.779971 -1.163980 -1.479398 -1.137949 0.486349 -0.044617 -0.452483 0.624354 1.311056
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.818870 0.576737 0.347057 0.032737 0.372211 -0.928371 0.484125 -1.264143 -1.291389 1.132260 0.466737 2.216022 0.682197 -1.622541 -0.678336 -1.602167 -0.768114 0.184517 -0.749660 2.056053
wb_dma_de/assign_78_mast0_go -0.953743 0.685265 0.309543 0.079259 0.345463 -0.997632 0.521741 -1.284283 -1.373214 1.194154 0.475718 2.410328 0.710897 -1.697110 -0.682434 -1.689533 -0.819250 0.190241 -0.771584 2.130260
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.348156 0.541110 -0.979444 1.822498 -1.238154 -1.248585 -1.483640 -0.682998 -0.697123 -1.498653 0.911989 0.365747 -0.427846 1.168201 -0.067423 -0.463365 -0.169363 0.210835 -0.739793 0.535185
wb_dma_de/wire_dma_done 0.496198 1.186402 0.612615 -1.130645 3.624186 -1.205576 -0.737239 0.253421 -0.036487 2.111122 -4.473754 1.514156 -0.424078 -1.962362 2.236933 0.683121 1.555746 -2.332808 -0.848037 -1.929309
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.089586 2.871071 -2.274938 1.117667 -0.362181 -0.250290 -1.063643 2.554011 0.219535 -1.168368 -0.955366 -0.401315 -2.258868 1.594394 2.462209 0.876183 1.258272 -0.660854 0.541660 -1.800490
wb_dma_rf/input_wb_rf_adr -0.272623 3.424354 0.854668 -2.277780 -2.965503 -5.260856 -0.936640 -2.171017 0.541384 -1.810637 -2.214187 -0.861308 4.659915 0.356935 3.468149 -5.047765 -0.048535 -3.886441 -2.648154 5.726635
wb_dma_wb_if -0.386378 0.190832 -0.875144 -0.834431 -3.600169 -1.453453 1.091372 -4.607215 -0.219364 -0.648393 -4.417390 -1.944768 2.543642 1.313233 -1.794522 -2.509549 0.072810 -0.006324 -5.634399 2.505369
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 2.574540 -3.303051 -0.956834 -1.199169 2.027744 3.979553 -0.513273 4.331113 -0.743184 1.491485 -5.314190 -0.774195 -0.440030 3.870411 -3.936269 -0.505779 1.284418 -2.864773 1.678762 0.852323
wb_dma_ch_pri_enc/wire_pri25_out 1.173088 0.094176 1.152998 -0.951412 1.172596 1.974862 -0.577275 0.716236 -1.622676 0.805366 -0.528122 3.569245 -1.272753 -1.412073 -1.191747 0.479645 -0.004172 -0.406742 0.654928 1.172543
wb_dma_wb_mast/reg_mast_cyc -0.933043 0.663996 0.347325 0.069771 0.378412 -0.990358 0.522963 -1.294714 -1.437927 1.231583 0.502612 2.478364 0.680401 -1.758788 -0.738430 -1.720838 -0.824470 0.179835 -0.737464 2.211195
wb_dma_ch_rf/input_wb_rf_we 1.691804 0.219357 -1.337879 -3.205999 -3.069551 -2.775069 -2.962834 -3.508686 -2.643155 -1.116986 -2.948850 -3.522286 3.609523 0.755952 -0.057629 -2.456699 1.161393 1.498071 -1.350616 0.759830
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.370565 0.930958 -0.713667 -4.771261 -4.947392 -0.186351 1.480806 0.179813 1.586097 -0.239168 -1.586876 -1.700278 3.120272 -0.020956 4.859517 1.810344 -0.629353 0.991546 -0.094454 1.015447
wb_dma_de/always_6/if_1 -0.123692 2.991122 1.873693 0.384347 2.344635 -0.105224 -2.728496 -0.142560 -1.563408 -0.422026 -1.477572 0.025406 0.212463 -1.124785 -3.039514 -3.746893 3.514935 -1.683962 -1.616877 -1.106104
wb_dma_wb_slv/always_4/stmt_1 -0.657617 1.640866 -0.927762 -0.397354 -5.202758 -0.007454 -3.008829 -0.798343 1.685241 -2.518622 0.303330 -2.234294 2.737576 4.309918 4.938801 -2.590373 3.120589 -4.366561 -1.976623 6.238025
wb_dma_de/assign_3_ptr_valid 4.467761 0.336434 3.036011 -1.313730 -1.167431 2.509338 0.710244 -0.289966 -0.259681 0.404776 -1.919004 0.482836 -2.158204 0.277444 -3.433089 0.765005 -0.217722 1.651865 0.190906 -0.181980
wb_dma_wb_mast/input_pt_sel -1.688726 -5.904000 -0.810900 0.323472 2.276840 -0.150361 -1.111515 0.984621 -1.275934 1.368514 -0.342775 1.037862 4.562810 1.358434 -4.069794 -3.006863 -0.627493 -3.539541 1.218678 4.356111
wb_dma_ch_pri_enc/wire_pri15_out 1.138607 0.111933 1.110452 -1.047581 1.000594 1.813041 -0.583769 0.489514 -1.669070 0.810187 -0.589028 3.623710 -1.073101 -1.476876 -1.073002 0.365071 -0.052405 -0.431760 0.469930 1.365846
wb_dma_wb_slv/input_wb_we_i -2.681553 -0.926862 -3.817810 3.148331 0.261202 -0.817221 -0.613870 5.727896 -1.137826 3.224046 3.486330 2.338131 1.265052 2.809483 2.230372 -2.335909 -1.609248 -3.044941 3.329747 5.433205
wb_dma_de/reg_tsz_cnt_is_0_r -1.410879 0.862244 -1.157633 1.384494 3.895717 0.449779 0.075104 1.921918 0.093941 0.606034 -1.897803 -3.633470 -0.255636 1.065817 -2.718848 -2.603547 2.945194 -1.075450 -0.561570 -3.556507
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -1.398898 2.118289 2.520020 -1.227182 3.666013 2.285047 -0.617656 4.138248 -0.404109 6.076860 -0.160273 -1.336618 2.469348 0.509803 -1.360202 -3.083445 2.114124 -1.553749 0.996151 0.040208
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.147659 0.117936 1.114000 -1.017556 1.045913 1.873311 -0.638001 0.579470 -1.661829 0.797743 -0.654987 3.602958 -1.071175 -1.427597 -1.091090 0.415535 0.021524 -0.449831 0.489793 1.318041
wb_dma/wire_mast1_drdy -0.664300 2.210553 -0.287825 -1.519178 -0.661371 -0.160491 -0.471316 0.516456 -2.040497 1.096915 -2.519058 3.041239 1.266591 -0.828312 -0.819292 -1.197875 -0.016741 0.158794 -0.256011 1.194746
wb_dma_ch_rf/wire_ch_csr_we 0.583617 -0.947143 -1.826444 -2.438870 -4.487236 -1.961241 -0.869019 -0.302317 -0.332954 0.202030 -3.065701 -1.936619 5.193538 0.869581 -0.630905 -1.160978 2.785504 1.170283 0.658946 -0.193018
wb_dma_ch_pri_enc/inst_u9 1.195856 0.077991 1.180300 -1.058797 1.031951 1.869384 -0.551110 0.492263 -1.700046 0.799047 -0.545827 3.656609 -1.170988 -1.520299 -1.205569 0.408751 -0.053271 -0.380443 0.488486 1.320864
wb_dma_ch_rf/assign_8_ch_csr -0.404561 0.606321 -2.046395 -1.592760 -3.923728 -3.209962 2.473819 -2.953890 0.800053 0.023881 -3.582968 -2.064930 3.796867 0.133367 0.030449 -2.824621 1.997379 1.221398 -2.165776 0.989200
wb_dma_ch_rf/wire_this_ptr_set 4.103355 -0.805444 1.235078 -1.809405 0.287104 2.868267 1.111812 0.998259 -0.027130 0.980562 -3.149682 1.054774 -2.573218 0.465552 -1.013449 1.767041 -0.154572 -0.144880 0.691741 0.455888
wb_dma_ch_pri_enc/inst_u5 1.109462 0.138361 1.127899 -1.001509 1.054751 1.866623 -0.604160 0.589106 -1.704302 0.864543 -0.476196 3.717643 -1.136236 -1.485335 -1.099892 0.369176 -0.094212 -0.407994 0.559222 1.405872
wb_dma_ch_pri_enc/inst_u4 1.196846 0.096925 1.130973 -0.979427 1.113557 1.941570 -0.603359 0.614477 -1.680849 0.845644 -0.578219 3.648962 -1.172539 -1.460860 -1.177854 0.448314 -0.011643 -0.434245 0.569695 1.244816
wb_dma_ch_pri_enc/inst_u7 1.103470 0.118619 1.093094 -1.004971 1.054823 1.900130 -0.617182 0.660905 -1.660091 0.813248 -0.573918 3.635585 -1.111223 -1.421794 -1.128652 0.460688 -0.036565 -0.414429 0.604324 1.250508
wb_dma_ch_pri_enc/inst_u6 1.148273 0.092590 1.167892 -0.951999 1.163492 1.946181 -0.589119 0.682609 -1.683351 0.845055 -0.469102 3.692159 -1.256747 -1.505306 -1.090573 0.431529 -0.037226 -0.470335 0.642908 1.312989
wb_dma_ch_pri_enc/inst_u1 1.105872 0.108593 1.109114 -0.970146 1.086648 1.840499 -0.582407 0.546415 -1.714315 0.836820 -0.476881 3.705971 -1.129568 -1.495548 -1.108520 0.347751 -0.081047 -0.447747 0.533799 1.384297
wb_dma_ch_pri_enc/inst_u0 1.119043 0.110796 1.162583 -0.923445 1.174725 1.895624 -0.596749 0.621491 -1.710712 0.867605 -0.500969 3.643104 -1.153880 -1.482553 -1.231872 0.395334 -0.084632 -0.397053 0.604427 1.211595
wb_dma_ch_pri_enc/inst_u3 1.146646 0.103212 1.144405 -1.013449 0.990247 1.860813 -0.585953 0.501789 -1.596813 0.804752 -0.564314 3.543903 -1.103306 -1.440640 -1.069054 0.382292 0.005665 -0.420667 0.454987 1.309253
wb_dma_ch_pri_enc/inst_u2 1.178923 0.053007 1.151327 -1.014757 1.067178 1.883758 -0.612454 0.584338 -1.622610 0.815138 -0.550325 3.549251 -1.158136 -1.424396 -1.063084 0.459985 -0.028461 -0.428844 0.526741 1.255441
wb_dma/wire_de_start -2.618958 1.947429 0.510003 2.154853 1.860217 -2.072490 -2.722752 -1.943779 0.031935 0.032405 -1.078588 3.089095 -0.131364 -1.961108 2.603832 -0.252492 2.633157 -2.969493 -3.370532 -1.132032
wb_dma_ch_sel/assign_130_req_p0/expr_1 -2.546275 2.702749 -2.456324 2.794592 1.379723 -2.228371 -1.002153 2.890540 -0.775437 -0.674514 -0.691803 -2.199239 0.774029 2.456661 -3.243387 -2.978442 0.737382 0.106430 1.252749 -3.168347
wb_dma_rf/wire_ch_stop -0.615157 1.605118 -1.894358 -0.975520 0.028698 1.510381 -0.472647 4.072933 -1.385729 0.301939 -1.929400 3.862199 -1.228339 -0.226806 0.757186 1.751406 0.025129 -0.596344 2.772375 -0.772141
wb_dma/wire_mast0_dout 1.385199 -0.584712 -0.502071 -1.050158 -2.103359 -1.175784 1.142430 -2.784046 0.579717 0.010058 -4.556873 -2.442724 0.862849 1.979194 -0.067038 -1.814323 -0.439124 -0.770484 -5.008997 2.415510
wb_dma_ch_rf/input_de_adr0 -0.556260 1.127875 -0.803121 -4.609880 -4.121944 0.241650 3.547152 -1.057729 1.273213 0.360659 -1.089357 -1.635878 1.656756 -1.782824 4.411227 0.713121 -0.078686 1.041112 -1.045984 0.937491
wb_dma_ch_rf/input_de_adr1 0.577897 1.028436 1.852750 0.404836 -1.261972 0.018872 -0.455071 -1.104399 -0.331651 -0.566441 1.046874 -0.377067 0.228593 -0.238269 -2.547096 -0.835727 0.058619 1.691616 -0.410402 -0.700548
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.880486 0.625845 0.298298 0.053838 0.357806 -0.916890 0.455788 -1.218392 -1.332419 1.144134 0.429102 2.273904 0.690630 -1.612568 -0.650629 -1.579572 -0.758078 0.164451 -0.747000 2.024931
wb_dma_wb_if/input_wbs_data_i 1.094999 -0.419160 -0.523574 -0.956777 -2.041466 -1.420942 1.136681 -2.751274 0.504268 -0.175609 -4.327912 -2.411500 0.840915 1.802660 -0.148641 -1.803914 -0.681597 -0.583136 -4.910366 2.107937
wb_dma_de/reg_tsz_dec -2.069544 1.052937 -1.501093 1.080107 2.517260 -1.177169 0.046826 0.637520 0.396124 0.886352 -1.895121 -3.728632 1.517195 1.106784 -0.950466 -3.508384 2.698423 -1.606847 -1.693171 -1.418544
wb_dma_ch_sel/input_ch0_am0 -0.464564 -0.786544 -0.201963 0.324825 0.292871 0.663168 1.123334 1.841085 0.462513 3.997973 1.009079 -1.036239 1.971891 0.500585 0.223873 -0.815959 0.015032 0.515719 0.510561 0.800483
wb_dma_ch_sel/input_ch0_am1 -0.858878 0.631600 1.070017 -0.095868 1.516383 -0.927385 -1.472655 0.185696 -0.052305 1.162830 -0.266074 0.947427 0.725480 -1.132381 0.952371 1.970162 -0.312225 0.741405 0.361839 -3.014733
wb_dma_ch_sel/assign_162_req_p1 -0.937365 0.644586 0.253215 0.068997 0.336292 -0.985696 0.478619 -1.228437 -1.377301 1.174659 0.463017 2.378707 0.745812 -1.636119 -0.672896 -1.634492 -0.782453 0.167076 -0.767329 2.130812
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.454393 -3.593713 0.111633 0.640967 2.708808 2.373754 -0.781107 0.248612 -0.073584 -0.703176 -0.826111 -1.069115 -0.785220 0.456172 -3.141067 0.471640 1.720426 -1.035104 -0.150047 -1.878991
wb_dma_rf/wire_ch5_csr 0.582380 0.064643 -0.930490 -0.977978 -1.595249 -0.853752 -0.681555 -2.311011 0.531466 1.100252 -3.416346 -2.869082 3.441692 1.818171 0.544826 -0.722753 1.311795 1.390074 -4.196476 0.377979
wb_dma_ch_rf/wire_ch_am1_we -0.792814 0.961070 1.190033 -0.850922 1.774774 -2.187637 -1.602555 -2.304755 -0.994896 0.155324 -1.454224 0.671943 0.514984 -1.218263 0.875650 1.471069 -1.647502 1.231302 -1.590840 -2.472577
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.928103 0.657598 0.240409 0.041717 0.333462 -0.909797 0.450147 -1.097283 -1.380485 1.193368 0.429232 2.373242 0.716990 -1.623840 -0.659795 -1.577062 -0.783590 0.171766 -0.670453 2.024023
wb_dma_ch_rf/always_2/if_1/if_1/block_1 4.651690 0.202746 3.050521 -1.398849 -1.075575 2.771914 0.677872 -0.141042 -0.326118 0.434866 -2.006368 0.629748 -2.292539 0.307165 -3.538918 0.965758 -0.206229 1.624679 0.346838 -0.181144
wb_dma_inc30r/wire_out -0.513084 -0.388807 1.336957 -2.260324 -3.268392 -2.315762 -1.782534 -0.574031 -0.295173 0.812518 -1.321277 -1.064844 6.940217 -0.266133 -2.326885 0.849044 -1.515734 3.967230 0.257310 -2.955043
wb_dma_ch_pri_enc/reg_pri_out 1.094589 0.107302 1.158447 -0.918068 1.158493 1.847355 -0.555668 0.608993 -1.688749 0.823871 -0.451521 3.591945 -1.173577 -1.486684 -1.177641 0.358196 -0.083450 -0.391551 0.580830 1.258884
wb_dma/input_wb0_we_i -2.589619 -0.930678 -3.743323 3.040394 0.221417 -0.779950 -0.612371 5.537975 -1.086925 3.111876 3.379216 2.279521 1.219535 2.730947 2.262413 -2.321231 -1.549770 -3.043942 3.214995 5.428939
wb_dma_de/always_2/if_1/if_1/stmt_1 0.262656 -0.051884 0.727446 -3.051075 -2.453370 -1.370506 -1.187837 -1.115807 -0.162427 1.448240 -2.192012 -0.913588 4.913790 -0.914548 0.788695 1.940562 -0.928770 3.396189 -1.245091 -2.464909
wb_dma_ch_rf/wire_ch_txsz_dewe -1.428361 -0.229525 -1.209666 2.634595 5.200988 0.297929 -0.223772 2.865395 0.666473 0.207524 0.963718 -3.165856 -1.475238 1.218241 -0.755509 -2.690095 2.350232 -3.242923 0.736615 -1.393812
wb_dma_de/always_22/if_1/stmt_2 -0.213590 1.600718 0.046822 0.536760 -3.606475 -1.633595 2.156110 -0.521869 1.205812 3.011006 -3.128627 0.613928 1.640629 -0.421562 -0.427874 -1.689635 2.559265 -0.818415 -0.681204 0.417868
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -2.078772 1.708318 -2.299770 1.743420 1.290083 -0.391289 -1.072377 4.746051 -0.257881 -0.369503 1.154776 0.262303 -0.727198 1.858039 1.083742 -0.990784 0.124874 -2.113377 3.128071 -0.172035
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.085852 0.101245 1.083371 -0.984295 1.086167 1.885225 -0.619492 0.668924 -1.675045 0.867628 -0.583145 3.694726 -1.145394 -1.437480 -1.155783 0.419165 -0.037208 -0.412155 0.617299 1.244209
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.875193 0.957603 1.144562 -0.778951 1.867070 -2.216462 -1.473087 -2.378370 -0.929419 0.228957 -1.475380 0.584208 0.502573 -1.220203 0.903178 1.390346 -1.608509 1.233858 -1.708051 -2.461649
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.059612 2.938881 -2.258303 1.015182 -0.336000 -0.194015 -1.084998 2.627399 0.165454 -1.124601 -1.141832 -0.391411 -2.171399 1.628389 2.371921 0.795948 1.360131 -0.688089 0.515604 -1.825311
wb_dma/wire_de_ack 3.985582 -3.498752 0.553264 -1.950855 0.656236 2.148732 -0.538141 -0.295865 1.024544 -1.227731 -3.904021 1.011304 -2.270786 -0.140323 1.818733 3.024932 1.482923 -3.198385 -0.244140 0.586585
wb_dma_wb_mast/always_1/if_1 1.254198 -0.566947 -0.570683 -1.037106 -2.065656 -1.152507 1.093829 -2.677754 0.566586 -0.085890 -4.501608 -2.414335 0.762022 1.956608 -0.029522 -1.738303 -0.594100 -0.767104 -4.992917 2.279333
wb_dma_wb_if/wire_wb_cyc_o -0.859290 0.647686 0.305861 0.064849 0.342620 -0.926249 0.493028 -1.197653 -1.367816 1.145422 0.433280 2.307492 0.681577 -1.638549 -0.693427 -1.606838 -0.761778 0.178111 -0.692261 2.044513
wb_dma_ch_sel/assign_143_req_p0 0.103361 2.920204 -2.270941 1.145972 -0.255006 -0.209810 -1.098795 2.658166 0.215926 -1.170609 -0.941754 -0.340604 -2.352033 1.627607 2.475647 0.797483 1.297686 -0.765936 0.579078 -1.771804
wb_dma_wb_mast/wire_mast_err -0.613245 1.610269 -2.009359 -1.048921 -0.034864 1.484362 -0.514683 4.258866 -1.300663 0.281395 -1.962867 3.878671 -1.224943 -0.200034 1.044769 1.904768 0.054187 -0.659740 2.929119 -0.811232
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.630268 -0.222542 0.331041 0.276574 1.474163 1.746202 -0.059859 1.413643 -0.320269 -0.260691 -0.094597 0.130879 -1.798996 -0.033387 -1.871162 0.955695 0.306056 0.551563 1.188744 -2.228560
wb_dma/wire_slv0_dout -0.573411 2.469878 -0.760702 -0.667906 -5.256084 -0.977230 -2.756130 -1.329686 2.170005 -2.038395 -0.007738 -3.508068 3.527842 4.181856 5.734711 -3.460845 3.896896 -4.533708 -2.739196 6.287202
wb_dma_ch_sel/reg_am1 -0.927281 0.680091 1.136160 -0.118055 1.520551 -0.975253 -1.493993 0.109973 -0.047689 1.168893 -0.271987 0.962430 0.750081 -1.182841 0.947524 1.966258 -0.328103 0.801308 0.358272 -3.085900
wb_dma_ch_sel/input_next_ch 0.624420 1.175258 0.658995 -1.284421 3.553887 -1.044000 -0.651348 0.357698 -0.010511 2.161439 -4.484877 1.642475 -0.449257 -2.012459 2.271247 0.882192 1.458621 -2.198786 -0.728414 -1.996151
wb_dma_de/always_9 -1.956176 0.909997 -1.445776 1.134406 2.634804 -1.113467 0.027324 0.589900 0.426925 0.871871 -1.855483 -3.811833 1.441448 1.163362 -1.006327 -3.517661 2.728795 -1.671123 -1.738001 -1.396608
wb_dma_de/always_8 -0.700515 4.129889 -0.147394 -0.131187 2.503471 0.202495 0.129586 2.292089 -1.476287 2.032814 -1.626112 0.899411 -0.731702 -0.753123 -1.049831 -2.526693 1.296599 -0.507049 0.179642 -0.619205
wb_dma_wb_mast/always_1/if_1/cond 1.398278 -0.836877 -0.515909 -1.169059 -1.949088 -1.050197 1.128355 -2.741799 0.646411 0.017003 -4.593508 -2.510268 0.911392 1.927203 -0.030868 -1.751355 -0.381195 -0.879632 -4.975474 2.386972
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.060983 0.405973 -4.461682 1.570809 -2.258948 -2.573453 -1.547514 3.521152 -0.320451 -2.143776 -1.107929 0.489936 2.065789 2.960686 0.307110 0.322035 -0.670135 -0.548133 2.754764 -1.347310
wb_dma_rf/always_1/case_1/stmt_12 1.124706 0.025557 2.433316 -0.689084 -0.381161 1.395304 1.702479 -3.013216 1.604330 1.009584 -1.472178 -1.518662 0.697898 -0.373331 -0.876928 -0.668065 1.048094 0.400169 -4.151783 0.669620
wb_dma_rf/always_1/case_1/stmt_13 -0.103388 0.641722 0.181695 -0.688442 0.638085 -1.786638 -0.402849 -2.521899 -0.977005 -0.969892 -1.546256 -0.133967 -0.104013 -0.408592 0.239818 -0.263819 -1.320192 0.493035 -2.060099 -0.092532
wb_dma_de/always_3 -1.687350 0.586381 1.042866 1.944372 -1.064573 -2.960568 -3.519170 -0.412768 -1.006593 -1.043624 1.208388 0.902258 2.861245 0.746310 -2.927637 0.223064 -1.149589 1.888330 0.892194 -2.843542
wb_dma_de/always_2 -0.393607 1.870652 0.194794 -4.797944 -3.489424 -1.019688 0.210854 0.068335 1.293674 0.586482 -2.205880 -0.927456 3.515631 -0.982959 5.220985 2.984014 -0.612196 1.557898 -0.176112 -1.620038
wb_dma_de/always_5 0.081824 3.594031 -0.385675 -0.226154 2.028079 0.936422 -0.218575 3.206337 -0.181798 0.976627 -2.136067 -1.449442 -1.190279 0.837134 -0.389413 -1.253048 2.036212 -0.659228 0.656571 -2.408222
wb_dma_de/always_4 -0.682327 4.181394 -0.087331 -0.198092 2.450243 0.163656 0.256466 2.087413 -1.467781 2.110572 -1.732857 0.778603 -0.644403 -0.801690 -1.083725 -2.694553 1.334122 -0.471553 -0.008348 -0.503524
wb_dma_de/always_7 -1.383853 0.672493 -1.181916 1.322003 3.901327 0.618394 -0.061417 2.009001 0.042249 0.616634 -1.953757 -3.623658 -0.221020 1.121424 -2.938700 -2.505752 2.947437 -1.000399 -0.464959 -3.624534
wb_dma_de/always_6 -0.176033 3.033311 1.942364 0.333230 2.434083 -0.085358 -2.858799 -0.182519 -1.710586 -0.385385 -1.660291 0.060635 0.362717 -1.152081 -3.331910 -3.877222 3.653674 -1.685504 -1.686894 -1.234747
wb_dma_ch_sel/input_ch3_txsz 2.107729 -0.585597 0.888075 -1.066693 0.776849 2.998383 -1.103679 1.883706 -0.365701 -0.358656 -1.027820 1.375621 -1.948986 0.168954 -0.510722 2.122895 0.756913 -0.616569 1.372583 -0.817845
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.038452 1.525207 0.851013 0.399255 1.330887 -1.482480 1.422994 -1.824530 0.934649 1.205999 0.496141 -2.311345 -0.023539 -0.901454 1.091167 -2.085435 0.663319 -0.248128 -2.057405 0.422516
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.885695 0.619826 0.264872 0.072275 0.333028 -0.974691 0.465720 -1.173220 -1.317411 1.145046 0.399674 2.227253 0.679037 -1.584846 -0.651418 -1.602622 -0.754216 0.191611 -0.718991 1.984074
wb_dma_ch_rf/always_11/if_1 -2.223355 3.023252 -1.427293 0.703311 1.795520 0.453204 -0.144986 3.450336 -2.481943 1.071451 -1.335015 2.119573 -0.479789 -0.182005 -3.559925 -1.724737 0.142342 0.940057 1.922970 -2.253775
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.034824 2.898107 -2.273269 1.186704 -0.112051 -0.166260 -1.045784 2.766415 0.217605 -1.149870 -0.910609 -0.407157 -2.388538 1.629457 2.427467 0.820663 1.331190 -0.804783 0.654848 -1.853555
wb_dma_ch_sel/always_45/case_1/cond 0.322626 1.542274 0.815903 2.138430 -2.631198 -1.287645 -1.947392 -1.916864 -1.017200 -2.057930 1.782019 -0.044704 -0.145765 0.956862 -2.471245 -1.288943 -0.119511 1.904406 -1.279899 -0.056366
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.335879 0.544099 -1.062410 1.854490 -1.253375 -1.209026 -1.546692 -0.642449 -0.716857 -1.501174 0.830378 0.383611 -0.416140 1.232098 -0.021566 -0.502334 -0.164458 0.201850 -0.753085 0.530923
wb_dma_de/assign_68_de_txsz -1.272469 1.653603 -0.743079 1.229443 4.233361 -0.226088 -1.937896 1.672610 -0.089280 -0.893389 -2.417215 -2.769156 -0.597269 0.325514 -1.474532 -2.538399 4.039656 -2.638968 -0.770444 -3.900284
wb_dma_de/always_23/block_1/case_1/block_10/if_2 1.974860 -3.311212 0.111836 -1.283530 1.042142 2.184834 -2.785378 0.506725 0.734143 -2.637443 -1.805552 1.421328 -1.542479 -0.456265 2.530648 3.419069 2.463171 -3.715418 0.339606 -0.649125
wb_dma_ch_rf/always_20/if_1 0.429799 0.966755 -0.686076 -4.859475 -5.055350 -0.130566 1.481304 0.103478 1.518363 -0.265000 -1.739913 -1.729270 3.159720 0.001630 4.645433 1.781847 -0.591499 1.137553 -0.177414 0.920636
wb_dma/input_wb0s_data_i 1.271091 -0.645553 -0.482466 -1.156798 -2.180924 -1.223221 1.010266 -2.912253 0.564342 0.012477 -4.622194 -2.565503 1.115313 2.012020 -0.117254 -1.875863 -0.440499 -0.760885 -5.149342 2.483979
wb_dma_de/reg_dma_done_d 1.493660 0.674690 -0.417091 -1.176106 2.243418 -0.140728 0.726088 0.278522 -0.023425 1.000795 -4.356242 0.844937 -1.308250 -1.038010 1.460180 -0.902054 1.798045 -2.997708 -1.048544 0.806160
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.162080 -1.070580 -1.000589 -0.405150 -1.058256 -0.068954 0.733436 0.228940 1.032639 -0.630755 0.299296 0.678550 -0.687216 -0.335338 3.008322 2.350128 -0.568452 -0.402838 0.765127 0.177808
wb_dma_wb_slv/assign_1_rf_sel -1.657350 1.028631 -4.752812 2.978539 -1.846083 -3.158174 1.955312 -0.373610 -0.671087 -4.057788 0.042928 0.600784 -3.516966 0.327692 2.316857 -2.192052 -0.564154 -0.985243 -1.638057 1.719530
wb_dma_ch_rf/assign_23_ch_csr_dewe 2.593109 -3.229803 -0.882719 -1.180696 1.987078 3.923013 -0.395527 4.380042 -0.779929 1.567263 -5.201059 -0.738446 -0.403689 3.848831 -4.033551 -0.583438 1.131378 -2.800434 1.806763 0.982543
wb_dma_de/always_4/if_1/if_1/cond -0.677448 4.086299 -0.071532 -0.151144 2.426798 0.096199 0.263427 1.991778 -1.414636 2.112104 -1.588154 0.704624 -0.591908 -0.779064 -1.038619 -2.731418 1.244103 -0.468276 -0.058024 -0.399002
wb_dma_ch_sel/assign_376_gnt_p1 -0.883363 0.638882 0.341897 0.046774 0.370724 -0.971592 0.520187 -1.285441 -1.373665 1.201762 0.463413 2.339966 0.705389 -1.668735 -0.735086 -1.712036 -0.779085 0.213929 -0.789537 2.109722
wb_dma_de/wire_wr_ack -0.969394 1.067877 -0.438047 0.168227 3.592826 0.612456 -0.553770 1.184546 -1.248533 1.678840 -2.327822 -0.184766 0.400273 -0.299106 -2.018284 -3.172546 2.656381 -2.089511 -1.141142 -0.086126
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.462527 -3.415889 0.115307 0.600908 2.640791 2.279438 -0.751904 0.239478 -0.054485 -0.675582 -0.848597 -1.085952 -0.743660 0.440619 -3.117172 0.421897 1.709672 -0.962577 -0.191080 -1.866326
wb_dma_ch_arb/always_1 0.170540 -0.601922 -0.450671 -1.911470 -3.512711 -1.804561 -1.907248 0.343301 -1.835141 -2.086193 -4.726401 3.071254 3.235871 0.846011 -3.882306 1.734621 -1.957535 1.824484 1.382717 -1.957003
wb_dma_ch_arb/always_2 0.246282 -0.689825 -0.391485 -1.825132 -3.496216 -1.582956 -1.918374 0.411490 -1.807793 -2.085236 -4.636551 3.026592 2.974267 0.876461 -3.985141 1.935571 -1.926946 1.938838 1.457539 -2.221180
wb_dma/wire_ch0_txsz 0.089360 1.362512 -0.028830 -0.079057 3.511242 0.559253 -2.711468 1.565215 -0.091410 -0.900899 -3.153333 -1.920666 -0.410812 0.409246 -0.263561 -1.847935 4.306050 -3.546999 -1.010768 -2.338513
wb_dma_de/always_19 -2.406893 -1.251199 -0.312190 -1.585131 -0.681457 -2.414006 1.431683 -0.121595 0.849005 0.469274 -1.948969 1.899193 2.456201 -2.502513 0.849020 2.916796 -1.508463 0.495625 1.749356 -3.566247
wb_dma_de/always_18 -0.464004 -0.516461 -3.224364 3.610701 -3.438457 1.053642 -2.547392 -1.960640 -0.605092 -1.537514 0.002335 -0.239316 -0.859428 2.646339 -0.192674 0.524846 3.571580 1.055851 -3.454070 0.044038
wb_dma_de/always_15 -0.004204 0.390629 -0.603396 0.049580 3.143295 1.542113 -0.959683 2.249405 0.056692 0.514005 -2.790295 -2.416246 -0.267184 1.224228 -1.424180 -1.555743 3.293833 -2.173405 -0.444033 -2.036855
wb_dma_de/always_14 -0.636463 1.638178 -1.874345 -1.060500 0.030887 1.529396 -0.440987 4.121092 -1.397004 0.345785 -1.994034 3.977647 -1.195381 -0.343192 0.751711 1.742858 0.017276 -0.553199 2.768826 -0.767394
wb_dma_de/always_11 -0.370535 0.556488 -1.059739 1.892020 -1.335623 -1.296626 -1.557445 -0.701860 -0.709250 -1.581296 0.856697 0.368931 -0.425881 1.253908 -0.005796 -0.496773 -0.152051 0.242028 -0.815790 0.529797
wb_dma_de/always_13 0.427794 1.212048 0.538435 -1.106982 3.504352 -1.130801 -0.623784 0.280989 -0.082167 2.096067 -4.426097 1.525373 -0.381685 -1.915349 2.034985 0.580447 1.512194 -2.179005 -0.862218 -1.895325
wb_dma_de/always_12 -0.758325 4.169675 -0.210734 -0.180894 2.404957 0.177382 0.088832 2.430226 -1.473554 2.071777 -1.628392 1.023088 -0.646520 -0.676902 -0.894471 -2.549505 1.280360 -0.641467 0.257862 -0.421757
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -0.365622 4.683510 -1.979891 -1.084010 0.951943 -2.485959 0.524878 1.698066 -0.659031 -0.599874 0.859852 1.490962 -2.651688 -0.786451 7.194084 -2.201362 -0.801586 -4.205427 1.821795 4.826852
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.015396 2.917920 -2.253263 1.228946 -0.164992 -0.297051 -1.101025 2.662206 0.208893 -1.129698 -0.849131 -0.409284 -2.257883 1.621197 2.418543 0.688206 1.294914 -0.792597 0.596156 -1.714877
wb_dma_ch_pri_enc/wire_pri13_out 1.171034 0.092981 1.120845 -0.994404 1.105391 1.890373 -0.583866 0.583759 -1.643575 0.840581 -0.505172 3.675667 -1.148027 -1.451374 -1.117601 0.426717 -0.035993 -0.405218 0.575184 1.304301
wb_dma_de/reg_read_r -0.127819 0.477895 -0.652471 0.103575 3.203730 1.565111 -0.997484 2.392908 0.022123 0.556306 -2.606201 -2.403885 -0.318916 1.270548 -1.468534 -1.604253 3.235975 -2.163818 -0.316174 -2.045226
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -0.956695 -0.402243 -1.133376 -0.310021 2.139126 2.062481 -1.885942 2.790017 -2.230668 0.487413 -2.956240 2.095683 0.499554 0.522387 -3.305116 -1.160058 1.939582 -1.643260 0.751643 -0.519458
wb_dma/assign_9_slv0_pt_in 0.324728 -0.627214 -1.362763 0.507005 -0.549874 -0.879306 0.875498 -2.225377 -0.928303 -1.478507 -2.665959 -0.063514 -0.866057 -0.713674 -0.666634 -1.794893 0.724559 0.421118 -4.080653 0.454769
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.035566 -3.457523 0.131827 -1.275063 1.083573 2.307709 -2.813001 0.476320 0.784426 -2.705184 -1.820244 1.400542 -1.617746 -0.435360 2.518646 3.511847 2.488698 -3.797044 0.336424 -0.634755
wb_dma_ch_rf/always_17/if_1/block_1 -0.155600 2.916912 1.867960 0.330130 2.361264 0.014073 -2.750200 -0.110368 -1.657851 -0.405880 -1.422783 0.156645 0.233935 -1.149500 -3.235210 -3.632027 3.465089 -1.512419 -1.500061 -1.221187
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -1.201506 0.173969 -0.458209 0.467804 -5.558850 -1.415026 0.824727 -1.861161 1.175008 1.347095 -3.035640 2.321691 3.884208 -1.587265 -0.639154 0.588718 2.994562 1.334901 -2.559957 -1.158264
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.194749 3.571022 -0.370863 -0.357148 1.971605 1.066487 -0.306619 3.321467 -0.150393 0.980308 -2.204343 -1.307076 -1.227347 0.811858 -0.276858 -1.020119 2.069465 -0.733811 0.715451 -2.428872
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.366503 -0.739560 -0.141815 0.214118 0.275720 0.681082 1.117804 1.659285 0.418958 3.806738 0.885136 -1.019162 1.850223 0.408483 0.143970 -0.787336 0.033472 0.544429 0.448068 0.758732
wb_dma_ch_pri_enc/wire_pri2_out 1.137060 0.073010 1.138588 -0.975550 1.090834 1.858844 -0.560392 0.561924 -1.647127 0.826620 -0.533556 3.611276 -1.178851 -1.457268 -1.126555 0.383995 -0.063318 -0.394402 0.541851 1.299271
wb_dma_de/always_11/stmt_1 -0.365152 0.507501 -1.033263 1.863104 -1.280014 -1.207318 -1.492126 -0.615183 -0.660282 -1.540638 0.897675 0.376986 -0.418573 1.199428 -0.061618 -0.436811 -0.210412 0.214756 -0.691111 0.514392
wb_dma_ch_rf/wire_ch_adr1_we 0.253297 1.560827 0.818390 2.328281 -2.621084 -1.226197 -2.053111 -1.770463 -1.046744 -2.147697 2.017615 -0.020266 -0.194681 1.078984 -2.633845 -1.318626 -0.122857 1.966030 -1.165463 -0.158004
wb_dma_ch_sel_checker/input_ch_sel 1.442628 -0.338683 0.529181 -1.336839 -0.687569 1.130375 -1.026715 0.402106 0.005391 -0.115567 -0.874254 1.166095 -0.088371 0.193920 1.378068 1.049753 0.422684 -1.116776 0.144219 1.412130
wb_dma_ch_sel/input_ch1_adr1 0.595272 0.978848 1.863150 0.388030 -1.258824 0.031853 -0.481502 -1.065827 -0.357802 -0.560132 1.120750 -0.341724 0.197278 -0.188590 -2.582563 -0.729543 0.028847 1.744167 -0.341566 -0.730531
wb_dma/wire_slv0_pt_in 0.347863 -0.556141 -1.366011 0.535789 -0.567866 -0.931074 0.917738 -2.259921 -0.887417 -1.466981 -2.550803 -0.042897 -0.937340 -0.749833 -0.538971 -1.780068 0.736158 0.357710 -4.058195 0.531009
wb_dma_rf/always_2/if_1/if_1/cond 2.357997 4.597345 -1.025820 -2.492133 0.762106 -0.572585 3.112930 0.907526 -0.944435 0.989445 -3.552272 0.719107 -4.011496 -0.735732 2.764895 -1.349412 -1.013838 -0.964201 1.036884 2.020599
wb_dma_pri_enc_sub/reg_pri_out_d 1.179271 0.113380 1.118543 -0.971066 1.181996 1.997176 -0.637628 0.780146 -1.648597 0.790375 -0.540620 3.602825 -1.278021 -1.381434 -1.175243 0.513065 -0.020714 -0.442172 0.687255 1.118223
wb_dma_ch_pri_enc/always_4/case_1 1.197069 0.079975 1.176398 -1.011692 1.085940 1.936561 -0.617011 0.624243 -1.681019 0.823379 -0.566686 3.650148 -1.207951 -1.474522 -1.171731 0.489661 -0.057010 -0.383878 0.609244 1.209967
wb_dma_ch_pri_enc/wire_pri29_out 1.138241 0.071757 1.091828 -1.012762 1.004205 1.857374 -0.593167 0.528883 -1.613294 0.791178 -0.564698 3.518805 -1.073030 -1.394046 -1.035786 0.434032 -0.026801 -0.411712 0.538118 1.265872
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.879685 -3.772489 0.620468 -0.717064 1.940282 3.412581 -1.729878 0.666711 -0.086669 -0.771529 -1.687623 0.168200 -0.869393 0.594972 -1.708397 1.474069 2.041591 -2.054382 -0.039388 -0.455831
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -0.146412 2.946257 1.887402 0.353404 2.247909 -0.100603 -2.684009 -0.308107 -1.628859 -0.403400 -1.522158 -0.003925 0.340639 -1.138926 -3.263787 -3.742206 3.512596 -1.512507 -1.673118 -1.194238
wb_dma_de/wire_read_hold -0.912204 0.653058 0.296151 0.062339 0.360891 -0.903799 0.461007 -1.145370 -1.326075 1.170503 0.420668 2.314549 0.639500 -1.592054 -0.687292 -1.579675 -0.783658 0.158889 -0.666841 2.038564
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 0.238977 1.545050 0.800654 2.203596 -2.484829 -1.191215 -1.982477 -1.638003 -1.012156 -2.071262 1.931968 0.045670 -0.219906 1.011173 -2.518309 -1.194523 -0.145190 1.904486 -1.044324 -0.190590
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.636984 -0.192343 0.283553 0.260408 1.454154 1.747562 -0.082702 1.418220 -0.337245 -0.218100 -0.139335 0.177521 -1.795247 -0.022084 -1.867575 1.005437 0.283955 0.501586 1.183301 -2.168980
wb_dma_ch_rf/wire_sw_pointer 0.317643 1.731202 0.116718 0.087449 2.838311 -3.211879 -2.044395 -2.609850 -1.439845 -0.054637 -3.930343 1.644629 -1.238596 -1.015627 1.910831 0.242537 -0.415448 -1.066690 -3.056301 -1.100054
wb_dma/wire_slv0_din -2.867252 4.064002 0.769602 -3.223959 -5.032581 -1.307560 5.394530 -3.378609 2.348096 -1.185753 -1.735108 -1.576442 2.090998 -0.428161 1.782863 -5.092083 2.241483 -1.853180 -2.818505 4.419211
wb_dma_ch_rf/input_dma_err -0.637836 1.679283 -1.882926 -1.021335 0.012495 1.406644 -0.472710 4.026553 -1.408715 0.323085 -2.001048 3.814294 -1.119435 -0.308278 0.716442 1.609264 0.083377 -0.554206 2.730054 -0.756753
wb_dma_ch_sel/assign_158_req_p1 -0.925802 0.668373 0.313058 0.064477 0.319470 -1.003212 0.526681 -1.317542 -1.380482 1.214704 0.448316 2.349269 0.750582 -1.654126 -0.699499 -1.690288 -0.821621 0.218864 -0.783899 2.142979
wb_dma_ch_rf/assign_17_ch_am1_we -0.829051 0.960608 1.155015 -0.861853 1.700859 -2.264349 -1.516788 -2.447264 -0.975676 0.151972 -1.462720 0.573790 0.562973 -1.198236 0.926006 1.388666 -1.681141 1.252038 -1.664269 -2.335039
wb_dma_ch_rf/assign_7_pointer_s 1.019129 -0.573669 -0.515891 -1.095721 -1.150322 -0.140079 -0.235226 -2.619643 -0.684168 -0.769921 -0.941246 -1.933624 0.643191 0.302806 -0.129630 -0.938264 0.005524 1.124868 -1.645330 0.475094
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.136380 0.120444 1.174840 -0.983702 1.122679 1.885971 -0.582062 0.564040 -1.697564 0.839566 -0.526539 3.677729 -1.171608 -1.497002 -1.197226 0.393565 -0.069371 -0.430616 0.535223 1.312397
wb_dma_wb_slv/always_5/stmt_1 -2.155928 1.107250 -4.246033 3.060441 -1.050252 -1.710631 -1.837185 4.082816 0.070754 -2.536741 2.193599 1.254276 -1.743685 2.669185 3.976568 0.827872 -0.517476 -2.363868 2.871300 0.583680
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.852660 0.618125 0.313974 0.074290 0.406591 -0.954665 0.521587 -1.263855 -1.330757 1.154001 0.483107 2.277841 0.645870 -1.644216 -0.696513 -1.633330 -0.797216 0.198525 -0.741197 2.086911
wb_dma_wb_mast/assign_1 -1.902074 -5.224009 -1.678268 2.133498 1.030635 -1.333666 -2.510509 0.113729 -2.014390 -0.111930 0.393152 1.490997 3.980798 2.420843 -4.136857 -3.558960 -0.744317 -3.359196 0.236524 4.987910
wb_dma_ch_sel/input_de_ack 3.924055 -3.392416 0.463371 -1.976196 0.543929 2.029646 -0.457057 -0.242344 1.049329 -1.178996 -4.006535 0.961715 -2.151152 -0.044978 1.809215 2.929127 1.461868 -3.120667 -0.206691 0.593560
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.159713 0.395213 -4.570793 1.706355 -2.276267 -2.628778 -1.574620 3.537609 -0.317200 -2.184702 -0.914397 0.510700 2.093973 3.051811 0.325053 0.275261 -0.774041 -0.565773 2.831818 -1.278027
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -1.325855 2.432409 -1.834959 0.702552 1.481910 1.455508 -0.788955 4.989624 -1.086573 -0.196494 -1.893831 -0.187741 -1.263589 1.572967 -2.821316 0.006034 1.030161 0.599168 2.870364 -4.439279
wb_dma_ch_sel/reg_valid_sel -2.697120 2.005690 0.408069 2.227132 2.102073 -2.005092 -2.869816 -1.563176 0.119690 0.077555 -1.264749 3.291630 -0.348762 -1.982895 2.926444 -0.005952 2.841353 -3.256570 -3.230876 -1.435424
wb_dma_de/assign_63_chunk_cnt_is_0_d -0.761352 4.241829 -0.083783 -0.197514 2.335957 -0.034930 0.293799 1.872085 -1.470988 2.145220 -1.589060 0.863845 -0.490919 -0.893692 -0.959618 -2.850307 1.246044 -0.469052 -0.159039 -0.239140
wb_dma_de/assign_64_tsz_cnt_is_0_d -0.287077 1.965006 1.556107 0.574714 2.304602 0.720075 -1.005974 0.155684 -1.494750 1.043019 -0.892376 -0.489497 0.434926 -0.548463 -4.470454 -3.796109 2.527722 -0.355345 -1.310887 -0.721570
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 1.048924 -0.511354 -0.495272 -1.166019 -1.202267 -0.238395 -0.284473 -2.770964 -0.690083 -0.848742 -1.034258 -2.024305 0.736229 0.312800 -0.111987 -1.026121 0.025854 1.094913 -1.792932 0.488821
wb_dma_wb_mast/always_4/stmt_1 -0.922473 0.671215 0.279409 0.065319 0.287764 -1.037274 0.514126 -1.274028 -1.362028 1.168200 0.443579 2.267152 0.729653 -1.601738 -0.638967 -1.634966 -0.799096 0.205030 -0.789065 2.098751
wb_dma_ch_sel/assign_375_gnt_p0 1.043455 -1.263260 -0.418852 -1.980925 -3.834460 -1.107567 -2.135391 0.665761 -0.637571 -3.198848 -5.175795 0.762818 2.589358 2.069104 -3.500755 2.793198 -1.224423 1.665432 1.465834 -3.669423
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.885895 0.590212 0.312135 0.089335 0.416013 -0.883247 0.465522 -1.173719 -1.351757 1.170547 0.459235 2.341164 0.606029 -1.609113 -0.686375 -1.573233 -0.782227 0.164111 -0.700304 2.040033
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.204336 0.328592 -4.617464 1.809011 -2.236193 -2.655652 -1.654054 3.588511 -0.306384 -2.181677 -0.809539 0.484700 2.076649 3.084859 0.369763 0.240895 -0.735691 -0.657066 2.869951 -1.250227
wb_dma/inst_u2 0.520650 0.970925 -0.365536 -0.510985 -4.074436 -1.616596 1.072669 -1.534268 0.688987 1.322446 -2.921874 -0.090850 2.325569 -0.568414 0.161464 -1.254321 2.200585 -0.035392 -1.538644 0.730811
wb_dma/inst_u1 0.735363 1.153861 -0.947677 -0.728235 -2.892200 -2.487752 1.678878 -2.832720 0.994819 0.935302 -3.977484 -1.424237 2.551014 -0.289483 0.566255 -1.581217 1.492169 0.784076 -3.378782 0.513327
wb_dma/inst_u0 0.564803 1.471971 -0.641018 -1.959461 -3.365474 -2.546087 0.662572 -4.753106 0.187978 -0.430868 -3.491121 -3.149649 3.517062 0.581742 0.349210 -3.353722 1.442187 1.073064 -4.354939 1.717440
wb_dma/inst_u4 -1.108648 -0.897933 -2.130064 -0.103819 0.102376 -1.037792 0.280983 -2.805582 -1.270938 -1.906116 -4.207388 -0.217757 1.554734 1.140072 -2.774873 -1.229353 -0.834877 -0.942900 -3.847242 1.497270
wb_dma_ch_rf/assign_2_ch_adr1 1.474814 2.777026 1.397627 2.034928 -2.041155 -1.736746 -4.180405 -3.252987 -2.182159 -3.392546 1.335373 -0.706867 -1.107936 0.680733 -2.517449 -2.108322 0.201152 1.313610 -2.646977 0.084753
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.243942 -0.205904 0.474224 -2.658556 -1.056114 2.786284 -0.922786 0.262113 -1.004832 -2.668745 -1.206753 0.962089 -1.687396 -0.144289 -0.701900 2.020452 0.027204 0.649614 0.459269 -0.537163
wb_dma_ch_rf/wire_pointer_s 1.007619 -0.541923 -0.433653 -0.999414 -1.138216 -0.209566 -0.136889 -2.779349 -0.570449 -0.696322 -0.871712 -2.049893 0.704769 0.301170 -0.050604 -1.032254 -0.009770 1.115784 -1.868476 0.562106
wb_dma_ch_sel/always_40/case_1/stmt_1 2.652154 0.411981 2.703135 -0.664032 -0.483948 2.908512 -1.589643 0.820011 -0.696801 -0.891509 0.153009 1.054391 -1.687373 -0.037356 -2.982672 1.371776 0.755530 1.079536 1.041157 -1.481599
wb_dma_ch_sel/always_40/case_1/stmt_2 2.104215 -0.584438 0.881422 -1.051067 0.787265 2.957894 -1.121487 1.895466 -0.346879 -0.345435 -0.982168 1.360676 -1.931999 0.180629 -0.469872 2.083478 0.767428 -0.640389 1.355897 -0.778701
wb_dma_ch_sel/always_40/case_1/stmt_3 1.464191 -0.386205 0.560800 -1.329500 -0.665895 1.232741 -1.067990 0.474215 -0.048045 -0.067098 -0.856855 1.285041 -0.135657 0.211472 1.382557 1.137777 0.436709 -1.142465 0.198500 1.425350
wb_dma_ch_sel/always_40/case_1/stmt_4 4.118255 -0.835739 1.256765 -1.787300 0.251677 2.771929 1.198871 0.894660 0.030080 1.037923 -3.087461 0.930198 -2.539703 0.506550 -1.026872 1.736680 -0.256375 -0.066841 0.682278 0.472583
wb_dma_pri_enc_sub 1.138442 0.094345 1.143067 -0.978482 1.121467 1.934770 -0.661591 0.681127 -1.628940 0.813756 -0.516490 3.659166 -1.222824 -1.403796 -1.127402 0.467924 -0.041827 -0.485637 0.619572 1.261196
wb_dma_ch_rf/reg_ch_am1_r -0.814252 0.911002 1.143445 -0.775790 1.794678 -2.155963 -1.482806 -2.290575 -0.967999 0.144706 -1.507003 0.633919 0.419871 -1.185712 0.746166 1.415297 -1.682205 1.280668 -1.629042 -2.452833
wb_dma_de/assign_72_dma_err -0.645768 1.594424 -1.923026 -0.969087 0.062697 1.515826 -0.467594 4.254406 -1.297876 0.238114 -1.792294 3.869193 -1.314013 -0.208759 0.914461 1.833764 0.045859 -0.655405 2.932384 -0.762265
wb_dma_de/reg_ptr_adr_low -0.144970 -1.177328 -2.168945 1.914693 -2.189034 2.310754 -1.044289 -1.419501 0.097074 -0.082969 -0.621588 -0.584329 -0.586742 1.450395 -0.131917 1.029305 3.691147 0.880930 -2.734260 -0.356646
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.246620 -0.243302 0.532426 -2.512267 -0.916884 2.721778 -0.796150 0.144180 -0.994122 -2.554279 -1.176361 0.869441 -1.762597 -0.195245 -0.732750 1.853644 0.039347 0.617817 0.361466 -0.480558
wb_dma_de/reg_state -0.227434 1.550569 -0.089884 0.657858 -3.643885 -1.751285 1.983370 -0.353655 1.100055 2.950416 -3.086476 0.677907 1.693211 -0.287951 -0.533486 -1.789903 2.514410 -0.885487 -0.586139 0.563215
wb_dma_ch_rf/always_26/if_1 0.368533 1.481695 0.037368 0.102276 2.701811 -3.300188 -2.178895 -2.840916 -1.396028 -0.234577 -4.005756 1.547573 -1.172953 -0.845480 2.141840 0.262597 -0.280001 -1.287299 -3.243118 -0.854510
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -0.182144 2.220145 2.927201 -2.616045 1.801800 1.565210 3.601687 1.982856 -0.017246 6.981232 -3.094718 -1.172763 1.587433 -0.817499 -2.696307 -3.402024 0.873256 -0.311253 -0.004573 0.289878
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.035480 -3.563890 0.181342 -1.260573 1.206122 2.339925 -2.840169 0.485645 0.733707 -2.685304 -1.884326 1.328311 -1.550526 -0.451011 2.378393 3.403128 2.582067 -3.853970 0.264646 -0.626709
wb_dma_ch_sel/assign_113_valid 0.407292 2.449485 -1.288625 -0.773055 0.970555 1.064924 0.422901 3.472401 0.887008 0.358227 -1.925498 -0.667225 -1.907717 0.414220 2.549338 1.337406 1.495153 -1.012442 1.443447 -2.340312
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.141126 -1.076378 -0.964674 -0.431076 -1.086395 -0.062553 0.733335 0.186153 1.079743 -0.630706 0.376970 0.700186 -0.657750 -0.377521 3.085682 2.439653 -0.608218 -0.374858 0.752664 0.221899
wb_dma_inc30r/always_1 0.233473 -0.958539 2.071019 -0.048986 -1.160792 -2.717019 -5.342107 0.120536 0.300077 -0.994445 0.401547 -0.406934 5.539105 1.354719 -1.051895 2.347553 -1.379836 1.952891 1.491913 -2.887001
wb_dma_de/always_23/block_1/case_1/cond -0.132960 1.612887 0.048258 0.584942 -3.453617 -1.594286 2.018523 -0.236108 1.197039 3.151729 -3.200222 0.701082 1.714753 -0.396416 -0.284463 -1.813884 2.741444 -1.156622 -0.602814 0.645441
wb_dma_ch_sel/assign_128_req_p0/expr_1 -2.572910 2.736910 -2.482733 2.877195 1.430886 -2.354993 -0.976200 2.870367 -0.730454 -0.628155 -0.726512 -2.343266 0.898361 2.543086 -3.258749 -3.162712 0.775860 0.089399 1.170254 -3.111578
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.141719 3.559276 -0.423014 -0.324928 2.088648 1.152147 -0.393456 3.514604 -0.230391 0.949838 -2.266622 -1.281166 -1.290629 0.865598 -0.372745 -0.972650 2.110953 -0.724499 0.884613 -2.579965
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.033694 -0.578315 0.842044 -1.046989 0.725955 2.852628 -1.094623 1.845769 -0.330716 -0.319047 -0.925459 1.359684 -1.855191 0.174907 -0.442366 2.056222 0.699255 -0.604044 1.351325 -0.786897
wb_dma_de/always_9/stmt_1/expr_1/expr_1 0.069275 -0.718854 0.822198 -0.585537 1.455688 -0.613942 1.049544 -3.919641 0.653716 1.252471 -2.971716 -4.012105 2.060341 -0.724176 -2.149530 -2.496809 2.600460 0.434524 -4.651881 -1.374676
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -0.153283 0.883446 -1.997908 -0.522384 -4.260395 0.127701 -2.615157 2.260930 -1.546404 -5.155529 -0.848634 0.958644 0.428337 2.410564 -2.681350 1.338466 -0.772347 1.561966 2.636458 -2.010495
wb_dma_ch_sel/assign_148_req_p0 0.116248 2.953982 -2.143651 1.180176 -0.075655 -0.165398 -1.033350 2.581948 0.137028 -1.125765 -0.901205 -0.347126 -2.453873 1.537071 2.325676 0.686241 1.311722 -0.758738 0.516950 -1.730701
wb_dma/wire_ndr -1.397395 2.488480 -1.868116 0.671127 1.433964 1.477372 -0.805274 5.077161 -1.123578 -0.155232 -1.891588 -0.164750 -1.232992 1.611210 -2.869381 0.009800 1.042404 0.631078 2.894518 -4.517416
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.025007 -0.560732 0.857060 -1.056174 0.780795 2.880586 -1.137578 1.892174 -0.320850 -0.296498 -0.964935 1.375970 -1.896227 0.197739 -0.487691 2.036164 0.757942 -0.604585 1.350567 -0.816565
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.183023 -0.006053 1.181677 -1.002618 1.103144 1.931363 -0.597891 0.521922 -1.613637 0.817092 -0.506298 3.555379 -1.191710 -1.458540 -1.127466 0.446710 -0.026688 -0.439933 0.522143 1.300275
wb_dma_ch_sel/always_8/stmt_1/expr_1 4.234793 -0.909211 1.244992 -1.878184 0.216204 2.873196 1.298270 0.876510 0.056712 1.066955 -3.219635 0.967873 -2.610783 0.516462 -1.015338 1.798228 -0.283472 -0.073577 0.668764 0.574597
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 2.623586 0.844307 2.182055 -2.222054 -2.419294 2.565905 -1.320652 -0.851227 -1.312906 -3.192105 -0.083461 0.488547 -1.290728 -0.303628 -3.004205 1.122434 0.084640 2.305850 0.063358 -1.128951
wb_dma_rf/input_dma_done_all 0.059896 0.362814 -0.548566 0.019606 3.168591 1.547508 -0.965326 2.049404 0.084868 0.578850 -2.882717 -2.589656 -0.202095 1.198045 -1.476027 -1.639076 3.387829 -2.132596 -0.687327 -2.087771
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.978070 -0.497593 -0.543848 -1.082444 -1.207406 -0.227065 -0.238938 -2.711598 -0.671276 -0.770512 -1.047318 -2.025306 0.783099 0.320315 -0.138515 -1.052064 0.070159 1.067276 -1.822178 0.482919
wb_dma_de/assign_66_dma_done 0.796493 1.032742 0.740400 -1.272155 3.545647 -0.957160 -0.563355 0.029566 0.079638 2.158714 -4.569001 1.339466 -0.449535 -1.958169 2.160663 0.815540 1.600191 -2.162661 -1.080046 -1.920823
wb_dma/wire_ch4_csr 0.654325 0.314526 -0.740333 -1.160313 -1.921198 -0.819888 -0.784995 -2.512068 0.396277 0.963378 -3.491296 -2.758448 3.470918 1.709210 0.385456 -0.620997 1.323308 1.700961 -4.301223 0.170601
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.900560 0.649607 0.279553 0.035822 0.357927 -1.009129 0.488783 -1.211332 -1.350601 1.173910 0.460785 2.315364 0.686351 -1.627444 -0.655194 -1.659626 -0.779106 0.165534 -0.743941 2.089617
wb_dma_ch_sel/input_ch3_csr 0.800514 -1.037964 -1.553845 0.304473 0.450778 -1.714180 -2.251819 -1.710399 0.881337 2.101748 -3.085824 -2.639779 3.612592 2.694675 2.816212 0.208239 1.064775 0.117487 -3.840813 0.966307
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.130007 -0.152311 0.438710 -2.546870 -0.979105 2.627986 -0.745914 0.125719 -1.014288 -2.632239 -1.123982 0.762496 -1.674183 -0.227148 -0.695467 1.800194 0.053524 0.667020 0.322029 -0.470141
wb_dma_de/wire_adr1_cnt_next -1.457900 0.129553 2.061861 0.393260 0.336938 -1.835328 -2.156706 0.343458 -0.335257 0.434732 0.647011 0.523776 3.176687 -0.408332 -2.892551 0.635680 -0.963281 1.674887 1.729869 -3.442828
wb_dma/wire_de_adr0 0.354408 1.104725 -0.727659 -4.874088 -5.149955 -0.194931 1.542178 0.319911 1.632323 -0.175403 -1.592111 -1.783860 3.228420 0.028072 4.811097 1.782831 -0.635906 1.118313 -0.010319 0.957386
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.135044 0.083873 1.129223 -0.976820 1.139986 1.939304 -0.622938 0.697471 -1.658593 0.838589 -0.464009 3.653953 -1.198712 -1.433590 -1.142911 0.457118 -0.043059 -0.423478 0.652641 1.266488
wb_dma_de/reg_adr0_cnt -0.347613 1.742565 0.193870 -4.885666 -3.597807 -0.989521 0.243412 0.241109 1.415434 0.843390 -2.063295 -0.978977 3.699757 -0.939837 5.510892 3.094540 -0.699267 1.636625 -0.072717 -1.502789
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.139578 0.067763 1.088738 -0.928381 1.151211 1.910123 -0.562524 0.653093 -1.653148 0.825076 -0.506013 3.557096 -1.212299 -1.436631 -1.128106 0.463144 -0.035387 -0.406008 0.611312 1.178556
wb_dma/wire_am0 -0.422150 -0.805882 -0.126288 0.255763 0.372907 0.729420 1.137431 1.843433 0.437725 4.057528 0.971123 -1.031414 1.982675 0.467403 0.169737 -0.852234 0.014885 0.491421 0.500557 0.832358
wb_dma/wire_am1 -0.878362 0.618688 1.096026 -0.142902 1.489990 -0.873076 -1.412786 0.164319 -0.038906 1.179192 -0.266894 0.944366 0.664008 -1.130982 0.913338 1.934943 -0.294451 0.772553 0.365848 -2.966210
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.070916 2.895968 -2.186327 1.153386 -0.063726 -0.176639 -0.980903 2.572479 0.206186 -1.034745 -1.053257 -0.464307 -2.338227 1.520743 2.361152 0.714920 1.393842 -0.793313 0.416478 -1.804855
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.016727 2.882685 -2.311124 1.186157 -0.197561 -0.248036 -0.964343 2.650039 0.240190 -1.179854 -0.877074 -0.302605 -2.460358 1.512787 2.575272 0.928542 1.258347 -0.725677 0.603605 -1.835982
wb_dma_ch_rf/always_22/if_1/if_1 -0.404844 -0.739505 -0.173571 0.228846 0.264659 0.693379 1.108814 1.780536 0.464853 3.826143 0.940608 -1.015177 1.895928 0.471409 0.206621 -0.770784 -0.016740 0.529243 0.515511 0.756908
wb_dma_de/assign_69_de_adr0 0.323024 1.161301 -0.736016 -4.923379 -5.222902 -0.289775 1.550491 0.207454 1.624627 -0.133576 -1.874340 -1.888692 3.415383 0.051457 4.717400 1.685229 -0.559567 1.107797 -0.123416 0.921511
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.791050 1.598493 -3.166987 -0.007026 -0.910286 -0.316643 0.002745 3.852364 0.302857 -0.590858 -1.387649 0.357184 -0.234022 1.278529 2.086951 1.422651 0.142488 -0.374905 2.480552 -2.097205
wb_dma_de/wire_mast0_go -0.892420 0.643453 0.305336 0.067160 0.361260 -0.990544 0.533902 -1.285021 -1.358306 1.170552 0.460869 2.318598 0.667277 -1.660147 -0.679873 -1.626689 -0.768438 0.184982 -0.758307 2.080899
wb_dma_wb_slv/input_slv_din -3.389153 -0.678289 -1.307787 -0.119415 -3.005593 -3.240691 3.726397 -1.380288 0.719679 -0.370907 1.546804 -0.720857 3.665851 -0.838021 -1.435463 -3.274848 0.060247 1.192104 0.624035 1.461632
wb_dma_de/always_3/if_1/if_1 -1.700454 0.573089 1.104975 2.076029 -0.939593 -2.980189 -3.476728 -0.498449 -1.005377 -1.007448 1.219805 0.834303 2.857221 0.718547 -3.040285 -0.052764 -1.064391 1.785292 0.790266 -2.683107
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.247090 -0.248501 0.529780 -2.576947 -0.932477 2.801737 -0.872016 0.254967 -0.983670 -2.577487 -1.203955 0.844683 -1.665198 -0.125781 -0.805617 1.925505 0.110448 0.661994 0.413255 -0.587139
wb_dma_ch_sel/always_47/case_1 -0.883771 0.643758 1.066336 -0.106543 1.505149 -0.858551 -1.433046 0.211474 -0.061161 1.176625 -0.330244 0.944242 0.710179 -1.056577 0.931333 1.891478 -0.259656 0.714174 0.393642 -3.010068
wb_dma_ch_sel/assign_152_req_p0 0.095790 2.969727 -2.303276 1.112020 -0.288292 -0.253909 -1.159776 2.741024 0.214214 -1.125001 -1.059392 -0.392406 -2.291782 1.703740 2.587914 0.769204 1.382759 -0.880260 0.513434 -1.706179
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 1.995844 -3.425194 0.185139 -1.257413 1.168558 2.238835 -2.857818 0.429546 0.734681 -2.731316 -1.821653 1.347452 -1.575701 -0.484612 2.543382 3.396152 2.595287 -3.837021 0.278779 -0.651035
wb_dma_de/reg_de_adr0_we 0.168694 -1.046884 -0.976117 -0.428368 -1.045817 -0.073977 0.708809 0.184939 1.087688 -0.625123 0.321394 0.693670 -0.682914 -0.352994 3.030164 2.360450 -0.586153 -0.401011 0.707903 0.174633
wb_dma_ch_sel/assign_114_valid 0.298209 2.639365 -1.316024 -0.729661 1.068917 0.832968 0.473648 3.350718 0.931941 0.420143 -2.018457 -0.900612 -1.741768 0.456027 2.524234 1.002746 1.603380 -1.028283 1.230050 -2.318001
wb_dma_ch_rf/assign_4_ch_am1 -0.923440 0.974434 1.188508 -0.734915 1.863685 -2.312596 -1.579689 -2.360103 -0.930042 0.245045 -1.477329 0.643711 0.574185 -1.296425 0.946974 1.518220 -1.612774 1.306827 -1.717710 -2.652855
wb_dma_de/wire_dma_done_all 0.038576 0.344449 -0.574081 0.029608 3.261740 1.740174 -1.039205 2.301877 0.068719 0.528738 -2.766224 -2.428812 -0.350664 1.232653 -1.469605 -1.477312 3.375584 -2.207338 -0.438984 -2.051096
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.192001 0.481176 -4.608612 1.702859 -2.280331 -2.649573 -1.623901 3.687469 -0.348959 -2.148431 -0.955368 0.479706 2.146313 3.132717 0.273930 0.206514 -0.719525 -0.588991 2.906357 -1.300915
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -2.737148 1.949890 0.364725 2.254773 2.129614 -1.926608 -2.831866 -1.625142 0.056785 0.091657 -1.191081 3.258798 -0.303703 -1.963894 2.830312 -0.159955 2.815300 -3.295705 -3.268625 -1.265699
wb_dma_wb_slv/input_wb_data_i -0.580063 1.746545 -0.997841 -0.624927 -5.455548 -0.069823 -3.227463 -0.840483 1.639272 -2.467990 0.044422 -2.385285 3.003045 4.442814 5.108772 -2.675045 3.309838 -4.406284 -2.060973 6.390092
wb_dma_de/input_nd -1.407622 2.491139 -1.864323 0.637215 1.437907 1.482884 -0.717775 4.956024 -1.159294 -0.152750 -1.951938 -0.195111 -1.225921 1.577929 -2.911611 0.017202 1.014458 0.745792 2.863169 -4.621666
wb_dma_ch_sel/assign_126_ch_sel 1.150435 3.252002 0.663126 -3.042108 -2.710974 -4.782355 1.156402 -1.047673 0.097464 -0.191926 -3.370288 -0.758903 3.095689 -2.223061 0.964302 -1.682450 -0.455867 0.798017 0.271625 -0.827354
wb_dma/wire_mast1_err -0.621080 1.598460 -1.917525 -1.107687 -0.153058 1.438918 -0.434203 4.029281 -1.285727 0.275478 -1.906573 3.858832 -1.181220 -0.283788 1.004632 1.809868 -0.004158 -0.589655 2.739898 -0.637421
wb_dma_de/wire_ptr_valid 4.646290 0.190835 3.052032 -1.379469 -1.023751 2.777413 0.527124 -0.066308 -0.327221 0.446260 -1.973843 0.650046 -2.270514 0.324128 -3.427911 1.011835 -0.137487 1.500369 0.354544 -0.141840
wb_dma/wire_ch_sel 4.475355 -1.153203 -0.263233 -2.491339 0.126583 -1.830837 5.345698 -1.997596 1.575696 0.039660 -4.398630 -1.399891 -2.420085 -2.802710 1.347946 -0.565446 0.508958 -1.660412 -0.158062 0.942716
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 2.665964 0.816551 2.262026 -2.180347 -2.431236 2.495069 -1.303108 -1.019026 -1.224110 -3.079951 -0.176725 0.424813 -1.244943 -0.344915 -3.034056 0.961894 0.121972 2.247688 -0.109564 -0.993422
wb_dma_de/always_12/stmt_1/expr_1 -0.687652 4.261439 -0.131085 -0.177569 2.627329 0.230161 0.156563 2.423280 -1.451207 2.138074 -1.658409 0.924069 -0.780556 -0.744952 -0.903345 -2.587161 1.358320 -0.660941 0.223313 -0.592469
wb_dma/wire_dma_req 3.788207 -3.569345 0.440328 -1.887030 0.633294 2.067080 -0.480119 -0.258667 1.055950 -1.260462 -3.857150 0.871228 -2.103024 -0.060402 1.812477 2.882341 1.543383 -3.198905 -0.239112 0.595657
wb_dma_ch_sel/assign_136_req_p0 0.088382 2.839023 -2.253848 1.162450 -0.225246 -0.240489 -1.005956 2.597024 0.246712 -1.134380 -0.876974 -0.388697 -2.331688 1.551732 2.475630 0.784212 1.268068 -0.767165 0.592210 -1.730189
wb_dma_ch_rf/assign_5_sw_pointer 0.344232 1.655686 0.201884 0.053418 2.821564 -3.301654 -2.151532 -2.717277 -1.343320 -0.033392 -3.915853 1.494607 -1.051416 -0.987872 2.117323 0.234445 -0.265534 -1.210486 -3.117252 -1.042087
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.867287 -3.710913 0.617298 -0.711549 2.000801 3.447385 -1.796483 0.799521 -0.125989 -0.771370 -1.590444 0.244546 -0.955223 0.588268 -1.623475 1.562950 2.069863 -2.100884 0.127717 -0.458107
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.917600 0.962437 1.147293 -0.769453 1.660775 -2.361041 -1.548623 -2.536239 -0.861911 0.181604 -1.443673 0.560426 0.680911 -1.177257 1.052197 1.388624 -1.672683 1.218667 -1.827911 -2.344530
wb_dma_ch_sel/assign_97_valid/expr_1 -1.148590 1.832854 -2.282983 0.844265 -2.158834 -0.247389 -5.655576 2.946599 1.774681 0.596129 -0.707906 -2.476340 3.520631 3.755069 5.907578 2.740043 4.235682 -0.683545 -0.225737 -2.553660
wb_dma_de/always_9/stmt_1 -1.948542 0.842986 -1.460016 1.115395 2.649168 -0.998929 -0.036676 0.719483 0.391676 0.883259 -1.819015 -3.721051 1.374883 1.183186 -0.976959 -3.428419 2.741832 -1.723811 -1.614890 -1.375921
wb_dma_de/input_pause_req 1.237159 3.993202 -0.715829 -1.341950 -1.350790 -2.873923 5.760180 -1.402685 0.279349 1.893057 -4.775378 1.978347 -1.631144 -3.207210 0.915601 -2.672688 0.011793 -0.694848 -1.079219 1.622067
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.010522 -3.493215 0.182463 -1.246390 1.222393 2.309553 -2.863159 0.541301 0.733299 -2.650463 -1.873037 1.408624 -1.631354 -0.483256 2.371660 3.444962 2.556431 -3.780775 0.311672 -0.729312
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 3.788788 -3.770701 0.891589 -1.433681 1.324778 3.046562 0.534328 -0.205585 0.281901 0.633672 -3.865357 -0.302397 -1.355372 1.030814 -2.045854 0.985961 1.135107 -1.604363 -0.684169 0.963217
wb_dma_de/wire_dma_busy 1.329492 3.599890 -0.057042 -0.715905 0.529894 -3.421091 3.841778 -1.310100 0.026284 -0.452695 -1.835292 -1.939581 -1.603423 -3.246696 -1.049975 -3.135376 0.625881 0.662293 0.255710 -1.981908
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.870357 -3.687872 0.654734 -0.713494 1.966455 3.455301 -1.793534 0.799619 -0.112879 -0.727445 -1.648448 0.261738 -0.946339 0.604457 -1.607069 1.553328 2.055216 -2.109301 0.122798 -0.433844
wb_dma_ch_pri_enc/always_2/if_1 1.224070 0.013502 1.205918 -1.030358 1.130164 1.997472 -0.621117 0.628722 -1.692451 0.832959 -0.535628 3.624230 -1.199501 -1.439180 -1.197181 0.451950 -0.053407 -0.417244 0.589526 1.226457
wb_dma_de/always_6/if_1/stmt_1 -0.616389 2.501956 1.128742 1.487679 2.661032 -0.185782 -2.139081 0.392758 -0.384262 -1.411206 -1.227955 -3.257856 -0.256637 0.207845 -4.083859 -3.239852 3.828465 -0.664753 -1.174062 -4.444985
wb_dma_ch_rf/input_de_txsz_we -1.504893 -0.198266 -1.315960 2.647652 5.154387 0.304147 -0.279062 2.888466 0.663925 0.212365 0.885191 -3.155009 -1.444369 1.302297 -0.766020 -2.724577 2.425075 -3.310864 0.668022 -1.362937
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.882811 0.640380 0.286410 0.082181 0.378638 -0.914794 0.474208 -1.137342 -1.323539 1.165480 0.423716 2.290509 0.678269 -1.591141 -0.652557 -1.585372 -0.783430 0.197633 -0.713906 2.002740
wb_dma_wb_if/input_wb_addr_i 0.120566 1.572901 0.131410 -1.202470 -3.153572 -4.112674 -0.590430 -2.143727 -0.183432 -2.309968 -2.592423 -0.017721 3.233460 0.132689 2.064615 -4.421502 -0.304397 -2.324749 -3.974396 4.912667
wb_dma_ch_sel/always_7/stmt_1 1.887713 -3.783282 0.657047 -0.708469 2.035481 3.487948 -1.849698 0.776067 -0.119665 -0.717018 -1.609746 0.249094 -0.945980 0.625530 -1.668596 1.538964 2.083745 -2.130945 0.040483 -0.426046
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -1.285289 0.378007 -0.495286 0.662663 -5.473410 -1.315519 0.791574 -1.580058 1.141837 1.592017 -2.961433 2.442621 3.860126 -1.583193 -0.803310 0.491942 3.165552 1.317680 -2.429661 -1.252179
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.781035 -2.613156 -0.628075 -1.204055 2.170916 2.949437 0.075826 2.979792 -2.018243 2.632779 -4.786142 1.459801 0.290021 2.196181 -4.458838 -2.080321 0.413610 -2.585706 0.913733 3.019036
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.212688 0.457965 -4.607629 1.831827 -2.254155 -2.665748 -1.640255 3.629445 -0.371411 -2.207647 -0.739707 0.509075 2.062193 3.079926 0.306699 0.279349 -0.789983 -0.596223 2.983184 -1.335664
wb_dma_ch_rf/always_4/if_1/block_1 1.753080 0.037658 1.636987 -1.816619 -1.581254 0.855613 1.322925 -4.979884 0.869202 0.235487 -2.673752 -3.155313 1.581364 -0.019744 -0.757381 -1.663477 1.148083 1.323900 -5.454915 0.828322
wb_dma_de/reg_dma_abort_r -0.652146 1.631544 -1.918843 -0.984735 0.105903 1.404027 -0.448118 4.059378 -1.403490 0.304899 -1.978661 3.899658 -1.234464 -0.313518 0.798843 1.685626 0.087999 -0.632461 2.693322 -0.777932
wb_dma_ch_sel/input_ch2_txsz 1.845323 -3.761961 0.626682 -0.713390 1.938956 3.401263 -1.855607 0.735151 -0.077682 -0.788718 -1.638402 0.164606 -0.847475 0.647623 -1.621356 1.538561 2.115910 -2.162112 0.022457 -0.422792
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.883494 0.638854 0.309642 0.051210 0.415231 -0.932478 0.525831 -1.249131 -1.347325 1.178488 0.488572 2.381408 0.632551 -1.679937 -0.712530 -1.617305 -0.791154 0.182627 -0.702859 2.071447
wb_dma_ch_sel/input_ch5_csr 0.745676 0.404372 -0.701553 -1.082853 -1.615107 -0.817694 -0.813328 -2.662610 0.411925 0.894097 -3.389684 -2.744194 3.204644 1.529408 0.479953 -0.585021 1.333933 1.714025 -4.433743 0.072113
wb_dma_ch_sel/assign_150_req_p0 0.116354 2.873755 -2.221552 1.093046 -0.176807 -0.199578 -1.091872 2.676839 0.231003 -1.165126 -1.094163 -0.426433 -2.236154 1.624305 2.410733 0.741322 1.359198 -0.830301 0.534404 -1.750021
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.897661 0.656309 0.344098 0.092082 0.418332 -0.917131 0.508757 -1.236305 -1.395308 1.197197 0.519267 2.382660 0.635697 -1.675440 -0.702188 -1.643715 -0.802404 0.155795 -0.741480 2.108680
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.157476 -1.027308 -0.976783 -0.390973 -1.019949 -0.079402 0.744859 0.238431 1.059134 -0.614478 0.371175 0.693086 -0.672327 -0.374257 2.986271 2.352132 -0.560507 -0.398773 0.742464 0.163869
wb_dma_ch_sel/assign_155_req_p0 0.079607 2.816408 -2.235994 1.104036 -0.355865 -0.297747 -1.001341 2.498360 0.244111 -1.214442 -0.893100 -0.397234 -2.208118 1.573795 2.575225 0.779053 1.262924 -0.780013 0.516581 -1.639237
wb_dma_ch_sel/always_43/case_1/stmt_4 2.093495 -0.614317 0.867356 -1.067333 0.830658 2.953396 -1.120088 1.882675 -0.334712 -0.308954 -0.974668 1.362942 -1.911158 0.182784 -0.537869 2.087738 0.716347 -0.608890 1.344728 -0.817205
wb_dma_ch_sel/always_43/case_1/stmt_3 1.898918 -3.713757 0.644711 -0.786038 1.885230 3.379611 -1.792621 0.726576 -0.090699 -0.743153 -1.726220 0.225286 -0.842623 0.612747 -1.618242 1.543275 2.078900 -2.082314 0.006927 -0.391366
wb_dma_ch_sel/always_43/case_1/stmt_2 0.383584 -3.025976 0.588600 -0.868053 0.977627 0.959330 -1.347103 -1.655787 -1.123760 0.624204 -1.094499 2.321298 1.507944 -0.858304 -0.513997 -0.945772 1.084734 -2.488926 -1.739565 3.691423
wb_dma_ch_sel/always_43/case_1/stmt_1 0.021347 1.550526 -0.266418 -0.057718 3.387803 0.715683 -2.809429 1.984590 -0.125959 -0.922752 -3.423557 -1.899207 -0.442340 0.625194 -0.339501 -1.687234 4.414703 -3.442272 -0.777648 -2.695575
wb_dma_de/always_19/stmt_1/expr_1 -2.443121 -1.294683 -0.380924 -1.601776 -0.772574 -2.394882 1.321013 0.060870 0.781908 0.473844 -1.994030 1.920247 2.595630 -2.400630 0.765616 2.923306 -1.562866 0.498864 1.855518 -3.478570
wb_dma_ch_rf/wire_ch_err_we -0.684195 1.617160 -1.917170 -0.893361 0.139122 1.434416 -0.420961 4.096097 -1.398897 0.305326 -1.853714 3.852622 -1.260328 -0.281788 0.714058 1.596617 0.051970 -0.635983 2.808677 -0.724144
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 0.634126 2.739681 -0.769048 -1.273818 -1.553713 -3.813312 2.996701 -1.402466 -0.431807 -0.949138 -2.293831 -0.089728 -0.151889 -2.707808 -0.264297 -2.472895 -0.320074 0.383767 0.400964 -0.255854
wb_dma_rf/wire_ch1_adr1 0.682087 0.902973 1.954176 0.315541 -1.302965 0.097794 -0.433884 -1.164857 -0.333125 -0.575968 1.109295 -0.324486 0.144158 -0.267916 -2.646069 -0.665243 -0.080339 1.856375 -0.323796 -0.750259
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 2.310894 2.372591 -1.023218 0.879457 -4.094247 3.057719 -0.358884 3.022138 0.484145 3.890865 -0.769875 -1.146455 -0.007076 4.895902 0.958265 -0.602711 2.271092 0.787606 -0.484093 3.568804
assert_wb_dma_wb_if/input_pt_sel_i -0.551214 0.505084 0.350170 -1.357681 -0.285608 -0.961815 1.032925 -4.209373 0.428562 -0.353342 -3.546011 -1.764340 2.560574 0.319648 -1.850288 -0.610113 0.041669 -0.285031 -3.646449 0.609527
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -2.924889 -0.069992 -3.647669 0.034115 -1.022158 -1.483239 -0.114585 4.365548 0.330023 -0.722908 -1.618259 0.123169 2.497629 1.921263 0.288109 0.723630 -0.673606 -0.743905 3.747729 -1.920521
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.860572 0.634342 0.297638 0.050475 0.361372 -0.938342 0.506491 -1.241934 -1.344019 1.164018 0.440926 2.296839 0.677427 -1.635936 -0.680895 -1.606405 -0.776269 0.182284 -0.772960 2.069828
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.103288 -0.588024 0.841360 -1.090344 0.790973 2.963673 -1.109758 1.881711 -0.364502 -0.344533 -1.071175 1.374839 -1.902722 0.210641 -0.527435 2.067338 0.797386 -0.619104 1.322990 -0.842021
wb_dma_rf/input_paused -1.269116 0.558640 0.852808 1.093490 -0.348372 0.016161 1.082779 -1.832450 1.041584 0.960270 -0.065292 1.314104 -0.214242 -0.791215 0.780789 -0.754005 0.874111 -1.224384 -2.497686 1.235492
wb_dma/wire_mast0_adr -0.536357 -0.605894 -3.311618 3.817911 -3.327402 1.196254 -2.649952 -1.737851 -0.591034 -1.505171 0.277652 -0.114882 -1.113674 2.715238 -0.045604 0.641800 3.550409 1.010558 -3.323232 0.098508
wb_dma_ch_pri_enc/inst_u8 1.195756 0.094742 1.184716 -1.001693 1.162603 1.926224 -0.551526 0.606425 -1.656000 0.846207 -0.496323 3.658262 -1.216040 -1.518346 -1.190230 0.417916 -0.061472 -0.417068 0.561853 1.298733
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.077499 2.920957 -2.240586 1.018675 -0.317471 -0.329651 -0.975460 2.435375 0.209145 -1.126011 -1.134731 -0.404007 -2.164058 1.564919 2.460658 0.679663 1.342907 -0.816166 0.366828 -1.671305
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -1.216336 2.520983 -0.467827 1.416412 2.176667 -2.023551 1.143422 0.581610 0.837006 0.800180 1.194731 -2.309183 -0.557289 -0.076330 1.669301 -2.799685 0.529983 -1.339702 -0.468106 0.225271
wb_dma_ch_arb/always_2/block_1 0.140758 -0.633622 -0.479785 -1.956209 -3.674912 -1.739349 -1.965304 0.381764 -1.815111 -2.194290 -4.635490 2.786537 3.368408 1.025033 -4.128263 1.684032 -1.987564 1.981947 1.471656 -2.134978
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 -0.008745 0.507124 -0.667594 -0.072609 3.079409 1.490255 -0.993902 2.184372 0.111756 0.514524 -2.933619 -2.537165 -0.143410 1.261665 -1.335409 -1.583673 3.406025 -2.167359 -0.550794 -2.061998
wb_dma_ch_sel/always_40/case_1/cond 4.584596 0.255293 2.991578 -1.387970 -1.136077 2.587884 0.741163 -0.198815 -0.219724 0.521347 -1.963411 0.579254 -2.267714 0.305286 -3.218895 0.979340 -0.296467 1.552949 0.299177 -0.073873
wb_dma_ch_rf/assign_22_ch_err_we -0.590255 1.584568 -1.865713 -1.024021 0.026471 1.465505 -0.442327 4.001168 -1.363779 0.328816 -1.964827 3.935832 -1.222895 -0.341476 0.833724 1.739517 0.049376 -0.627198 2.699647 -0.697013
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.166090 0.454968 -4.598292 1.809471 -2.334824 -2.764000 -1.647149 3.508410 -0.320689 -2.250230 -0.829769 0.451025 2.110391 3.104077 0.463168 0.225026 -0.796049 -0.654539 2.824058 -1.214577
wb_dma_ch_rf/wire_pointer 4.966831 0.203143 5.089948 -1.622212 -1.069195 3.647706 2.591726 -3.104648 1.452845 1.670847 -3.077104 -0.924030 -1.306679 -0.258970 -4.025810 0.128732 0.802994 1.888876 -3.894585 0.295976
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.150759 0.083403 1.126888 -0.993366 1.101735 1.927534 -0.593456 0.652139 -1.691837 0.843972 -0.539472 3.648973 -1.198210 -1.423578 -1.150544 0.492090 -0.015087 -0.436484 0.615504 1.231428
wb_dma_ch_pri_enc/wire_pri19_out 1.188680 0.049471 1.174368 -1.003090 1.091337 1.922681 -0.620684 0.638707 -1.625117 0.800940 -0.501686 3.654245 -1.203019 -1.470301 -1.065917 0.462676 -0.028444 -0.459264 0.609522 1.295240
wb_dma_ch_sel/assign_5_pri1 -0.258316 0.414193 0.581736 0.365095 1.815442 0.735682 0.459870 0.096911 -1.638586 0.925902 0.386017 2.427022 -1.071289 -1.665133 -2.518090 -0.686451 -0.504395 0.696440 0.374853 -0.080961
wb_dma_rf/inst_u26 -0.543763 1.561102 -1.840509 -1.040908 -0.030931 1.528376 -0.436603 4.062696 -1.326613 0.273807 -1.887722 3.889264 -1.262993 -0.281803 0.928267 1.822354 0.005806 -0.605779 2.781065 -0.727335
wb_dma_rf/inst_u27 -0.603430 1.590693 -1.923779 -1.046448 -0.115602 1.408296 -0.415704 3.926842 -1.300534 0.268955 -1.968343 3.717691 -1.120092 -0.248743 0.866476 1.733421 0.042595 -0.553055 2.662912 -0.708703
wb_dma_de/always_23/block_1/case_1/block_10 2.013442 -3.481416 0.146058 -1.196009 1.179596 2.298448 -2.842633 0.514286 0.732538 -2.696542 -1.805780 1.369394 -1.606436 -0.434985 2.419265 3.412211 2.526623 -3.789583 0.308076 -0.667564
wb_dma_de/always_23/block_1/case_1/block_11 2.000879 -4.916127 -0.389368 -1.119453 0.912811 3.284587 -1.118138 0.857413 1.006509 -1.347211 -1.406687 0.737936 -1.386161 0.332416 1.249978 3.752681 1.581310 -2.558882 0.640516 -0.197301
wb_dma_rf/inst_u22 -0.594101 1.615768 -1.807901 -0.990217 0.151081 1.548652 -0.472495 4.144026 -1.381891 0.292057 -1.968836 3.736964 -1.247180 -0.290348 0.568846 1.771170 0.089671 -0.456733 2.813730 -1.009481
wb_dma_rf/inst_u23 -0.644921 1.543767 -1.895824 -1.054373 0.015312 1.448815 -0.427888 4.025788 -1.337112 0.328713 -1.896989 3.974830 -1.238728 -0.345344 0.915488 1.815385 0.021485 -0.617793 2.792276 -0.700870
wb_dma_rf/inst_u20 -0.679745 1.692413 -1.909917 -1.018423 0.028374 1.429606 -0.440377 4.110313 -1.356722 0.335214 -1.954835 3.879871 -1.227761 -0.309689 0.805877 1.720598 0.069909 -0.596017 2.767393 -0.834888
wb_dma_de/assign_86_de_ack 4.020494 -3.637697 0.532712 -1.992872 0.524177 2.123037 -0.553826 -0.377363 1.084099 -1.255095 -3.909913 0.922094 -2.113105 -0.027368 1.843859 3.023552 1.509785 -3.175910 -0.265630 0.674480
wb_dma_rf/inst_u28 -0.712797 1.660803 -1.950399 -0.947178 -0.013777 1.402876 -0.479576 4.137315 -1.312499 0.257270 -1.903233 3.727756 -1.170054 -0.195534 0.847219 1.713668 0.087350 -0.595264 2.779491 -0.828344
wb_dma_rf/inst_u29 -0.659625 1.630492 -1.937268 -0.981770 0.052327 1.501644 -0.494093 4.231395 -1.317904 0.285590 -1.941530 3.795871 -1.286695 -0.231108 0.908799 1.798554 0.088855 -0.684135 2.865622 -0.829969
wb_dma_ch_sel/always_1/stmt_1 3.867132 -3.481798 0.539243 -1.924022 0.575942 2.000452 -0.538248 -0.402391 1.058677 -1.296645 -3.847112 0.942905 -2.116024 -0.148369 1.906323 2.894362 1.510160 -3.264224 -0.324398 0.712007
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.075530 -1.770523 0.663086 0.740218 2.678708 -0.737789 0.663206 -2.830436 1.156416 0.799707 -0.147737 -3.464208 0.875190 -0.430943 -0.199311 -2.580771 2.079053 -1.838457 -3.285249 0.768395
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.055499 2.922385 -2.244009 1.090509 -0.356201 -0.257851 -1.104580 2.591760 0.150288 -1.138281 -1.102853 -0.457680 -2.130006 1.680893 2.295782 0.710391 1.338390 -0.707116 0.481215 -1.798280
wb_dma_rf/inst_check_wb_dma_rf 1.157086 1.855049 1.001514 -0.797036 0.667433 -2.287597 -2.490145 -4.324148 -2.044550 -2.412951 -1.680952 -0.897832 -0.869710 -0.732855 -0.026650 -1.371530 -0.985384 0.001098 -3.671332 0.481495
wb_dma_rf/reg_wb_rf_dout -2.337689 5.070018 1.410286 -3.365664 -4.242328 -3.271719 2.747755 -6.170681 0.706261 -3.018326 -2.701477 -1.980641 1.770140 -0.766148 1.749491 -5.753808 1.564792 -1.961458 -5.277845 4.379382
wb_dma/input_dma_req_i 3.838388 -3.433121 0.446476 -1.955641 0.541607 1.959661 -0.547271 -0.321580 1.079166 -1.318561 -3.906868 0.953101 -2.080923 -0.080044 1.972119 2.987674 1.506326 -3.233849 -0.270509 0.586773
wb_dma_de/input_am1 -0.857816 0.649567 1.031150 -0.099016 1.478767 -0.893492 -1.432732 0.213918 -0.058091 1.166610 -0.244732 0.938958 0.698029 -1.096122 0.919514 1.918087 -0.309000 0.767540 0.415126 -2.967629
wb_dma_de/input_am0 -0.446072 -0.720806 -0.173080 0.308552 0.311163 0.678802 1.127809 1.743373 0.447954 3.903517 0.956109 -1.063016 1.915380 0.462161 0.207002 -0.897586 0.056942 0.456517 0.399607 0.851041
wb_dma_ch_sel/reg_next_start -2.565081 1.356880 1.334333 0.621819 3.121854 -0.957308 -1.382725 -1.360246 0.669454 1.454390 -1.842776 2.909509 0.191124 -3.132097 2.746932 0.272336 2.756552 -3.206723 -2.766691 -1.747390
wb_dma_ch_sel/input_ch4_csr 0.675386 0.151660 -0.761110 -1.245532 -1.817153 -0.792700 -0.763296 -2.660232 0.406918 0.929630 -3.483536 -2.790462 3.466987 1.524203 0.488854 -0.563201 1.405413 1.672994 -4.448156 0.218276
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.594904 -0.230638 0.300223 0.313451 1.487457 1.780114 -0.048391 1.465792 -0.318619 -0.226267 -0.055827 0.164309 -1.849907 -0.009290 -1.876098 0.986336 0.289193 0.540884 1.247847 -2.275677
wb_dma_ch_sel/assign_107_valid 0.341923 2.489291 -1.369069 -0.645630 1.103712 0.996673 0.437440 3.615680 0.905003 0.404547 -1.705144 -0.685580 -1.982924 0.485787 2.671208 1.294158 1.473718 -1.093665 1.561175 -2.312455
wb_dma/wire_next_ch 0.571806 1.002200 0.851878 -1.138856 3.767721 -1.003927 -0.727089 0.050706 -0.014056 2.221154 -4.292974 1.473476 -0.381818 -2.042936 2.104055 0.717358 1.586512 -2.247760 -0.998445 -1.888818
wb_dma_rf/wire_ch2_txsz 1.881615 -3.843944 0.623798 -0.736849 1.935982 3.379174 -1.854883 0.584161 -0.073357 -0.749212 -1.737375 0.111536 -0.746172 0.627326 -1.694735 1.462044 2.156266 -2.139031 -0.114596 -0.360207
wb_dma_ch_rf/wire_ch_am0 -0.425356 -0.721317 -0.197985 0.289421 0.354741 0.677882 1.102968 1.732767 0.428008 3.900317 0.919851 -1.011978 1.867591 0.442611 0.223529 -0.863969 0.075412 0.479831 0.390970 0.838772
wb_dma_ch_rf/wire_ch_am1 -0.841730 0.987109 1.179165 -0.822552 1.703680 -2.297154 -1.413507 -2.440717 -0.937544 0.136338 -1.467450 0.555481 0.549140 -1.201895 0.920230 1.392550 -1.671019 1.262918 -1.749683 -2.339359
wb_dma/wire_ch6_csr 0.700829 0.078530 -0.826053 -0.940814 -1.876400 -0.778258 -0.943674 -2.364308 0.465485 1.071295 -3.442298 -2.928444 3.567900 1.947325 0.378655 -0.517950 1.312097 1.754607 -4.283533 0.103892
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.252824 0.050019 1.149381 -0.974648 1.205998 2.059668 -0.644289 0.764717 -1.700836 0.790628 -0.516673 3.692489 -1.382275 -1.467370 -1.199706 0.587235 -0.037716 -0.417144 0.713521 1.131748
wb_dma_de/input_csr 0.609345 -3.295138 -1.691262 -2.951247 0.147390 2.404058 0.457827 7.062122 0.613944 3.869297 -3.821089 0.349368 3.973575 4.402514 0.012506 -0.005727 -0.929588 -3.690435 4.803748 4.178266
wb_dma_de/reg_read -0.915053 0.851298 -0.361071 0.214489 3.751113 0.768401 -0.564014 1.297145 -1.263143 1.635451 -2.146234 -0.138455 0.238865 -0.317933 -2.187002 -3.064641 2.547411 -2.075237 -0.945659 -0.107863
wb_dma/input_wb1_cyc_i -0.529123 0.573502 0.584819 -1.403944 -0.153761 -1.046974 1.064357 -4.393209 0.475259 -0.296591 -3.361870 -1.661153 2.447979 0.122084 -1.764071 -0.367681 -0.147146 -0.118638 -3.622918 0.416488
wb_dma_ch_rf/wire_ch_adr0_we 0.450117 1.065277 -0.705189 -4.874125 -5.094172 -0.091085 1.394646 0.279558 1.568141 -0.320750 -1.704568 -1.756076 3.174987 0.078145 4.740128 1.845967 -0.561546 1.078179 -0.036542 0.904409
wb_dma_ch_sel/assign_140_req_p0 0.020876 2.933021 -2.370456 1.136918 -0.268826 -0.266214 -1.044189 2.664923 0.256051 -1.230309 -0.950736 -0.419184 -2.320889 1.676775 2.570151 0.844166 1.294791 -0.825447 0.572737 -1.750044
wb_dma_rf/wire_ch3_txsz 2.029251 -0.565505 0.810287 -1.004993 0.775914 2.892446 -1.095983 1.906248 -0.316981 -0.327351 -0.934112 1.326348 -1.905780 0.173201 -0.453593 2.089430 0.750331 -0.597937 1.334013 -0.798280
wb_dma_rf/input_wb_rf_din -0.508802 2.454698 -0.847821 -0.809399 -5.200329 -0.946132 -2.600142 -1.466706 2.183147 -1.982385 -0.157632 -3.734000 3.467194 4.115179 5.840950 -3.371658 3.845680 -4.389898 -2.898736 6.120415
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.538668 0.963640 -0.667219 -4.878233 -5.067899 -0.215245 1.405875 -0.079444 1.474127 -0.429262 -1.908869 -1.665092 3.110027 -0.105809 4.597736 1.793869 -0.562480 1.116668 -0.324718 0.925786
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.329369 0.527151 -1.006188 1.813025 -1.262663 -1.234078 -1.501626 -0.770513 -0.706570 -1.548411 0.813908 0.354484 -0.356825 1.155364 -0.087807 -0.517103 -0.144608 0.200218 -0.887205 0.565292
wb_dma_pri_enc_sub/reg_pri_out_d1 1.217806 0.033112 1.127754 -0.981449 1.134559 1.966563 -0.609702 0.656238 -1.631929 0.816801 -0.518304 3.561536 -1.213169 -1.374473 -1.141607 0.467048 0.011400 -0.427567 0.581707 1.188858
wb_dma_ch_rf/always_19/if_1/block_1 0.043654 1.578782 0.850722 0.388777 1.398528 -1.489235 1.435478 -1.800064 0.950770 1.229555 0.521098 -2.367483 -0.011917 -0.884204 1.101325 -2.131836 0.693154 -0.234018 -2.057033 0.403964
wb_dma_ch_rf/always_2 4.705024 0.273345 3.091049 -1.435274 -1.081789 2.699868 0.768430 -0.250971 -0.300506 0.484047 -2.096433 0.565000 -2.297393 0.312128 -3.456713 0.873127 -0.213165 1.630221 0.238673 -0.114898
wb_dma_ch_rf/always_1 0.244642 0.362476 -0.146179 -0.053341 0.254897 -1.495992 2.157507 -1.602623 2.032535 0.566476 0.921695 -1.624977 -0.720452 -1.239288 4.119761 0.368182 0.028006 -0.631109 -1.301142 0.635583
wb_dma_de/input_mast0_drdy 0.180024 -2.043753 -2.239777 0.731113 -0.520215 3.231467 -0.512305 -2.241089 0.033472 1.344680 -2.882715 -0.349989 -0.219236 0.004618 0.130885 0.862194 5.595914 -0.197393 -4.456264 -0.251169
wb_dma_ch_rf/always_6 -0.573095 -0.977999 -0.145576 0.264598 -5.024511 -0.523220 0.667852 -0.927902 0.961394 1.819233 -2.653833 2.045288 3.787471 -0.708179 -1.354777 0.144391 2.402333 0.429773 -1.848541 0.287307
wb_dma_ch_rf/always_5 1.053305 -0.539193 -0.467623 -1.106885 -1.126202 -0.243202 -0.191876 -2.842345 -0.635203 -0.732129 -1.018205 -2.054761 0.729378 0.325013 -0.101342 -1.097456 0.056360 1.095802 -1.870746 0.563201
wb_dma_ch_rf/always_4 1.980236 -0.183122 1.630478 -1.832294 -1.698576 0.942423 1.075641 -5.079705 0.836721 0.217020 -2.748419 -3.284209 1.651469 0.173973 -0.720318 -1.660605 1.205214 1.214224 -5.510170 1.101276
wb_dma_ch_rf/always_9 -0.566945 1.570745 -1.912751 -1.040855 -0.009939 1.506559 -0.505375 4.161740 -1.312742 0.244767 -2.030491 3.781477 -1.277169 -0.199817 0.876669 1.836834 0.091448 -0.631308 2.771918 -0.842200
wb_dma_ch_rf/always_8 0.827881 4.165147 -0.379483 -1.245772 -0.800994 -4.921900 3.649364 -2.298468 0.191324 -0.143542 -2.468228 -1.810344 0.072374 -3.187928 0.784386 -3.928445 0.618661 0.029966 -0.869896 -0.213322
assert_wb_dma_rf/input_wb_rf_dout 1.078222 1.770808 0.858428 -0.876575 0.451819 -2.369959 -2.148495 -4.319035 -1.914842 -2.260704 -1.759067 -1.061666 -0.612138 -0.676883 0.074098 -1.424261 -1.054065 0.094419 -3.701367 0.650593
wb_dma/wire_wb1_addr_o -1.325984 -1.635030 -0.830242 0.231212 0.105505 -1.084698 -0.341757 1.251255 0.010493 -0.194010 -0.092864 -0.014520 2.553585 0.918446 -1.609471 -0.493193 -0.862732 -0.635701 1.880493 0.044147
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.204560 0.062461 1.197547 -1.009541 1.099155 1.940461 -0.626768 0.553212 -1.691269 0.853401 -0.559230 3.684620 -1.169707 -1.481178 -1.172463 0.396216 -0.036000 -0.404895 0.537533 1.345231
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.733531 1.587090 -3.103105 -0.068760 -1.021186 -0.279494 0.035621 3.702563 0.254906 -0.505930 -1.485329 0.363861 -0.103046 1.210519 2.029257 1.498560 0.145581 -0.216630 2.344996 -2.144882
wb_dma_wb_slv/always_5/stmt_1/expr_1 -2.151989 1.123492 -4.184416 3.115606 -1.076049 -1.809151 -1.810138 3.866110 0.049249 -2.504902 2.262975 1.233327 -1.715908 2.609288 3.837071 0.676051 -0.568750 -2.269937 2.741606 0.706060
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 1.941775 0.418017 -1.748441 -3.900024 -3.393251 -2.302309 -3.037854 -3.472281 -3.528793 -2.235013 -3.215788 -2.733444 2.307526 1.195670 0.010183 -2.378231 0.065675 1.241537 -0.085184 1.719448
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -2.877601 1.609345 -3.818149 3.128357 -0.698934 -2.572400 -1.323478 2.715458 -1.202381 -1.337466 2.672512 3.478040 -1.126476 0.979273 3.243980 -0.712429 -1.264610 -2.104640 2.043154 2.646660
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.619031 -0.209552 0.300310 0.312740 1.482546 1.747249 -0.061300 1.437103 -0.305369 -0.222304 -0.102940 0.134399 -1.845225 -0.019622 -1.910049 0.991882 0.310012 0.533961 1.231403 -2.265035
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.906006 0.651060 0.301165 0.068548 0.387910 -0.990316 0.504690 -1.263968 -1.338049 1.201268 0.469813 2.356400 0.675016 -1.683331 -0.703596 -1.681193 -0.782237 0.170648 -0.732990 2.103310
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.174145 -0.189578 0.477328 -2.496263 -0.911165 2.713997 -0.800340 0.223327 -0.982371 -2.567879 -1.053584 0.879645 -1.730500 -0.220071 -0.713751 1.877065 0.003546 0.662868 0.448215 -0.526420
wb_dma_wb_slv/reg_slv_dout -0.687936 1.564672 -0.916090 -0.745834 -5.720488 -0.110711 -3.013043 -0.935174 1.767048 -2.429175 -0.110245 -2.278830 3.321847 4.455993 4.975842 -2.620543 3.216376 -4.333926 -2.134302 6.429872
wb_dma_ch_pri_enc/always_2 1.224503 0.046919 1.163182 -1.062338 1.066790 1.920711 -0.652052 0.545815 -1.663061 0.857015 -0.593429 3.700006 -1.141998 -1.488591 -1.115019 0.419487 -0.027127 -0.474021 0.507106 1.395756
wb_dma_ch_pri_enc/always_4 1.186541 0.045899 1.136783 -0.997114 1.152137 1.988333 -0.605930 0.695340 -1.619432 0.789580 -0.570491 3.638309 -1.260399 -1.414632 -1.150822 0.519235 0.010636 -0.428084 0.648174 1.182749
wb_dma/inst_u3 -0.175507 0.348591 -0.575854 -1.299738 -3.546936 -1.376567 0.874506 -5.055510 -0.277370 -0.829733 -4.693666 -2.077222 2.653843 1.202262 -1.836705 -2.202532 -0.031982 0.123729 -5.642222 2.262663
wb_dma_wb_slv/always_1/stmt_1 -0.428329 2.419086 0.878670 -2.151790 -2.999639 -4.380696 -1.164950 -1.707350 0.265682 -1.979397 -1.725023 0.277971 4.347285 0.555442 2.958134 -4.265207 -0.771893 -3.795436 -1.956161 5.976339
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.101587 0.364044 -4.544482 1.741268 -2.208928 -2.640727 -1.631676 3.565294 -0.336707 -2.182892 -0.959405 0.525858 2.115248 3.067099 0.368493 0.241055 -0.748748 -0.721330 2.862644 -1.203431
wb_dma_rf/wire_ch0_am0 -0.458766 -0.733734 -0.175822 0.277390 0.306472 0.685134 1.098132 1.815930 0.444805 3.891990 0.950797 -1.034355 1.928318 0.485604 0.175996 -0.815359 0.048322 0.533761 0.476547 0.786514
wb_dma_rf/wire_ch0_am1 -0.859318 1.025724 1.209634 -0.761976 1.896609 -2.314363 -1.613572 -2.389030 -0.933549 0.193916 -1.507196 0.660819 0.552679 -1.321678 0.941271 1.472794 -1.579775 1.258666 -1.710606 -2.560446
wb_dma_wb_mast/wire_mast_drdy -0.978732 -2.688820 -3.990232 1.324061 -0.948660 4.121780 -1.962673 1.236984 -0.970320 -0.327824 -2.475178 1.963992 -0.930649 1.364648 -0.586065 2.184494 4.566087 -0.848232 -1.125717 -0.743695
wb_dma_wb_if/wire_mast_pt_out 0.393295 -0.630126 -1.384224 0.529462 -0.665467 -0.842609 0.916239 -2.308028 -0.878637 -1.502419 -2.624125 -0.152045 -0.912524 -0.676374 -0.705770 -1.707551 0.755951 0.493804 -4.121668 0.384487
wb_dma_ch_sel/assign_95_valid/expr_1 -2.084677 -0.087435 -2.186200 1.009244 -0.892415 -0.424575 -5.691875 1.325223 0.782671 1.313761 -0.797571 -0.976706 4.699043 2.467576 4.493072 1.577069 4.426472 -1.355200 -1.349972 -0.926474
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.159210 0.090987 1.173400 -0.947204 1.134970 1.968682 -0.641109 0.643958 -1.667699 0.807407 -0.521756 3.637766 -1.237429 -1.444952 -1.201647 0.476051 -0.053002 -0.435904 0.607307 1.251150
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.183148 0.096967 1.124705 -1.009216 1.055272 1.882443 -0.573233 0.584271 -1.647170 0.783440 -0.550331 3.606185 -1.169507 -1.453093 -1.126172 0.466986 -0.038683 -0.416079 0.558443 1.245648
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.247217 0.033466 1.187920 -1.044086 1.111464 2.014291 -0.617166 0.680533 -1.675868 0.840924 -0.538981 3.737382 -1.251124 -1.439831 -1.130029 0.551313 -0.028845 -0.445395 0.675921 1.283512
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -0.360405 0.976048 -2.141482 -0.220382 -4.240070 0.076401 -2.822783 2.694561 -1.601832 -5.163836 -0.567624 1.037657 0.448678 2.647551 -2.782285 1.245592 -0.805531 1.468476 2.976632 -2.029886
wb_dma/constraint_slv0_din -0.400932 2.910967 0.205891 -0.476181 -0.915508 -0.941091 0.934168 -2.268746 0.045990 -0.989566 -1.021107 0.642932 -1.862920 -0.620554 2.281776 -1.742134 0.241187 -1.856506 -1.653350 2.102054
wb_dma_de/always_4/if_1/if_1 -0.720236 4.246214 -0.088091 -0.150288 2.577599 0.158324 0.218012 2.178318 -1.494302 2.149659 -1.690287 0.845216 -0.639828 -0.813239 -1.112866 -2.679605 1.333717 -0.469678 0.024787 -0.574433
wb_dma_rf/always_2 1.199697 4.447328 -0.400221 -1.552116 -0.281302 -0.453764 3.656794 -0.888177 0.003629 1.366778 -3.417914 1.346054 -3.490448 -0.791263 3.032804 -1.835752 -0.442059 -1.729936 -1.118595 3.139690
wb_dma_rf/inst_u24 -0.661507 1.592836 -1.884122 -1.008943 -0.002874 1.394318 -0.494411 4.091533 -1.327452 0.281118 -1.922102 3.801254 -1.161774 -0.213596 0.839307 1.686906 0.064334 -0.617971 2.804835 -0.736143
wb_dma_rf/always_1 -2.346013 5.263867 1.352165 -3.284128 -4.209679 -3.280528 2.914455 -5.815998 0.764464 -2.766680 -2.629447 -1.756309 1.682480 -0.893888 1.929594 -5.718493 1.414982 -2.023890 -5.000002 4.446071
wb_dma_ch_sel/always_38 -2.742439 2.029927 0.375201 2.177303 1.960991 -2.009045 -2.810854 -1.704848 0.044868 0.040963 -1.374191 3.333958 -0.237184 -1.998403 2.687896 -0.226609 2.810897 -3.240154 -3.325615 -1.312107
wb_dma_ch_sel/always_39 -1.331321 2.476502 -1.797891 0.655012 1.441136 1.482256 -0.747881 4.902679 -1.125533 -0.145107 -1.896720 -0.158652 -1.241765 1.529236 -2.948131 0.002956 0.987380 0.712565 2.826246 -4.536813
wb_dma_ch_sel/always_37 1.064127 2.728696 1.193423 -4.366629 -1.829402 -4.313405 2.387173 -0.583328 0.681240 0.515239 -3.734002 -1.193857 3.639975 -3.140489 1.080926 -1.446866 -0.584619 0.540891 1.229976 -1.240959
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.767851 1.527371 -3.128404 -0.014741 -1.013384 -0.325930 0.071452 3.740374 0.321832 -0.541108 -1.328429 0.329919 -0.159748 1.223443 2.166519 1.454785 0.131893 -0.301525 2.373558 -2.035610
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -2.096332 0.983276 1.964409 -2.239154 1.068100 -0.071318 -0.416995 3.953479 -0.047804 4.313505 -1.962483 -0.941065 5.595139 0.894798 -2.942836 -2.496709 0.391291 -1.072904 2.339369 -0.679117
wb_dma_ch_sel/assign_10_pri3 0.625801 -0.244426 0.319485 0.292668 1.510313 1.807112 -0.045324 1.454057 -0.307549 -0.252578 -0.110803 0.162429 -1.862448 -0.049702 -1.920475 1.017940 0.282914 0.555910 1.221536 -2.288658
wb_dma_rf/inst_u21 -0.588530 1.553137 -1.984863 -1.000780 -0.000191 1.522688 -0.507982 4.263008 -1.321611 0.227524 -1.942256 3.882278 -1.292677 -0.226872 0.923878 1.895351 0.084788 -0.652542 2.881493 -0.800872
wb_dma_rf/wire_ch3_adr0 -0.286175 1.045328 0.006656 -2.909414 -2.925494 -0.408039 2.580009 -2.861634 -0.889364 -1.960244 -2.327730 0.101299 0.248477 -2.252051 -1.796827 -0.557069 -0.617010 2.114900 -1.637324 -0.969727
wb_dma_ch_rf/input_dma_busy 0.855491 4.256931 -0.364790 -1.347478 -0.814415 -5.113333 3.975357 -2.332880 0.136874 -0.134944 -2.545694 -1.807990 0.015189 -3.463506 0.570647 -3.995398 0.444281 0.206318 -0.775619 -0.386779
wb_dma_ch_sel/assign_134_req_p0 -0.066702 2.170941 -1.201814 -0.044768 -2.958390 -1.121732 -1.258178 0.902939 -0.621311 -3.959897 -0.084439 -1.172640 0.348195 1.679341 -1.765068 -0.397084 -0.346473 1.443151 1.074555 -1.756621
wb_dma/wire_wb0m_data_o -3.472203 -0.839029 -1.363772 0.015081 -2.988664 -3.263828 3.827861 -1.345067 0.727652 -0.372911 1.750933 -0.630973 3.716900 -0.847157 -1.513836 -3.298024 -0.024213 1.206585 0.720222 1.589052
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.739877 1.440968 -3.076163 -0.022536 -0.944799 -0.275437 0.068456 3.666231 0.295875 -0.557025 -1.441474 0.291646 -0.140148 1.211499 2.021106 1.447308 0.178292 -0.308319 2.342666 -2.079779
wb_dma_ch_rf/always_6/if_1 -0.635129 -0.818067 -0.321846 0.211163 -5.223260 -0.648430 0.840609 -1.039958 1.084548 1.999314 -3.016744 1.928877 3.873165 -0.731607 -0.986649 0.073290 2.629944 0.352533 -2.129002 0.254735
wb_dma 0.144528 0.540726 -1.004210 -1.344443 -2.984417 -2.004257 1.414941 -5.342866 0.218046 -0.822484 -5.182881 -2.929709 3.051801 1.617314 -1.346551 -2.741122 -0.036883 0.355299 -6.675189 2.657388
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 -0.157676 1.763718 1.485069 0.506108 2.366366 1.047531 -1.119268 0.448473 -1.519640 0.991994 -0.977230 -0.344396 0.320305 -0.456381 -4.414141 -3.422015 2.581858 -0.437637 -1.126645 -0.817785
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.036572 1.552566 0.821761 0.418789 1.434029 -1.373718 1.397991 -1.638941 0.911977 1.205634 0.533327 -2.249825 -0.110875 -0.914886 1.077588 -2.022774 0.685762 -0.267469 -1.931153 0.317876
assert_wb_dma_rf/input_wb_rf_adr 1.062086 1.814406 0.827329 -0.722376 0.594852 -2.219482 -2.388884 -4.085265 -2.017143 -2.416613 -1.504260 -0.936885 -0.853026 -0.586679 0.031698 -1.367862 -1.018375 0.036096 -3.442844 0.569010
wb_dma_ch_rf/always_6/if_1/if_1 -0.667257 -0.953826 -0.168452 0.273894 -4.962402 -0.476936 0.805590 -1.153072 0.960275 1.880920 -2.811689 2.117628 3.730721 -0.874982 -1.380875 0.161040 2.517182 0.557940 -2.057132 0.022686
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.213676 0.074437 1.151420 -1.060263 1.009500 1.897138 -0.594268 0.515316 -1.683678 0.806860 -0.631695 3.644859 -1.105601 -1.450405 -1.086417 0.438968 -0.014509 -0.425208 0.481858 1.377736
wb_dma_ch_arb/wire_gnt 0.108599 -0.751970 -0.424874 -1.825235 -3.483279 -1.783432 -1.791855 0.178277 -1.754465 -1.992606 -4.794327 2.851024 3.277140 0.867311 -4.083084 1.611693 -1.894592 1.888006 1.264255 -2.060662
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -0.622062 1.569331 -1.915993 -0.961976 0.072042 1.541603 -0.446497 4.130460 -1.323343 0.249917 -1.893285 3.805083 -1.310624 -0.267224 0.774120 1.821528 0.003487 -0.538473 2.827998 -0.864910
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.142128 0.468709 0.859245 0.979441 -0.404745 0.032459 1.130878 -1.860348 1.014898 0.909695 -0.056754 1.226968 -0.180940 -0.800176 0.643693 -0.680711 0.806219 -1.059563 -2.412678 1.197040
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -1.375208 2.413211 -1.866826 0.731464 1.462417 1.437888 -0.742383 5.014610 -1.103975 -0.172194 -1.747283 -0.225140 -1.244521 1.619569 -2.831116 -0.017490 0.945974 0.637423 2.930025 -4.409887
wb_dma_rf/always_1/case_1/cond -2.351340 5.226074 1.320458 -3.278082 -4.106033 -3.293544 2.611310 -5.692091 0.670438 -2.845187 -2.519408 -1.788024 1.721923 -0.755811 2.059912 -5.641946 1.460090 -2.104268 -4.847124 4.448792
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.107317 0.156247 1.121530 -0.974975 1.061940 1.814132 -0.565692 0.514626 -1.701641 0.840724 -0.518615 3.681782 -1.118241 -1.527934 -1.077366 0.331268 -0.074846 -0.435701 0.530542 1.378662
wb_dma_wb_slv/assign_4/expr_1 -2.647095 -1.610362 -2.897744 0.114224 -3.599497 -3.485695 3.961381 -2.955498 -0.378557 -1.802053 -1.859894 -0.691790 2.826678 -1.087536 -2.320261 -4.639668 1.166097 1.398681 -3.146046 1.639016
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 1.880227 -3.669124 0.674620 -0.718880 2.035766 3.518557 -1.852538 0.871824 -0.163758 -0.734858 -1.648453 0.324852 -0.954279 0.599616 -1.661177 1.603670 2.047530 -2.119403 0.173893 -0.488904
wb_dma_de/always_3/if_1/stmt_1 -0.348896 0.542876 -1.032102 1.836250 -1.267962 -1.257658 -1.548392 -0.743422 -0.700940 -1.513793 0.745063 0.371310 -0.397849 1.193785 -0.092402 -0.553748 -0.092411 0.169539 -0.850061 0.536670
wb_dma_ch_sel/assign_104_valid 0.355776 2.449824 -1.269789 -0.681162 1.166179 1.110111 0.413415 3.600505 0.896843 0.352263 -1.762825 -0.733535 -2.051451 0.482283 2.561789 1.251113 1.515838 -1.108309 1.506824 -2.348343
wb_dma_ch_rf/always_9/stmt_1 -0.669226 1.618590 -1.924444 -1.021166 0.002784 1.519543 -0.515353 4.227562 -1.325544 0.290977 -1.910093 3.829087 -1.202947 -0.224959 0.883797 1.810287 0.018246 -0.606175 2.912314 -0.794880
wb_dma_wb_if/input_mast_adr -1.510504 -0.975926 -1.730718 1.869054 -1.205601 -2.232303 -1.762412 0.333473 -0.632290 -1.689737 0.588987 0.280661 1.990945 1.960525 -1.414082 -0.985140 -0.846031 -0.492664 0.828045 0.685129
assert_wb_dma_ch_arb/input_req -2.009818 2.757148 -2.177974 0.434273 0.030888 -0.333953 -0.676984 3.602020 -0.829563 0.086641 -1.812216 -0.388695 0.611102 1.616611 -1.066796 -1.033065 0.689786 0.182306 1.700629 -2.354647
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.125294 -0.204100 0.442589 -2.541649 -0.939190 2.720499 -0.795155 0.223229 -0.993123 -2.554189 -1.157760 0.888958 -1.737109 -0.206533 -0.635446 1.890817 0.084920 0.590558 0.414595 -0.448818
wb_dma_wb_if/input_wbm_data_i -0.830559 1.653012 -0.928671 -0.512428 -5.675752 -0.074360 -3.056710 -1.045490 1.853957 -2.555374 0.249711 -2.456136 3.218782 4.484834 5.026450 -2.730295 3.328692 -4.300173 -2.256797 6.399791
wb_dma_de/wire_tsz_cnt_is_0_d -0.300992 1.850515 1.455731 0.552388 2.220703 0.729137 -1.039476 0.159355 -1.508492 1.019951 -0.932929 -0.496108 0.480484 -0.491875 -4.391925 -3.658705 2.462650 -0.311006 -1.315706 -0.677423
wb_dma/wire_dma_err -0.735383 1.627347 -1.839494 -0.949748 0.038682 1.338937 -0.396732 3.907317 -1.399577 0.356143 -1.787883 3.804700 -1.107747 -0.337083 0.711100 1.516346 0.003317 -0.516905 2.630694 -0.630103
wb_dma_ch_sel_checker/input_ch_sel_r 1.459018 -0.360745 0.568986 -1.328201 -0.659293 1.212432 -1.076084 0.508229 -0.004828 -0.093086 -0.905125 1.215405 -0.145141 0.240953 1.391522 1.137233 0.442577 -1.171770 0.192460 1.384337
wb_dma_ch_sel/assign_119_valid 0.369727 2.506120 -1.338961 -0.711828 0.974832 0.929139 0.473148 3.419274 0.951202 0.369645 -1.912010 -0.744726 -1.881945 0.443686 2.626492 1.297286 1.519457 -1.026239 1.353693 -2.344562
wb_dma_inc30r/input_in 1.005399 1.855577 2.640977 -2.982313 -3.799865 -2.012154 -2.758176 -3.119051 -0.604080 -2.275748 -2.040604 -0.302993 3.542760 -1.447260 -1.223467 2.292538 -0.923689 4.422469 -1.527888 -4.161718
wb_dma_ch_pri_enc/inst_u15 1.150842 0.122607 1.168408 -0.992593 1.145201 1.890539 -0.577209 0.627653 -1.698552 0.874419 -0.481088 3.735228 -1.191473 -1.489588 -1.139294 0.385503 -0.076412 -0.422194 0.621964 1.306274
wb_dma_ch_pri_enc/inst_u14 1.237009 0.070504 1.177968 -0.987261 1.097287 1.951118 -0.608598 0.598933 -1.664985 0.788888 -0.530245 3.654642 -1.236867 -1.482963 -1.153457 0.455258 -0.040336 -0.405519 0.551150 1.277052
wb_dma_ch_pri_enc/inst_u17 1.181420 0.044539 1.098225 -0.992898 1.038985 1.888831 -0.646639 0.623503 -1.599329 0.781641 -0.576111 3.514329 -1.143922 -1.397109 -1.057959 0.451674 0.018211 -0.456506 0.549769 1.255746
wb_dma_de/wire_dma_err -0.528846 1.524480 -1.744242 -1.095860 -0.026689 1.470596 -0.375748 3.771201 -1.316716 0.302140 -1.981105 3.900589 -1.202987 -0.450104 0.839045 1.782718 0.040053 -0.555308 2.549109 -0.664579
wb_dma_ch_pri_enc/inst_u11 1.046484 0.162630 1.104301 -0.902107 1.087865 1.763078 -0.508098 0.504918 -1.686746 0.829395 -0.478441 3.583006 -1.087226 -1.505095 -1.180508 0.284543 -0.063711 -0.358892 0.509713 1.308720
wb_dma_ch_pri_enc/inst_u10 1.174341 0.084275 1.163775 -1.008172 1.124310 1.958663 -0.637486 0.646432 -1.645980 0.827312 -0.499944 3.696697 -1.228423 -1.438749 -1.102731 0.517776 -0.047881 -0.460750 0.624264 1.312338
wb_dma_ch_pri_enc/inst_u13 1.191072 0.065965 1.160164 -1.017158 1.090170 1.945942 -0.582741 0.572732 -1.651127 0.815266 -0.484571 3.596557 -1.212216 -1.470862 -1.116811 0.481726 -0.044580 -0.432008 0.563934 1.266129
wb_dma_ch_pri_enc/inst_u12 1.142013 0.124906 1.099558 -1.026497 0.995396 1.795821 -0.593776 0.461048 -1.629817 0.815425 -0.628467 3.542391 -1.047103 -1.446538 -1.143212 0.341287 -0.001017 -0.387477 0.460288 1.286651
wb_dma_ch_pri_enc/inst_u19 1.124739 0.119016 1.130966 -1.015773 1.115254 1.893464 -0.614838 0.613546 -1.687193 0.877425 -0.588972 3.701097 -1.138436 -1.458725 -1.176799 0.390405 -0.054822 -0.438211 0.594630 1.292453
wb_dma_ch_pri_enc/inst_u18 1.143932 0.137294 1.127607 -0.977965 1.061578 1.902809 -0.637457 0.691632 -1.648747 0.808907 -0.575699 3.644727 -1.205531 -1.431494 -1.142962 0.444038 -0.017943 -0.418327 0.634704 1.223432
wb_dma_ch_sel/assign_110_valid 0.357956 2.527999 -1.330344 -0.755797 1.043827 1.010697 0.390398 3.582617 0.916846 0.387642 -1.912897 -0.710537 -1.947196 0.495585 2.678891 1.269819 1.537848 -1.102596 1.459050 -2.293449
wb_dma_rf/inst_u30 -0.574546 1.634211 -1.802552 -1.078501 0.129291 1.587917 -0.517575 4.165442 -1.462567 0.340411 -1.990249 4.074911 -1.264284 -0.350189 0.637644 1.774957 0.067721 -0.581329 2.844012 -0.796479
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 2.273670 -0.447099 0.379160 -1.568889 0.050875 1.954310 -2.098630 1.657091 0.518123 -2.304761 -1.126578 2.605369 -2.775460 -0.938795 3.590089 4.174769 1.165397 -2.319093 1.674790 -1.118595
wb_dma/wire_pointer3 4.093572 -0.748268 1.179087 -1.782189 0.189035 2.732816 1.214489 0.963425 0.035155 1.005735 -3.133523 0.890946 -2.508960 0.498714 -1.034973 1.698882 -0.233382 -0.071094 0.675283 0.475276
wb_dma_ch_pri_enc/wire_pri6_out 1.253806 0.062238 1.163125 -1.027813 1.133556 1.990588 -0.648484 0.653666 -1.642460 0.776991 -0.556543 3.606412 -1.280993 -1.448176 -1.109303 0.499587 -0.014019 -0.433068 0.615793 1.228474
wb_dma_rf/assign_6_csr_we 2.201113 4.947281 -1.261098 -2.418504 0.761537 -0.814473 3.115090 1.037267 -0.882406 0.896223 -3.544337 0.393156 -3.978817 -0.630622 3.063434 -1.519633 -0.957664 -1.061522 1.093354 1.973443
wb_dma_de/assign_82_rd_ack -0.838430 0.895075 -0.366755 0.065400 3.510365 0.791104 -0.627062 1.149651 -1.233746 1.603715 -2.386106 -0.177933 0.399908 -0.268166 -2.123582 -2.947129 2.606858 -1.949560 -1.075513 -0.173325
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 4.216911 -0.913727 1.269134 -1.828285 0.284956 2.880796 1.241783 0.893798 0.025523 1.061995 -3.196563 0.999463 -2.615604 0.515164 -0.977153 1.816941 -0.235960 -0.119033 0.673748 0.529508
wb_dma_ch_sel/assign_96_valid 0.161943 1.946730 -1.617742 0.493241 -1.992337 -0.738768 -3.525629 1.614237 0.966615 2.648256 -2.054159 -0.248680 2.849518 2.633928 4.917647 2.224622 2.546505 0.127964 -0.701046 -0.411967
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.184900 0.049941 1.156542 -1.020238 1.057357 1.858559 -0.594736 0.553316 -1.651181 0.808387 -0.566618 3.560369 -1.129843 -1.421951 -1.089974 0.438726 -0.042164 -0.401104 0.519478 1.312953
wb_dma_de/reg_next_ch 0.505341 1.255782 0.674555 -1.197872 3.504925 -1.199940 -0.687970 0.172900 0.019368 2.129783 -4.347205 1.561617 -0.410897 -2.032222 2.379849 0.767889 1.521613 -2.241656 -0.869948 -1.849913
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.866509 0.669726 0.289164 0.034697 0.321459 -0.993267 0.524308 -1.252207 -1.326471 1.155894 0.428449 2.225187 0.730217 -1.610890 -0.652815 -1.652789 -0.789043 0.205000 -0.747745 2.055383
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.913310 0.654282 0.312730 0.056288 0.366148 -0.982853 0.535965 -1.241124 -1.291042 1.127763 0.471524 2.220007 0.695496 -1.643788 -0.646712 -1.613716 -0.780718 0.168120 -0.751855 2.051082
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 4.159754 -0.810181 1.208014 -1.733689 0.332172 2.869742 1.306170 1.031876 0.044416 1.104472 -3.177646 0.938737 -2.653126 0.589454 -1.061795 1.771495 -0.275719 -0.066839 0.741808 0.445475
wb_dma_ch_rf/assign_24_ch_txsz_dewe -1.390600 -0.298225 -1.215492 2.584182 5.250652 0.505785 -0.314313 3.034694 0.644228 0.205412 0.882834 -3.020886 -1.581796 1.241265 -0.808973 -2.516065 2.420593 -3.261199 0.823674 -1.536734
assert_wb_dma_ch_arb -2.038772 2.688941 -2.201624 0.421072 0.010596 -0.340242 -0.670169 3.601020 -0.796528 0.083514 -1.722263 -0.354452 0.579091 1.658041 -0.950858 -0.994600 0.686984 0.118523 1.696034 -2.243181
wb_dma/wire_csr 1.068438 -0.907781 -0.991422 -2.213817 1.924785 -1.227714 3.149040 0.507768 1.335201 2.925313 -3.710483 -2.904147 2.855187 2.073692 0.735885 -2.262886 -1.936628 -1.006141 -1.047883 3.392510
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.909956 0.652625 0.309705 0.039460 0.385779 -0.963153 0.538472 -1.233887 -1.379539 1.166649 0.441908 2.360451 0.667062 -1.670742 -0.725986 -1.667812 -0.789733 0.170740 -0.732750 2.061206
wb_dma_wb_if/input_mast_din 0.501448 -4.970091 -0.171392 0.173649 1.920830 1.831170 -1.213533 0.642498 -0.108340 0.551604 -0.700056 -1.237066 1.488478 2.027770 -2.133438 -1.186805 1.030128 -3.078973 -0.184898 2.480408
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.223622 -1.129027 -0.980982 -0.435034 -1.062528 -0.033370 0.767360 0.249633 1.073767 -0.631703 0.355080 0.739683 -0.752492 -0.391408 3.119758 2.502511 -0.624906 -0.391984 0.772920 0.221024
wb_dma_ch_rf/reg_sw_pointer_r 0.383853 1.586705 0.136006 0.132914 2.797562 -3.302121 -2.107833 -2.861785 -1.540524 -0.141593 -3.900713 1.609362 -1.195034 -0.911936 1.856910 0.173853 -0.493604 -1.102715 -3.181488 -0.864797
wb_dma_ch_sel/assign_142_req_p0 0.121379 2.909044 -2.250686 1.089208 -0.308074 -0.202155 -1.041585 2.696224 0.215667 -1.136999 -1.037659 -0.425659 -2.248849 1.666060 2.463029 0.839538 1.294869 -0.765424 0.629296 -1.819970
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.035634 0.414670 -4.446023 1.675812 -2.279065 -2.607994 -1.556840 3.346975 -0.370103 -2.100583 -0.949240 0.441151 2.072449 2.979708 0.264590 0.095509 -0.713698 -0.585691 2.624601 -1.125709
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.646232 -0.232139 0.311144 0.282880 1.568443 1.822973 -0.045480 1.475579 -0.321516 -0.226632 -0.094387 0.182582 -1.908224 -0.040687 -1.938782 1.007338 0.325956 0.563892 1.256695 -2.291689
wb_dma_rf 0.924260 1.565653 -0.587364 -1.998555 -3.229919 -2.549177 0.695241 -4.716930 0.075820 -0.467682 -3.584517 -3.171413 3.178408 0.502047 0.322075 -3.227283 1.319190 1.228455 -4.253886 1.604136
wb_dma_de/reg_chunk_cnt -0.655521 4.138164 -0.006881 -0.245128 2.427622 0.145516 0.232209 2.042326 -1.514095 2.176642 -1.642093 1.026364 -0.613656 -0.910191 -0.993304 -2.639892 1.255127 -0.515661 -0.016576 -0.265422
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -2.014115 1.056130 2.065624 -2.286408 1.084006 0.082110 -0.383763 3.915226 0.001677 4.454013 -2.030921 -0.972857 5.547100 0.828722 -2.941445 -2.403762 0.559522 -0.936109 2.197827 -0.762941
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -2.342349 1.392754 1.293147 -0.638764 0.001081 -1.042204 -1.657969 3.292450 -0.536905 3.253628 -1.185800 -0.791343 5.343059 1.915090 -3.082234 -2.846144 0.301237 -0.667743 1.582447 -0.375788
wb_dma/input_wb0m_data_i -0.645643 1.464666 -0.909977 -0.594362 -5.425234 -0.097193 -3.026666 -0.935182 1.739249 -2.328034 -0.017096 -2.260772 3.151674 4.311100 5.015809 -2.594401 3.235911 -4.330153 -2.244336 6.300169
wb_dma_de/always_15/stmt_1 -0.008997 0.480636 -0.616767 0.048513 3.195561 1.551069 -1.016645 2.340446 0.073568 0.565943 -2.738731 -2.363784 -0.272010 1.246859 -1.358672 -1.545159 3.293468 -2.195666 -0.417144 -2.062235
wb_dma/wire_ch7_csr 0.807288 0.033177 -0.846091 -0.958189 -1.667207 -0.715764 -0.875817 -2.389208 0.432408 1.133285 -3.448120 -2.796798 3.426468 1.711896 0.341599 -0.483999 1.373291 1.740431 -4.307356 0.120728
wb_dma/input_wb0_ack_i 0.859326 -0.202047 -1.877741 -0.190904 -3.348095 0.146394 0.141697 -4.304020 -0.772724 0.421869 -5.989802 -1.185893 0.797953 1.489700 -1.299763 -2.299855 2.655807 0.090936 -7.170727 2.316483
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.142315 0.398701 -4.627001 1.782310 -2.168209 -2.590098 -1.673625 3.676041 -0.370034 -2.209135 -0.907054 0.547255 2.018199 3.081838 0.306241 0.315097 -0.692335 -0.643705 2.929139 -1.327493
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -3.120707 0.428821 -4.476324 1.718036 -2.233708 -2.623057 -1.571755 3.472088 -0.350958 -2.093415 -0.981640 0.407813 2.172984 3.043777 0.117257 0.173507 -0.728316 -0.471925 2.779766 -1.334697
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -3.099162 0.352253 -4.524341 1.635718 -2.288175 -2.580031 -1.610621 3.471282 -0.369274 -2.135408 -1.054196 0.485840 2.182594 3.056985 0.222195 0.247196 -0.710456 -0.595690 2.769830 -1.256129
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -2.056619 1.730711 -2.378112 1.748246 1.284419 -0.417811 -1.055535 4.790876 -0.273528 -0.388864 1.167140 0.304024 -0.714546 1.877791 1.163632 -0.932264 0.124329 -2.174761 3.134990 -0.150875
wb_dma_ch_sel/assign_125_de_start -2.682525 1.915287 0.300756 2.223931 1.919379 -2.054470 -3.012562 -1.648541 0.104948 -0.041359 -1.155334 3.083133 -0.153836 -1.759689 2.958998 -0.059151 2.805386 -3.239714 -3.278857 -1.268276
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 4.169045 -0.777566 1.197823 -1.803248 0.257599 2.850626 1.316658 0.981633 0.031285 1.104324 -3.190912 0.922075 -2.650547 0.522537 -1.077812 1.738506 -0.278613 -0.056044 0.726758 0.481626
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.851088 0.570128 0.357106 0.048556 0.426696 -0.893846 0.507596 -1.210217 -1.338659 1.175618 0.488377 2.360341 0.629738 -1.641337 -0.678935 -1.603608 -0.788583 0.182968 -0.697012 2.067301
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 1.977047 -3.389588 0.098379 -1.272328 1.118238 2.256948 -2.785576 0.584756 0.799221 -2.728446 -1.843896 1.446627 -1.647827 -0.504140 2.632272 3.538506 2.501950 -3.814648 0.376145 -0.700821
wb_dma_ch_sel/input_dma_busy 0.635158 -0.219124 0.319298 0.311062 1.490911 1.818548 -0.060310 1.441074 -0.343620 -0.240492 -0.092909 0.164208 -1.898686 -0.049131 -1.916147 1.039716 0.300874 0.567660 1.249824 -2.283845
wb_dma_inc30r -0.372253 -0.592755 1.355338 -2.410824 -3.405316 -2.361712 -1.774115 -0.869767 -0.220482 0.791349 -1.394742 -1.191578 7.037120 -0.236561 -2.052497 0.886944 -1.496608 3.868651 0.037875 -2.677505
wb_dma_ch_sel/always_45/case_1 0.244661 1.477162 0.850305 2.170826 -2.528779 -1.192156 -1.938137 -1.763068 -1.017267 -2.043298 1.964519 -0.004776 -0.181043 0.980202 -2.560407 -1.229019 -0.163730 1.927009 -1.111952 -0.122498
wb_dma_ch_sel/assign_117_valid 0.328128 2.466198 -1.370117 -0.666558 1.164822 1.125888 0.392109 3.714664 0.906305 0.380709 -1.767249 -0.607167 -2.078408 0.453268 2.628443 1.377571 1.502577 -1.139265 1.627820 -2.427543
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 1.952579 -3.349946 0.118678 -1.231317 1.098603 2.201885 -2.654295 0.465177 0.764119 -2.665066 -1.752060 1.413360 -1.649092 -0.545050 2.544690 3.431713 2.442635 -3.716535 0.303026 -0.626339
wb_dma/wire_ch3_adr0 -0.267922 1.032642 0.024544 -2.971355 -3.101183 -0.385704 2.566881 -2.913941 -0.935663 -2.026616 -2.342027 0.033250 0.374831 -2.259138 -1.967766 -0.537028 -0.614293 2.242216 -1.632788 -0.994826
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.354874 0.585830 -1.026942 1.838575 -1.258185 -1.219528 -1.521738 -0.626110 -0.695643 -1.543536 0.855103 0.401630 -0.413374 1.228000 -0.013766 -0.471362 -0.173095 0.193866 -0.711855 0.470726
wb_dma_de/always_6/if_1/if_1/cond -1.999586 0.869373 -1.467458 1.139546 2.737554 -0.956978 0.003248 0.715022 0.355412 0.915868 -1.816635 -3.703185 1.346148 1.123090 -1.089740 -3.440335 2.760109 -1.707029 -1.585951 -1.504420
wb_dma/wire_mast1_pt_out 0.200911 -0.754747 -1.473526 0.649480 -0.647727 -1.084379 1.066840 -2.446002 -0.921963 -1.465995 -2.523066 -0.114834 -0.762056 -0.788981 -0.762825 -2.017713 0.669475 0.473156 -4.154553 0.610937
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.834689 1.611990 -3.141208 0.019581 -0.968927 -0.370434 -0.010123 3.768487 0.247524 -0.514349 -1.470892 0.254612 -0.052633 1.313166 1.941578 1.244822 0.186449 -0.285263 2.320379 -2.071024
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.180536 -1.124261 -0.997461 -0.445662 -1.108116 -0.081229 0.759875 0.220900 1.107846 -0.668013 0.354516 0.743787 -0.713402 -0.396443 3.146853 2.457183 -0.603816 -0.407679 0.754287 0.237997
wb_dma_ch_sel/always_48 0.103642 -0.591559 -0.459721 -1.927070 -3.624386 -1.843109 -1.729723 0.327874 -1.784897 -1.979920 -4.737040 2.821144 3.290975 0.850798 -3.985834 1.672523 -2.020538 2.033623 1.424594 -2.191890
wb_dma_ch_sel/always_43 -0.060101 2.786423 1.985524 0.278065 2.339220 -0.016784 -2.645532 -0.356081 -1.596145 -0.447512 -1.524016 -0.048496 0.282957 -1.171614 -3.382408 -3.666851 3.457253 -1.471934 -1.674464 -1.315142
wb_dma_ch_sel/always_42 1.142430 -0.930259 -0.944906 -2.173170 1.801748 -1.303092 3.273794 0.291603 1.417954 2.745123 -3.456107 -3.029455 2.721484 1.997675 0.872717 -2.034373 -2.156228 -0.682455 -1.080392 3.217586
wb_dma_ch_sel/always_40 4.716112 0.183591 3.083605 -1.427442 -1.056451 2.823051 0.650056 -0.136820 -0.274245 0.471042 -2.009548 0.614047 -2.304238 0.316032 -3.356580 0.988907 -0.178746 1.531953 0.327345 -0.108831
wb_dma_ch_sel/always_47 -0.897362 0.671666 1.120379 -0.116858 1.545124 -0.939019 -1.512896 0.159569 -0.051803 1.214560 -0.285003 0.950457 0.714970 -1.135724 0.951038 1.982828 -0.295914 0.744119 0.381183 -3.068573
wb_dma_ch_sel/always_46 -0.427783 -0.765123 -0.211467 0.308548 0.314322 0.692678 1.149699 1.793047 0.418302 3.943352 0.983885 -1.044618 1.923914 0.477445 0.155638 -0.868030 0.010389 0.475876 0.453899 0.841856
wb_dma_ch_sel/always_45 0.305697 1.574257 0.865309 2.210014 -2.581753 -1.202053 -1.980657 -1.813591 -1.028448 -2.080112 1.843753 -0.000840 -0.163577 0.997015 -2.648854 -1.300185 -0.094650 1.957112 -1.214619 -0.188997
wb_dma_ch_sel/always_44 0.744524 1.893707 -0.396001 -5.258674 -5.495296 -0.781227 0.456475 -1.145685 1.348052 -3.724916 -2.302881 -0.894428 1.578583 -0.262433 4.853570 2.799798 -0.804104 0.729125 -0.121653 0.135235
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.022759 2.974105 -2.256816 1.108424 -0.248767 -0.305674 -0.991226 2.541058 0.223630 -1.141071 -1.008473 -0.485622 -2.250959 1.566090 2.448797 0.701728 1.331848 -0.733154 0.472987 -1.860651
wb_dma_ch_rf/input_ndnr 0.503571 -0.128098 0.495802 -0.021297 0.475292 2.952365 -2.755549 2.799830 -1.176657 -1.220573 -2.133504 -0.463166 -0.014053 1.804851 -4.978767 -0.202189 2.558531 -0.079545 1.209185 -3.232277
wb_dma_de/always_4/if_1/stmt_1 0.147914 3.544904 -0.421163 -0.240226 2.150147 1.101923 -0.314884 3.447897 -0.189872 0.977385 -2.098152 -1.269623 -1.333982 0.806228 -0.378058 -1.029160 2.041176 -0.718799 0.854235 -2.498869
wb_dma_wb_if/wire_wb_addr_o -1.575824 -1.070764 -1.776662 1.871029 -1.177205 -2.267124 -1.772407 0.557688 -0.622938 -1.685490 0.607865 0.349273 2.125028 2.058980 -1.439084 -0.965073 -0.944333 -0.532903 1.038003 0.689349
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.304814 0.490247 -0.987878 1.827931 -1.371721 -1.277514 -1.486947 -0.844262 -0.717673 -1.596342 0.826015 0.339382 -0.354476 1.171947 -0.091641 -0.527972 -0.149611 0.218873 -0.933075 0.628561
wb_dma_ch_sel/assign_111_valid 0.307016 2.487327 -1.333643 -0.730102 1.024192 0.931138 0.476746 3.292767 0.913142 0.365221 -1.909295 -0.760943 -1.881800 0.375423 2.575647 1.217378 1.469511 -1.012737 1.274287 -2.324296
wb_dma_wb_slv/assign_2_pt_sel -3.162621 -1.996282 -2.505079 -1.775838 -2.748665 -3.871678 3.639720 -5.761486 -0.606125 -1.266697 -5.459894 -2.145909 6.455008 -0.218094 -4.479280 -5.804268 0.975599 -0.479194 -5.569274 3.622515
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -0.866024 1.469636 -0.887043 1.123065 2.388159 -1.508996 -4.805306 1.167576 0.182775 -1.695472 -2.357592 -0.072941 -0.588065 0.294685 3.256513 1.813729 3.212710 -2.715773 -0.804070 -4.494927
wb_dma_ch_sel/assign_144_req_p0 0.028824 2.932632 -2.314946 1.080031 -0.325986 -0.253029 -1.053130 2.728705 0.261625 -1.175795 -0.988764 -0.422477 -2.276544 1.673726 2.532217 0.841616 1.298565 -0.795626 0.597898 -1.823363
wb_dma_de/input_pointer 4.625600 0.178377 3.096742 -1.291810 -0.990796 2.717745 0.651731 -0.214035 -0.324116 0.435341 -1.917947 0.571085 -2.349244 0.256320 -3.549690 0.964998 -0.214873 1.648664 0.323755 -0.255032
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.019602 -4.814385 -0.324665 -1.102591 0.851535 3.352698 -1.026945 0.901508 1.004450 -1.363769 -1.278501 0.876100 -1.520513 0.230561 1.355689 3.874442 1.435433 -2.422632 0.777563 -0.246037
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 4.004996 -0.362021 0.673079 -2.166619 -0.486198 1.565950 -0.082818 0.845076 0.799331 -0.964997 -3.190352 2.138790 -3.184437 -0.536738 3.086003 3.519795 0.330513 -1.883087 1.011729 0.105749
wb_dma_ch_rf/input_wb_rf_adr 2.779423 0.453047 -0.760055 0.410032 0.115909 -4.849414 -6.475917 2.153396 -1.224811 -0.254545 -0.203215 -0.008071 4.063971 1.277413 3.857656 -1.988919 -0.764166 -4.043106 1.119063 4.081194
wb_dma_ch_sel/input_pointer0 2.579277 0.393147 2.681070 -0.608651 -0.491245 2.814847 -1.484106 0.716738 -0.631968 -0.902230 0.244454 0.912759 -1.643864 -0.043943 -3.039692 1.265593 0.687525 1.187433 1.010931 -1.493339
wb_dma_ch_sel/input_pointer1 2.018195 -0.582093 0.860173 -0.990625 0.756225 2.862767 -1.105464 1.827254 -0.333703 -0.314023 -0.920840 1.322470 -1.899509 0.155583 -0.489608 2.061653 0.691568 -0.610280 1.333740 -0.765937
wb_dma_ch_sel/input_pointer2 1.438055 -0.334721 0.554718 -1.310214 -0.663488 1.140998 -1.035561 0.467945 -0.048157 -0.072471 -0.883192 1.175025 -0.110517 0.185090 1.330394 1.046775 0.452541 -1.130393 0.128285 1.350685
wb_dma_ch_sel/input_pointer3 4.107725 -0.763698 1.224241 -1.790063 0.249717 2.725634 1.163940 0.824868 0.042469 1.018869 -3.116298 0.984958 -2.538203 0.487100 -0.979444 1.730635 -0.251351 -0.084185 0.644216 0.497000
wb_dma_de/reg_chunk_0 -0.714914 4.169550 -0.124962 -0.170610 2.484505 0.117635 0.219437 2.159067 -1.431310 2.101463 -1.666596 0.781670 -0.644276 -0.748212 -0.984015 -2.676155 1.348122 -0.561638 0.007696 -0.497300
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.618041 -0.210580 0.282063 0.307194 1.523872 1.786568 -0.065016 1.493546 -0.323111 -0.230639 -0.066703 0.157036 -1.859420 -0.026022 -1.895463 1.020506 0.278650 0.523695 1.263729 -2.246014
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.114414 2.875027 -2.190392 1.060442 -0.460951 -0.331961 -1.008506 2.325883 0.249715 -1.179486 -0.960386 -0.472455 -2.147204 1.607729 2.431257 0.736909 1.231238 -0.624964 0.389625 -1.662816
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.068494 2.999028 -2.244288 1.061151 -0.214164 -0.228613 -1.056560 2.617418 0.188654 -1.102364 -1.089869 -0.438303 -2.251503 1.618068 2.360167 0.677871 1.384451 -0.809629 0.489198 -1.760344
wb_dma_ch_sel/reg_am0 -0.445570 -0.768267 -0.147314 0.268094 0.293239 0.645644 1.122257 1.731766 0.446850 3.865012 0.968929 -1.028747 1.926398 0.423602 0.217482 -0.764071 -0.004231 0.551432 0.495549 0.777044
wb_dma/assign_2_dma_req 3.994600 -3.478444 0.561283 -2.032068 0.547598 2.123164 -0.478024 -0.384802 1.049270 -1.230598 -4.006689 1.053424 -2.181350 -0.129020 1.845136 2.983863 1.489407 -3.192923 -0.282643 0.658794
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.679145 1.601854 2.392929 -2.088802 -2.069798 1.496549 -0.853315 -2.129914 -2.665142 -1.968647 0.230864 2.694957 -0.566601 -1.924798 -3.700105 -0.687865 -0.597806 2.453134 -0.786982 0.958108
wb_dma_ch_rf/wire_ch_csr -0.643796 0.585956 -2.013220 -1.592437 -3.945843 -3.250524 2.399878 -2.568294 0.864324 0.263723 -3.401806 -1.812448 4.045999 0.052950 0.172129 -2.677311 1.955442 1.152220 -1.766096 0.869493
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 1.664841 -1.107920 0.130983 -0.504556 -1.520197 -0.956208 -3.579806 0.044763 0.585820 -1.367068 -0.157732 -0.878853 2.646074 1.879619 1.893726 2.160736 -0.562013 0.513851 0.071043 0.110902
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.936287 0.661849 0.317675 0.065864 0.414432 -0.956449 0.521381 -1.189988 -1.404905 1.202056 0.455881 2.458103 0.699320 -1.689667 -0.716334 -1.647776 -0.831648 0.184153 -0.699983 2.137772
wb_dma_ch_sel/assign_118_valid 0.333645 2.541114 -1.317531 -0.681364 1.108994 0.970625 0.564895 3.365030 0.912314 0.401185 -1.848243 -0.736728 -1.961576 0.354021 2.555435 1.264421 1.452937 -0.943864 1.368976 -2.428134
wb_dma_ch_rf/input_de_adr1_we -0.321236 0.566301 -1.066860 1.847379 -1.298982 -1.280116 -1.605042 -0.679760 -0.713745 -1.572299 0.765162 0.430080 -0.399935 1.223779 -0.091580 -0.528726 -0.138897 0.178117 -0.846642 0.516706
wb_dma_wb_mast/input_mast_din 0.485613 -5.051765 -0.130794 0.126085 1.909835 1.773530 -1.252271 0.533529 -0.056942 0.562156 -0.780662 -1.305493 1.576070 2.040471 -2.153901 -1.294459 1.070257 -3.112409 -0.295514 2.517670
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 2.455229 -0.062818 -1.701039 -3.818500 -3.551524 -2.121600 -2.662323 -3.301537 -2.448703 -2.602860 -3.300328 -4.613828 2.048342 1.998173 0.188006 -1.905380 0.409325 1.199083 -0.035024 0.656005
wb_dma_de/always_2/if_1/stmt_1 0.684781 1.963985 -0.391160 -5.397862 -5.571400 -0.792298 0.523087 -1.008492 1.445135 -3.518524 -2.286814 -1.055331 1.850092 -0.264194 4.899392 2.706719 -0.776707 0.780062 -0.124154 0.225588
wb_dma_de/assign_65_done/expr_1 -1.011528 0.914822 -0.415074 0.227989 3.602107 0.706895 -0.530463 1.199093 -1.239137 1.611218 -2.217973 -0.241866 0.378195 -0.254063 -2.192386 -3.103493 2.607448 -1.991131 -1.074325 -0.147578
wb_dma_ch_sel/reg_de_start_r -1.588450 1.757972 -0.579686 1.093005 2.818284 -2.159909 -4.217918 0.013462 -0.995780 -0.574706 -1.957476 2.100508 -0.062723 -1.316149 2.539129 0.435203 2.546570 -2.559056 -1.459468 -2.567369
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.905091 0.698726 0.284191 0.047695 0.370890 -0.955333 0.471718 -1.189740 -1.404129 1.171792 0.380280 2.374005 0.717153 -1.645544 -0.682379 -1.619732 -0.761948 0.161792 -0.749250 2.119079
wb_dma_ch_rf/input_dma_rest 2.204886 -0.315605 0.451579 -0.826044 -0.523978 -0.020341 2.364162 -1.048628 0.340280 1.406783 -2.242985 -0.386561 -0.752975 0.275989 -0.606967 -0.276921 -0.992263 0.519540 -0.747620 1.326118
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 4.417337 0.249353 2.895151 -1.240956 -1.021479 2.622344 0.621571 -0.063459 -0.260139 0.401254 -1.872142 0.521764 -2.200374 0.380982 -3.323285 0.940466 -0.222617 1.547831 0.353611 -0.225858
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 2.249168 -0.197332 0.523075 -2.604687 -1.012727 2.768805 -0.811519 0.203065 -1.003253 -2.615712 -1.228111 0.884929 -1.727543 -0.167147 -0.761387 1.948518 0.071684 0.629150 0.435629 -0.517738
wb_dma_de/wire_de_csr 3.872861 -3.863168 0.983175 -1.381029 1.551000 3.343005 0.496367 -0.009797 0.239637 0.610625 -3.798482 -0.177376 -1.643137 0.952156 -2.201134 1.224465 1.131818 -1.557187 -0.446842 0.671466
wb_dma_ch_sel/reg_ndnr 0.570640 -0.217575 0.413278 -0.056660 0.458981 3.042041 -2.847686 2.822793 -1.147688 -1.289934 -2.179482 -0.545805 0.009939 1.878193 -4.953701 -0.144759 2.638560 -0.159751 1.172266 -3.204283
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.342188 0.549853 -1.031757 1.823770 -1.317884 -1.250356 -1.534672 -0.735414 -0.666747 -1.498732 0.824097 0.347332 -0.351681 1.213599 -0.065200 -0.517578 -0.126129 0.219885 -0.836924 0.572550
wb_dma_ch_sel/reg_txsz -0.119982 2.847045 1.841835 0.287916 2.212250 -0.086822 -2.772349 -0.214677 -1.709393 -0.466235 -1.584771 0.217273 0.359940 -1.129027 -3.194077 -3.614814 3.412823 -1.568257 -1.602960 -1.114280
wb_dma_rf/always_1/case_1/stmt_10 1.253483 1.200571 0.905146 0.100935 0.278380 -0.674659 -2.434358 -2.141459 -1.206834 -1.711733 0.152191 -0.834743 -0.922811 -0.329768 -0.004501 -1.044815 0.218433 -0.489745 -1.799513 0.653445
wb_dma_ch_pri_enc/inst_u28 1.152760 0.055702 1.182801 -1.020641 1.085482 1.874770 -0.544693 0.506270 -1.653635 0.814709 -0.485334 3.595775 -1.134706 -1.477433 -1.096940 0.414855 -0.042152 -0.413687 0.497078 1.361279
wb_dma_ch_pri_enc/inst_u29 1.080851 0.151134 1.110918 -1.007270 0.989802 1.745769 -0.569214 0.444174 -1.654120 0.835074 -0.576040 3.537738 -1.027802 -1.437087 -1.104176 0.310458 -0.036364 -0.404921 0.471236 1.367291
wb_dma/wire_de_adr1 0.626209 1.051625 1.922708 0.399505 -1.358925 0.010138 -0.482719 -1.100830 -0.350615 -0.581661 1.155855 -0.404302 0.205148 -0.193741 -2.624815 -0.814142 0.019966 1.802161 -0.370960 -0.729285
wb_dma_ch_arb/always_2/block_1/case_1 0.158322 -0.549173 -0.450582 -1.874847 -3.586391 -1.661480 -1.833528 0.379775 -1.794544 -2.119809 -4.816699 2.916018 3.052466 0.851039 -4.005042 1.825530 -1.809055 1.940102 1.390324 -2.369621
wb_dma_de/always_18/stmt_1/expr_1 -0.491936 -0.589045 -3.214452 3.710948 -3.316664 1.110803 -2.539904 -1.871219 -0.582157 -1.506726 0.242806 -0.233254 -0.960883 2.672150 -0.139481 0.566703 3.438270 1.079404 -3.310623 0.079902
wb_dma_ch_arb/always_1/if_1 0.237032 -0.586990 -0.428833 -1.863483 -3.478359 -1.615082 -2.031199 0.471034 -1.834091 -2.153521 -4.623713 3.100124 2.949014 0.883249 -3.839405 2.018376 -1.982383 1.941552 1.515162 -2.226757
wb_dma_ch_pri_enc/inst_u20 1.189604 0.046877 1.137001 -0.995190 1.152166 1.957150 -0.612050 0.611088 -1.649574 0.831120 -0.567697 3.598496 -1.233320 -1.451580 -1.111982 0.441486 -0.012345 -0.451317 0.554150 1.246402
wb_dma_ch_pri_enc/inst_u21 1.100378 0.133665 1.140777 -0.956715 1.099281 1.864139 -0.576502 0.576199 -1.737743 0.886982 -0.450662 3.793016 -1.119126 -1.502561 -1.161376 0.369332 -0.087125 -0.405368 0.566119 1.368694
wb_dma_ch_pri_enc/inst_u22 1.236371 0.021923 1.218942 -1.022786 1.175336 2.030527 -0.617037 0.624512 -1.728106 0.834944 -0.543430 3.754242 -1.241879 -1.481588 -1.191634 0.515073 -0.055159 -0.441912 0.607790 1.302738
wb_dma_ch_pri_enc/inst_u23 1.138375 0.087831 1.156322 -0.991718 0.992068 1.815148 -0.560418 0.488267 -1.656843 0.841099 -0.553603 3.623631 -1.056286 -1.471002 -1.123280 0.326385 -0.088565 -0.407486 0.461678 1.357463
wb_dma_ch_pri_enc/inst_u24 1.191299 0.024299 1.158472 -1.010261 1.131980 1.968849 -0.611597 0.580729 -1.657280 0.825383 -0.555194 3.675141 -1.226475 -1.470706 -1.199333 0.453436 -0.048128 -0.393323 0.576934 1.254481
wb_dma_ch_pri_enc/inst_u25 1.170156 0.071018 1.126833 -1.002802 1.135496 1.975508 -0.621446 0.679578 -1.685009 0.852976 -0.508941 3.741937 -1.244681 -1.462137 -1.170706 0.470283 -0.064290 -0.452012 0.649532 1.255330
wb_dma_ch_pri_enc/inst_u26 1.161395 0.067806 1.173577 -0.979771 1.145280 1.931132 -0.607685 0.625513 -1.682939 0.825843 -0.515259 3.692996 -1.199291 -1.488642 -1.153842 0.402484 -0.046002 -0.425102 0.568361 1.288909
wb_dma_ch_pri_enc/inst_u27 1.184873 0.050135 1.139992 -0.997452 1.102743 1.897903 -0.617624 0.576639 -1.691705 0.849439 -0.540156 3.664297 -1.174713 -1.454044 -1.149196 0.419006 -0.043909 -0.395945 0.528444 1.311581
wb_dma/wire_dma_busy 1.435947 3.557373 0.023817 -0.829934 0.549078 -3.353400 3.817130 -1.163260 -0.027895 -0.524302 -1.931160 -1.754303 -1.664425 -3.371149 -1.202480 -2.993261 0.625998 0.704202 0.430752 -2.191504
wb_dma_ch_sel/reg_ack_o 4.074618 -3.661480 0.546971 -1.910928 0.676737 2.254489 -0.488465 -0.272884 1.067190 -1.287316 -3.951130 0.944867 -2.282573 -0.025839 1.698301 3.081773 1.452022 -3.176805 -0.160131 0.566187
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.648503 -0.214771 0.300060 0.288683 1.435035 1.744976 -0.045602 1.381185 -0.307382 -0.235727 -0.105408 0.166369 -1.792237 -0.067035 -1.852812 0.975032 0.257067 0.544293 1.199367 -2.182356
wb_dma_rf/reg_csr_r 1.174384 4.534070 -0.409237 -1.602757 -0.245232 -0.530023 3.593402 -0.972074 -0.005748 1.363829 -3.559099 1.420319 -3.450304 -0.930354 3.085599 -1.905385 -0.236209 -1.830872 -1.206841 3.116623
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.767393 1.550196 -3.087124 -0.105930 -1.150966 -0.346346 0.138150 3.547322 0.308604 -0.545087 -1.444867 0.314254 -0.045442 1.199400 2.063870 1.466670 0.090836 -0.133468 2.265346 -2.064545
assert_wb_dma_ch_sel 0.610967 -0.220062 0.333510 0.302626 1.551656 1.788587 -0.041978 1.520498 -0.325962 -0.223851 -0.064553 0.164917 -1.908213 -0.048463 -1.935908 1.048550 0.295174 0.567834 1.294224 -2.330933
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.345705 1.463181 -0.331370 0.730034 2.485021 -2.047802 -1.947028 -0.214228 -0.641928 0.853383 -3.420974 1.769560 -0.959736 -0.633703 1.996080 0.214196 1.308196 -2.065408 -1.451546 -1.202814
wb_dma_ch_sel/inst_ch2 1.462503 -0.354937 0.558428 -1.353664 -0.690172 1.216498 -1.055311 0.510955 -0.007226 -0.110331 -0.909920 1.223543 -0.104331 0.229901 1.428432 1.111436 0.455089 -1.155545 0.186125 1.409374
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.643575 -0.244243 0.319615 0.265283 1.542349 1.829119 -0.078994 1.481812 -0.350466 -0.241169 -0.107268 0.211026 -1.862618 -0.036732 -1.918628 1.031378 0.318439 0.503354 1.248605 -2.252896
wb_dma_ch_sel/assign_122_valid 0.372474 2.476816 -1.328626 -0.733429 1.007519 0.979176 0.412827 3.488992 0.866472 0.386483 -1.962816 -0.731413 -1.838112 0.471342 2.489075 1.235275 1.519223 -1.014013 1.390774 -2.354050
wb_dma_rf/wire_dma_abort -0.617744 1.636850 -1.899418 -1.005982 0.136359 1.515443 -0.443236 4.144010 -1.392163 0.330176 -2.018190 3.975247 -1.306050 -0.336428 0.786774 1.797847 0.060764 -0.641262 2.840281 -0.786866
wb_dma_de/assign_67_dma_done_all/expr_1 0.076771 0.397151 -0.611727 -0.027759 3.194132 1.715023 -1.087696 2.415708 0.040418 0.564506 -2.837353 -2.234836 -0.348875 1.273702 -1.264926 -1.408483 3.357578 -2.316239 -0.345430 -2.027936
wb_dma_de/always_4/if_1/cond -0.750907 4.207691 -0.161790 -0.184191 2.431770 0.168601 0.225748 2.193930 -1.440561 2.099716 -1.730532 0.824972 -0.592183 -0.764232 -1.057717 -2.661150 1.323141 -0.461456 0.066479 -0.567205
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.411825 0.048947 2.036825 0.352473 0.078759 -1.918358 -2.018517 0.056136 -0.288987 0.242900 0.569413 0.479465 3.199888 -0.457677 -2.887290 0.545978 -1.017589 1.710512 1.590892 -3.283540
wb_dma_wb_slv/always_3/stmt_1/expr_1 1.870373 0.497977 -1.675314 -3.687004 -3.245020 -2.323443 -2.886648 -3.485833 -3.386618 -1.945970 -3.042421 -2.682612 2.214295 1.024118 0.046921 -2.192655 0.075423 1.443102 -0.103504 1.413385
assert_wb_dma_ch_arb/input_advance -1.966295 2.618672 -2.094637 0.390094 0.027281 -0.239031 -0.670973 3.471835 -0.810730 0.114164 -1.739681 -0.356844 0.583231 1.609739 -1.067157 -0.986798 0.685879 0.180301 1.612702 -2.256010
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.111868 -1.071665 -1.017815 -0.419323 -1.052446 -0.078884 0.714609 0.251504 1.070772 -0.652628 0.372300 0.694418 -0.672774 -0.354515 3.047021 2.385229 -0.611388 -0.381534 0.801589 0.167431
wb_dma_ch_rf/reg_ch_tot_sz_r -0.560375 2.620879 1.288746 1.479076 2.659847 -0.257412 -2.094919 0.347018 -0.377313 -1.394504 -1.180288 -3.234889 -0.295364 0.066038 -4.048511 -3.273318 3.777020 -0.579160 -1.169401 -4.478552
wb_dma_ch_rf/wire_ch_adr0 0.427429 1.153599 -0.782964 -4.926297 -5.098041 -0.174770 1.456774 0.203092 1.568036 -0.390758 -1.878189 -1.735486 3.094157 0.029978 4.830515 1.827745 -0.501827 1.031645 -0.151371 0.905938
wb_dma_ch_rf/wire_ch_adr1 1.427304 2.672782 1.303269 2.083742 -1.939081 -1.750942 -3.906204 -3.124097 -2.087916 -3.144735 1.289899 -0.650381 -1.047705 0.659285 -2.484751 -2.150393 0.245471 1.253053 -2.611428 0.222794
wb_dma/wire_ch0_adr0 0.789736 0.094641 -0.812852 -2.246573 -2.487817 0.193524 -1.004216 2.806452 2.410802 1.313231 0.339736 -1.755002 2.825533 2.107186 6.705991 2.513337 -0.041194 -0.850202 1.432942 1.771940
wb_dma/wire_ch0_adr1 -0.324080 0.529995 -1.043591 1.836843 -1.298529 -1.271471 -1.523338 -0.756789 -0.727080 -1.550051 0.815975 0.372891 -0.358740 1.194735 -0.119383 -0.530552 -0.150384 0.204621 -0.863046 0.548501
wb_dma_ch_pri_enc/wire_pri24_out 1.167728 0.081158 1.175379 -0.969230 1.118719 1.909235 -0.601736 0.518529 -1.694821 0.849239 -0.561684 3.649439 -1.179349 -1.486299 -1.188952 0.381694 -0.031615 -0.393875 0.526585 1.323013
wb_dma/input_dma_rest_i 2.297963 -0.428718 0.468608 -0.806021 -0.413913 0.198667 2.220428 -0.861650 0.337546 1.365588 -2.194726 -0.255385 -0.892296 0.326752 -0.564943 -0.078967 -0.953018 0.508454 -0.594792 1.242965
wb_dma_inc30r/assign_1_out -0.431311 -0.782363 -0.145722 0.287697 0.289829 0.656372 1.110231 1.760082 0.465491 3.854885 1.020923 -0.980199 1.880123 0.449311 0.275114 -0.739288 -0.054565 0.494584 0.518025 0.783313
wb_dma_ch_sel/assign_133_req_p0 -0.136560 2.400554 -1.280210 0.084182 -2.787843 -1.181103 -1.360474 0.981860 -0.633814 -3.831767 -0.149624 -1.160470 0.351681 1.695529 -1.664718 -0.643760 -0.083227 1.240767 0.971295 -1.740750
wb_dma_ch_rf/always_23 0.266901 1.457526 0.803372 2.185435 -2.490840 -1.177014 -1.993768 -1.748167 -1.029788 -2.083082 1.840244 -0.001219 -0.202849 1.023102 -2.525018 -1.221593 -0.116099 1.864166 -1.156242 -0.144490
wb_dma_inc30r/reg_out_r 0.252302 -0.972404 2.183287 -0.117629 -0.981422 -2.744327 -5.362444 0.071080 0.324077 -0.951230 0.325262 -0.351237 5.488952 1.254286 -0.970495 2.441187 -1.351335 1.915977 1.485445 -3.004174
wb_dma/wire_pointer2 1.412205 -0.346566 0.539190 -1.283356 -0.711353 1.132043 -1.040891 0.448028 -0.024201 -0.086967 -0.831588 1.157928 -0.051926 0.207558 1.406196 1.064221 0.442947 -1.098108 0.116777 1.425601
wb_dma_ch_rf/always_20 0.298654 1.154807 -0.795976 -4.858361 -5.205354 -0.282879 1.500973 0.248148 1.598404 -0.249663 -1.816528 -1.783990 3.287696 0.050307 4.760413 1.784620 -0.586742 1.138047 -0.093714 0.827513
wb_dma/wire_pointer0 2.563102 0.477348 2.680835 -0.670222 -0.640544 2.755958 -1.548530 0.640959 -0.658418 -0.885631 0.190511 0.948634 -1.540391 -0.028471 -2.945590 1.200093 0.702036 1.130738 0.907707 -1.397454
wb_dma/wire_pointer1 2.164639 -0.606551 0.901484 -1.116177 0.763837 3.014444 -1.137587 1.880477 -0.352336 -0.320512 -1.061300 1.408450 -1.908552 0.160690 -0.447178 2.133604 0.760335 -0.634222 1.339570 -0.773771
wb_dma/wire_mast0_err -0.584813 1.591779 -1.898794 -1.075921 -0.077919 1.481634 -0.526240 4.024976 -1.376800 0.316433 -2.036853 3.852036 -1.094933 -0.253838 0.787344 1.741487 0.103833 -0.587044 2.707296 -0.751307
wb_dma_ch_rf/always_26 0.316657 1.714917 0.197111 0.048115 2.805473 -3.306334 -2.247177 -2.860786 -1.535298 -0.121614 -3.867280 1.667322 -1.130515 -1.032900 2.071912 0.231158 -0.356366 -1.142559 -3.166728 -1.010669
wb_dma_de/always_23/block_1/case_1/block_5 0.130825 2.023863 3.075362 -2.845339 1.921096 1.895578 3.648064 1.784926 -0.098779 7.206001 -3.399110 -1.063375 1.525281 -0.914878 -2.792894 -3.203976 0.935844 -0.217046 -0.245709 0.314172
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.102682 2.893789 -2.315900 1.114646 -0.226250 -0.136366 -1.190178 2.814437 0.154263 -1.151580 -1.130015 -0.276843 -2.300323 1.647422 2.403014 0.867824 1.383323 -0.795436 0.656015 -1.837913
wb_dma_ch_rf/wire_ch_am0_we -0.436302 -0.762588 -0.172605 0.270500 0.321027 0.651399 1.116137 1.750589 0.425540 3.915732 0.907481 -1.036587 1.911191 0.446233 0.206387 -0.897915 0.059710 0.516634 0.403000 0.813636
wb_dma_ch_rf/always_25 -0.802165 1.016253 1.191029 -0.820201 1.851902 -2.354822 -1.473845 -2.569548 -1.008413 0.091650 -1.426390 0.601726 0.425445 -1.280154 1.001865 1.270184 -1.725315 1.170593 -1.808276 -2.241533
wb_dma/wire_dma_rest 2.218040 -0.404377 0.490908 -0.785361 -0.410724 0.213586 2.172650 -0.843132 0.347669 1.357274 -2.195782 -0.253191 -0.871715 0.320390 -0.619744 -0.108894 -0.916072 0.478157 -0.577030 1.201253
wb_dma_wb_mast/input_mast_adr -1.647838 -1.024310 -1.859400 2.071643 -1.215909 -2.353765 -1.857618 0.544150 -0.661933 -1.787528 0.708366 0.371839 2.079776 2.147009 -1.554350 -0.997462 -0.964025 -0.482121 1.024082 0.599731
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.291637 -0.301421 0.482325 -2.634161 -1.013598 2.839066 -0.846375 0.244695 -0.959821 -2.614420 -1.077177 0.909959 -1.784907 -0.165375 -0.659378 2.064397 0.020144 0.657546 0.510033 -0.507937
wb_dma_ch_sel/always_44/case_1 0.675673 1.969887 -0.415821 -5.332307 -5.579182 -0.905065 0.583879 -1.298113 1.390688 -3.660089 -2.303795 -1.086495 1.759844 -0.313539 4.987297 2.575186 -0.783071 0.727379 -0.311159 0.320870
wb_dma/wire_ch0_am0 -0.431973 -0.762418 -0.172937 0.271617 0.301579 0.620402 1.100811 1.792844 0.452385 3.862941 0.987048 -1.082888 1.984878 0.497354 0.199124 -0.838166 0.033802 0.513407 0.490899 0.789888
wb_dma/wire_ch0_am1 -0.917779 0.646067 1.084533 -0.151758 1.482845 -0.936611 -1.481435 0.168926 -0.031520 1.218900 -0.277839 0.957351 0.779574 -1.112321 0.973927 1.975518 -0.297454 0.796898 0.365623 -3.065798
wb_dma_ch_rf/always_19/if_1 0.074200 1.551800 0.825362 0.415140 1.390043 -1.469602 1.447213 -1.772668 0.972185 1.234213 0.553461 -2.367863 -0.053581 -0.927963 1.129598 -2.105797 0.689954 -0.262845 -2.059701 0.385057
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.278566 1.213735 -0.749902 -4.804386 -5.095322 -0.265125 1.489845 0.072536 1.514060 -0.326745 -1.721349 -1.750082 3.170986 -0.055427 4.638357 1.671387 -0.574493 1.174327 -0.210224 0.834179
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 2.222371 2.403137 -1.216661 0.983095 -3.916260 3.146538 -0.387706 3.435893 0.610708 3.889616 -0.781553 -1.282969 -0.162462 5.096451 1.204976 -0.469017 2.365952 0.598311 -0.261930 3.352387
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.147011 -1.167248 -2.292134 1.881080 -2.271132 2.318831 -1.109594 -1.338340 0.104908 -0.036588 -0.701552 -0.622341 -0.475202 1.510539 -0.027409 1.073288 3.763289 0.912840 -2.745834 -0.383689
wb_dma_de/always_3/if_1 -1.770191 0.585237 1.178897 2.120618 -0.938843 -2.987573 -3.639303 -0.393853 -0.993966 -1.047045 1.406877 0.894783 2.849243 0.704380 -3.024393 0.189601 -1.161940 1.920449 0.969665 -2.976741
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.897797 0.675849 0.259184 0.071621 0.385770 -0.916769 0.478245 -1.135262 -1.385109 1.193425 0.433755 2.421443 0.669848 -1.646056 -0.708818 -1.607997 -0.808122 0.184574 -0.653668 2.079762
wb_dma_ch_rf/assign_16_ch_adr1_we 0.369172 1.494679 0.956271 2.056587 -2.545510 -1.137328 -1.897439 -1.844992 -0.991963 -1.986812 1.806019 -0.019923 -0.158227 0.947765 -2.636457 -1.274720 -0.101635 1.911902 -1.201805 -0.148274
wb_dma_wb_if/wire_wbm_data_o -3.410844 -0.807328 -1.312443 -0.117591 -2.983245 -3.205366 3.732126 -1.422486 0.652475 -0.424440 1.567089 -0.637591 3.696367 -0.850209 -1.614040 -3.311030 0.000637 1.198112 0.651365 1.537256
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.177665 0.025064 1.140327 -0.928626 1.197174 1.995433 -0.619269 0.745689 -1.609084 0.815301 -0.508606 3.560816 -1.300429 -1.414572 -1.163593 0.532678 -0.008195 -0.414018 0.682564 1.132770
wb_dma_ch_sel/always_2/stmt_1/expr_1 -1.365994 2.478788 -1.873522 0.659973 1.500052 1.478413 -0.763356 5.016819 -1.150465 -0.166240 -1.919743 -0.161961 -1.287688 1.567418 -2.886929 0.005804 1.018927 0.618648 2.913055 -4.500991
wb_dma_ch_sel/always_48/case_1/stmt_1 0.983116 -1.275958 -0.522470 -1.826299 -3.875284 -1.031180 -2.190377 1.111593 -0.566519 -3.151603 -4.935626 0.774214 2.502011 2.298458 -3.484905 3.033584 -1.355722 1.842489 1.869160 -3.890522
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.829033 0.596241 0.342146 0.062426 0.411153 -0.887237 0.502484 -1.171556 -1.294278 1.143301 0.488726 2.285096 0.613510 -1.616051 -0.685802 -1.558973 -0.760011 0.189702 -0.676219 1.982139
assert_wb_dma_ch_arb/input_grant0 -1.968179 2.626577 -2.136767 0.423356 0.074569 -0.289997 -0.720880 3.574700 -0.765027 0.085961 -1.682355 -0.344555 0.566350 1.602434 -0.941158 -1.003672 0.679241 0.077781 1.699546 -2.229691
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.873508 0.645382 0.312987 0.083585 0.362988 -0.944498 0.517007 -1.206901 -1.381099 1.182240 0.456287 2.356700 0.672412 -1.683559 -0.680047 -1.624788 -0.774898 0.195161 -0.726037 2.071534
wb_dma_ch_pri_enc/wire_pri18_out 1.061445 0.150506 1.133824 -0.971408 1.087663 1.780492 -0.557890 0.537970 -1.687532 0.840911 -0.533787 3.611815 -1.090665 -1.473659 -1.234599 0.308809 -0.076605 -0.350902 0.541926 1.306575
wb_dma_ch_sel/assign_156_req_p0 0.051619 2.958979 -2.269545 1.122077 -0.185784 -0.214474 -1.004253 2.696873 0.254693 -1.105133 -0.998735 -0.382319 -2.295515 1.571004 2.508626 0.774633 1.313261 -0.820132 0.574103 -1.767685
wb_dma_ch_rf/reg_ch_err -0.691958 1.700743 -1.861415 -0.980127 0.082556 1.510471 -0.530758 4.198384 -1.443201 0.377101 -1.891360 4.010258 -1.204486 -0.339641 0.746000 1.690861 0.033776 -0.609324 2.846699 -0.738612
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.618971 -0.236796 0.304624 0.320720 1.517084 1.780833 -0.064120 1.479000 -0.310318 -0.238761 -0.067251 0.145383 -1.866354 -0.025602 -1.938303 1.012303 0.273835 0.545443 1.227875 -2.269289
wb_dma_wb_slv/input_wb_addr_i 0.005818 1.391209 0.010532 -1.257306 -3.246280 -4.348989 -0.560594 -2.412825 -0.255955 -2.296523 -2.777911 -0.252403 3.566860 0.253861 1.961436 -4.679096 -0.382476 -2.254266 -4.209868 5.133995
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.905224 0.632470 0.271020 0.085337 0.342884 -1.014045 0.492598 -1.251912 -1.318413 1.136989 0.446532 2.220938 0.695397 -1.599824 -0.669994 -1.633299 -0.783737 0.188621 -0.788868 2.081158
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.854946 0.631568 0.281006 0.050249 0.430310 -0.866493 0.474220 -1.075253 -1.380438 1.167229 0.452454 2.478585 0.610198 -1.632871 -0.735098 -1.521801 -0.809942 0.164183 -0.579346 2.016982
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.865032 0.606631 0.366611 0.078279 0.423296 -0.921756 0.524330 -1.192813 -1.363157 1.188934 0.499749 2.428220 0.641329 -1.675901 -0.712419 -1.630204 -0.822635 0.196227 -0.699200 2.112962
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 -0.004728 0.419251 -0.505688 0.054605 3.301129 1.539104 -0.908445 2.149309 0.098892 0.604441 -2.701075 -2.570114 -0.273653 1.187577 -1.461307 -1.673311 3.334169 -2.124540 -0.597221 -2.045230
