--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf GenIO.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1561 paths analyzed, 236 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.254ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_33/RGB_1 (SLICE_X55Y55.F2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_29/Mram_ram2.A (RAM)
  Destination:          XLXI_33/RGB_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.253ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.032 - 0.033)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_29/Mram_ram2.A to XLXI_33/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOA1     Tbcko                 2.812   XLXI_29/Mram_ram2
                                                       XLXI_29/Mram_ram2.A
    SLICE_X54Y55.F1      net (fanout=3)        1.239   XLXN_42<5>
    SLICE_X54Y55.X       Tilo                  0.759   XLXI_33/RGB<2>
                                                       XLXI_33/RGB_mux0004<1>17
    SLICE_X55Y54.G3      net (fanout=1)        0.055   XLXI_33/RGB_mux0004<1>17
    SLICE_X55Y54.Y       Tilo                  0.704   XLXI_33/RGB_mux0004<1>27
                                                       XLXI_33/RGB_mux0004<1>27_SW0
    SLICE_X55Y54.F3      net (fanout=1)        0.023   N192
    SLICE_X55Y54.X       Tilo                  0.704   XLXI_33/RGB_mux0004<1>27
                                                       XLXI_33/RGB_mux0004<1>27
    SLICE_X55Y55.F2      net (fanout=2)        0.120   XLXI_33/RGB_mux0004<1>27
    SLICE_X55Y55.CLK     Tfck                  0.837   XLXI_33/RGB<1>
                                                       XLXI_33/RGB_mux0004<1>110
                                                       XLXI_33/RGB_1
    -------------------------------------------------  ---------------------------
    Total                                      7.253ns (5.816ns logic, 1.437ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_29/Mram_ram4.A (RAM)
  Destination:          XLXI_33/RGB_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.860ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.032 - 0.050)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_29/Mram_ram4.A to XLXI_33/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA0     Tbcko                 2.812   XLXI_29/Mram_ram4
                                                       XLXI_29/Mram_ram4.A
    SLICE_X54Y55.F3      net (fanout=4)        0.846   XLXN_42<12>
    SLICE_X54Y55.X       Tilo                  0.759   XLXI_33/RGB<2>
                                                       XLXI_33/RGB_mux0004<1>17
    SLICE_X55Y54.G3      net (fanout=1)        0.055   XLXI_33/RGB_mux0004<1>17
    SLICE_X55Y54.Y       Tilo                  0.704   XLXI_33/RGB_mux0004<1>27
                                                       XLXI_33/RGB_mux0004<1>27_SW0
    SLICE_X55Y54.F3      net (fanout=1)        0.023   N192
    SLICE_X55Y54.X       Tilo                  0.704   XLXI_33/RGB_mux0004<1>27
                                                       XLXI_33/RGB_mux0004<1>27
    SLICE_X55Y55.F2      net (fanout=2)        0.120   XLXI_33/RGB_mux0004<1>27
    SLICE_X55Y55.CLK     Tfck                  0.837   XLXI_33/RGB<1>
                                                       XLXI_33/RGB_mux0004<1>110
                                                       XLXI_33/RGB_1
    -------------------------------------------------  ---------------------------
    Total                                      6.860ns (5.816ns logic, 1.044ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_29/Mram_ram2.A (RAM)
  Destination:          XLXI_33/RGB_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.032 - 0.033)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_29/Mram_ram2.A to XLXI_33/RGB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOA1     Tbcko                 2.812   XLXI_29/Mram_ram2
                                                       XLXI_29/Mram_ram2.A
    SLICE_X55Y54.G2      net (fanout=3)        1.461   XLXN_42<5>
    SLICE_X55Y54.Y       Tilo                  0.704   XLXI_33/RGB_mux0004<1>27
                                                       XLXI_33/RGB_mux0004<1>27_SW0
    SLICE_X55Y54.F3      net (fanout=1)        0.023   N192
    SLICE_X55Y54.X       Tilo                  0.704   XLXI_33/RGB_mux0004<1>27
                                                       XLXI_33/RGB_mux0004<1>27
    SLICE_X55Y55.F2      net (fanout=2)        0.120   XLXI_33/RGB_mux0004<1>27
    SLICE_X55Y55.CLK     Tfck                  0.837   XLXI_33/RGB<1>
                                                       XLXI_33/RGB_mux0004<1>110
                                                       XLXI_33/RGB_1
    -------------------------------------------------  ---------------------------
    Total                                      6.661ns (5.057ns logic, 1.604ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_33/RGB_2 (SLICE_X54Y55.G3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_29/Mram_ram2.A (RAM)
  Destination:          XLXI_33/RGB_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.230ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.032 - 0.033)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_29/Mram_ram2.A to XLXI_33/RGB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOA1     Tbcko                 2.812   XLXI_29/Mram_ram2
                                                       XLXI_29/Mram_ram2.A
    SLICE_X54Y55.F1      net (fanout=3)        1.239   XLXN_42<5>
    SLICE_X54Y55.X       Tilo                  0.759   XLXI_33/RGB<2>
                                                       XLXI_33/RGB_mux0004<1>17
    SLICE_X55Y54.G3      net (fanout=1)        0.055   XLXI_33/RGB_mux0004<1>17
    SLICE_X55Y54.Y       Tilo                  0.704   XLXI_33/RGB_mux0004<1>27
                                                       XLXI_33/RGB_mux0004<1>27_SW0
    SLICE_X55Y54.F3      net (fanout=1)        0.023   N192
    SLICE_X55Y54.X       Tilo                  0.704   XLXI_33/RGB_mux0004<1>27
                                                       XLXI_33/RGB_mux0004<1>27
    SLICE_X54Y55.G3      net (fanout=2)        0.042   XLXI_33/RGB_mux0004<1>27
    SLICE_X54Y55.CLK     Tgck                  0.892   XLXI_33/RGB<2>
                                                       XLXI_33/RGB_mux0004<0>1
                                                       XLXI_33/RGB_2
    -------------------------------------------------  ---------------------------
    Total                                      7.230ns (5.871ns logic, 1.359ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_29/Mram_ram4.A (RAM)
  Destination:          XLXI_33/RGB_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.837ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.032 - 0.050)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_29/Mram_ram4.A to XLXI_33/RGB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y5.DOA0     Tbcko                 2.812   XLXI_29/Mram_ram4
                                                       XLXI_29/Mram_ram4.A
    SLICE_X54Y55.F3      net (fanout=4)        0.846   XLXN_42<12>
    SLICE_X54Y55.X       Tilo                  0.759   XLXI_33/RGB<2>
                                                       XLXI_33/RGB_mux0004<1>17
    SLICE_X55Y54.G3      net (fanout=1)        0.055   XLXI_33/RGB_mux0004<1>17
    SLICE_X55Y54.Y       Tilo                  0.704   XLXI_33/RGB_mux0004<1>27
                                                       XLXI_33/RGB_mux0004<1>27_SW0
    SLICE_X55Y54.F3      net (fanout=1)        0.023   N192
    SLICE_X55Y54.X       Tilo                  0.704   XLXI_33/RGB_mux0004<1>27
                                                       XLXI_33/RGB_mux0004<1>27
    SLICE_X54Y55.G3      net (fanout=2)        0.042   XLXI_33/RGB_mux0004<1>27
    SLICE_X54Y55.CLK     Tgck                  0.892   XLXI_33/RGB<2>
                                                       XLXI_33/RGB_mux0004<0>1
                                                       XLXI_33/RGB_2
    -------------------------------------------------  ---------------------------
    Total                                      6.837ns (5.871ns logic, 0.966ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_29/Mram_ram2.A (RAM)
  Destination:          XLXI_33/RGB_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.032 - 0.033)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_29/Mram_ram2.A to XLXI_33/RGB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOA1     Tbcko                 2.812   XLXI_29/Mram_ram2
                                                       XLXI_29/Mram_ram2.A
    SLICE_X55Y54.G2      net (fanout=3)        1.461   XLXN_42<5>
    SLICE_X55Y54.Y       Tilo                  0.704   XLXI_33/RGB_mux0004<1>27
                                                       XLXI_33/RGB_mux0004<1>27_SW0
    SLICE_X55Y54.F3      net (fanout=1)        0.023   N192
    SLICE_X55Y54.X       Tilo                  0.704   XLXI_33/RGB_mux0004<1>27
                                                       XLXI_33/RGB_mux0004<1>27
    SLICE_X54Y55.G3      net (fanout=2)        0.042   XLXI_33/RGB_mux0004<1>27
    SLICE_X54Y55.CLK     Tgck                  0.892   XLXI_33/RGB<2>
                                                       XLXI_33/RGB_mux0004<0>1
                                                       XLXI_33/RGB_2
    -------------------------------------------------  ---------------------------
    Total                                      6.638ns (5.112ns logic, 1.526ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/Clock16Hz (SLICE_X29Y18.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_2 (FF)
  Destination:          XLXI_9/Clock16Hz (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.224ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_2 to XLXI_9/Clock16Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y77.YQ      Tcko                  0.652   XLXI_9/divisior<3>
                                                       XLXI_9/divisior_2
    SLICE_X19Y81.F1      net (fanout=2)        1.086   XLXI_9/divisior<2>
    SLICE_X19Y81.COUT    Topcyf                1.162   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X19Y82.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X19Y82.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X29Y18.CE      net (fanout=26)       3.365   XLXI_9/divisior_cmp_eq0000
    SLICE_X29Y18.CLK     Tceck                 0.555   XLXI_9/Clock16Hz
                                                       XLXI_9/Clock16Hz
    -------------------------------------------------  ---------------------------
    Total                                      7.224ns (2.773ns logic, 4.451ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_14 (FF)
  Destination:          XLXI_9/Clock16Hz (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.218ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_14 to XLXI_9/Clock16Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y83.YQ      Tcko                  0.652   XLXI_9/divisior<15>
                                                       XLXI_9/divisior_14
    SLICE_X19Y80.G1      net (fanout=2)        1.123   XLXI_9/divisior<14>
    SLICE_X19Y80.COUT    Topcyg                1.001   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X19Y81.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X19Y81.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X19Y82.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X19Y82.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X29Y18.CE      net (fanout=26)       3.365   XLXI_9/divisior_cmp_eq0000
    SLICE_X29Y18.CLK     Tceck                 0.555   XLXI_9/Clock16Hz
                                                       XLXI_9/Clock16Hz
    -------------------------------------------------  ---------------------------
    Total                                      7.218ns (2.730ns logic, 4.488ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/divisior_7 (FF)
  Destination:          XLXI_9/Clock16Hz (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.044ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_9/divisior_7 to XLXI_9/Clock16Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y78.XQ      Tcko                  0.592   XLXI_9/divisior<7>
                                                       XLXI_9/divisior_7
    SLICE_X19Y79.G1      net (fanout=2)        0.891   XLXI_9/divisior<7>
    SLICE_X19Y79.COUT    Topcyg                1.001   XLXI_9/divisior_cmp_eq0000_wg_cy<1>
                                                       XLXI_9/divisior_cmp_eq0000_wg_lut<1>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<1>
    SLICE_X19Y80.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<1>
    SLICE_X19Y80.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<2>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X19Y81.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<3>
    SLICE_X19Y81.COUT    Tbyp                  0.118   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<4>
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X19Y82.CIN     net (fanout=1)        0.000   XLXI_9/divisior_cmp_eq0000_wg_cy<5>
    SLICE_X19Y82.XB      Tcinxb                0.404   XLXI_9/divisior_cmp_eq0000
                                                       XLXI_9/divisior_cmp_eq0000_wg_cy<6>
    SLICE_X29Y18.CE      net (fanout=26)       3.365   XLXI_9/divisior_cmp_eq0000
    SLICE_X29Y18.CLK     Tceck                 0.555   XLXI_9/Clock16Hz
                                                       XLXI_9/Clock16Hz
    -------------------------------------------------  ---------------------------
    Total                                      7.044ns (2.788ns logic, 4.256ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_29/Mram_ram4.A (RAMB16_X1Y5.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.881ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_33/XMem_0 (FF)
  Destination:          XLXI_29/Mram_ram4.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.893ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.050 - 0.038)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_33/XMem_0 to XLXI_29/Mram_ram4.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y48.YQ      Tcko                  0.470   XLXI_33/XMem<1>
                                                       XLXI_33/XMem_0
    RAMB16_X1Y5.ADDRA6   net (fanout=3)        0.554   XLXI_33/XMem<0>
    RAMB16_X1Y5.CLKA     Tbcka       (-Th)     0.131   XLXI_29/Mram_ram4
                                                       XLXI_29/Mram_ram4.A
    -------------------------------------------------  ---------------------------
    Total                                      0.893ns (0.339ns logic, 0.554ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_29/Mram_ram4.A (RAMB16_X1Y5.ADDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_33/YMem_2 (FF)
  Destination:          XLXI_29/Mram_ram4.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.893ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.050 - 0.039)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_33/YMem_2 to XLXI_29/Mram_ram4.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y47.YQ      Tcko                  0.470   XLXI_33/YMem<2>
                                                       XLXI_33/YMem_2
    RAMB16_X1Y5.ADDRA2   net (fanout=3)        0.554   XLXI_33/YMem<2>
    RAMB16_X1Y5.CLKA     Tbcka       (-Th)     0.131   XLXI_29/Mram_ram4
                                                       XLXI_29/Mram_ram4.A
    -------------------------------------------------  ---------------------------
    Total                                      0.893ns (0.339ns logic, 0.554ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_29/Mram_ram4.A (RAMB16_X1Y5.ADDRA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.943ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_33/YMem_3 (FF)
  Destination:          XLXI_29/Mram_ram4.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.050 - 0.038)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_33/YMem_3 to XLXI_29/Mram_ram4.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y48.YQ      Tcko                  0.522   XLXI_33/YMem<3>
                                                       XLXI_33/YMem_3
    RAMB16_X1Y5.ADDRA3   net (fanout=3)        0.564   XLXI_33/YMem<3>
    RAMB16_X1Y5.CLKA     Tbcka       (-Th)     0.131   XLXI_29/Mram_ram4
                                                       XLXI_29/Mram_ram4.A
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.391ns logic, 0.564ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_29/Mram_ram1/CLKA
  Logical resource: XLXI_29/Mram_ram1.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_29/Mram_ram1/CLKA
  Logical resource: XLXI_29/Mram_ram1.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_29/Mram_ram1/CLKA
  Logical resource: XLXI_29/Mram_ram1.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    7.254|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1561 paths, 0 nets, and 509 connections

Design statistics:
   Minimum period:   7.254ns{1}   (Maximum frequency: 137.855MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 31 13:48:09 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 127 MB



