git clone --depth 1 --no-tags https://github.com/mubashar2126/Verilog-by-Learn-with-Mubashar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758643219
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/sky130_ef_ip__samplehold.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765776635
git clone --depth 1 --no-tags https://github.com/mpcmu/Fabric-to-Silicon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766375812
git clone --depth 1 --no-tags https://github.com/jjL357/SYSU_Computer-Organization-and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766001119
git clone --depth 1 --no-tags https://github.com/JHAO-YU-WEI/Depth-wise-separable-convolution-and-RLC-Encoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766570264
git clone --depth 1 --no-tags https://github.com/danielespo/Solving-SAT-in-FPGA-UCSB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763732840
git clone --depth 1 --no-tags https://github.com/open-photonics/lightning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767169008
git clone --depth 1 --no-tags https://github.com/bogibso15/efabless-tt-fpga-dl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763744593
git clone --depth 1 --no-tags https://github.com/MikhaelKaa/Z80BD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760690937
git clone --depth 1 --no-tags https://github.com/AlejoHenao8/G2-E2_Digital-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759904871
git clone --depth 1 --no-tags https://github.com/supojui/NYCU-ICLAB-2023-FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759681472
git clone --depth 1 --no-tags https://github.com/bogibso15/efabless-tt06-verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763744873
git clone --depth 1 --no-tags https://github.com/TwingleMora/Design-Starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767717158
git clone --depth 1 --no-tags https://github.com/Paschalis/Computer-Organization-Verilog-GTKWave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764585033
git clone --depth 1 --no-tags https://github.com/Chonghao0109/2023-IC-Design-Contest-Cell-Based-IC-Design-Category-for-Undergraduate-Level.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761049579
git clone --depth 1 --no-tags https://github.com/wushaoyi/FPGA_ov5640_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767380346
git clone --depth 1 --no-tags https://github.com/mangelajo/orangecrab-usb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762002471
git clone --depth 1 --no-tags https://github.com/Vikkdsun/AURORA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765509151
git clone --depth 1 --no-tags https://github.com/arhamhashmi01/openlane-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762374622
git clone --depth 1 --no-tags https://github.com/Liusuthu/Five-Pipeline-Stage-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764975173
git clone --depth 1 --no-tags https://github.com/abdelazeem201/SoC-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765066376
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/sky130_ef_ip__instramp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764717309
git clone --depth 1 --no-tags https://github.com/lyw19b/SkyboxGPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765150977
git clone --depth 1 --no-tags https://github.com/Vermaaaaaa/FPGA-Starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761927238
git clone --depth 1 --no-tags https://github.com/quyenpro123/i2c_master_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758400391
git clone --depth 1 --no-tags https://github.com/AhmedNader24/MIPS-Pipelined-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766665733
git clone --depth 1 --no-tags https://github.com/Muhammed-Hamzaa/rv32i_pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761768865
git clone --depth 1 --no-tags https://github.com/PavanCGowda/vsd_workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759395682
git clone --depth 1 --no-tags https://github.com/Hrancheng/CI_Server.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763419631
git clone --depth 1 --no-tags https://github.com/CompileMyLife/ClosedLoopPID-MicroBlazeAXI-FreeRTOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760215434
git clone --depth 1 --no-tags https://github.com/Ashwin-Rajesh/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761431515
git clone --depth 1 --no-tags https://github.com/mattvenn/tt06-analog-r2r-dac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758000681
git clone --depth 1 --no-tags https://github.com/dinoboards/V9958-Super.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762900571
git clone --depth 1 --no-tags https://github.com/muhammedaddeell/Spartan6DSP_ALSU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761874977
git clone --depth 1 --no-tags https://github.com/chethan-bot/A-4-week-Research-Internship-on-RISC-V-using-VSDSquadron-Mini-RISC-V-Dev-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759320376
git clone --depth 1 --no-tags https://github.com/Bheeshmaverma/16-Bit-Vedic-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766224928
git clone --depth 1 --no-tags https://github.com/SrCoffeee/Elec_Dig_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761280420
git clone --depth 1 --no-tags https://github.com/ShahnamFeyzian/Computer-Aided-Design-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759743860
git clone --depth 1 --no-tags https://github.com/qian160/booth_wallace_mult32_signed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764739063
git clone --depth 1 --no-tags https://github.com/DafterT/Verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760440394
git clone --depth 1 --no-tags https://github.com/SSHHRREEY/100daysofrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759760571
git clone --depth 1 --no-tags https://github.com/gregory-chekler/VLSI_Soduku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763231319
git clone --depth 1 --no-tags https://github.com/enieman/uart_programmable_rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767731308
git clone --depth 1 --no-tags https://github.com/mikeakohn/micro86.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759603002
git clone --depth 1 --no-tags https://github.com/GeNoX88/iclab2023fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763370872
git clone --depth 1 --no-tags https://github.com/S-Abolfazl/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761637987
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/sky130_ef_ip__ccomp3v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765776200
git clone --depth 1 --no-tags https://github.com/JHAO-YU-WEI/Floating-Point-Number-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766583665
git clone --depth 1 --no-tags https://github.com/mbaykenar/caravel-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765033639
git clone --depth 1 --no-tags https://github.com/Constantin-Alexandru/Arbiter-PUF-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759805494
git clone --depth 1 --no-tags https://github.com/naveng/NaveenKumar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761306827
git clone --depth 1 --no-tags https://github.com/Anil3737/Computer-Architecture-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764692186
git clone --depth 1 --no-tags https://github.com/S-Abolfazl/Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761646099
git clone --depth 1 --no-tags https://github.com/Erfan-NA/BlackJack-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762500821
git clone --depth 1 --no-tags https://github.com/szym-mie/vga_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763568972
git clone --depth 1 --no-tags https://github.com/Vikkdsun/GT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763855683
git clone --depth 1 --no-tags https://github.com/yeshwanthkattta/MIPS-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761941964
git clone --depth 1 --no-tags https://github.com/rampa069/ZEMMIX-poseidon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759787854
git clone --depth 1 --no-tags https://github.com/lyw19b/VortexGPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765145357
git clone --depth 1 --no-tags https://github.com/NUISTverbena/Digital-clock-with-serial-communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758055136
git clone --depth 1 --no-tags https://github.com/shereenIbdah/Multi-Cycle-RISC-Processor-In-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764265724
git clone --depth 1 --no-tags https://github.com/JHAO-YU-WEI/Design-a-Signed-Booth-multiplier-and-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766475301
git clone --depth 1 --no-tags https://github.com/abeGizaw/AccumulatorProcesor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761426280
git clone --depth 1 --no-tags https://github.com/phillipmmarlowe/tt06-verilog-HLS-LIF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763646862
git clone --depth 1 --no-tags https://github.com/manavk15/Quantum-Computing-Emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758268863
git clone --depth 1 --no-tags https://github.com/hun01222/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767358157
git clone --depth 1 --no-tags https://github.com/Ibram-Kamal/Single-Cycle-RV-32I-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763210039
git clone --depth 1 --no-tags https://github.com/Rohan7Gupta/nanoRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767252471
git clone --depth 1 --no-tags https://github.com/JHAO-YU-WEI/The-Skyline-Problem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766478695
git clone --depth 1 --no-tags https://github.com/ahmetabdullahgultekin/Original-Logic-Design-of-a-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758909488
git clone --depth 1 --no-tags https://github.com/Karapraveen/Single_Port-_Ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758638943
git clone --depth 1 --no-tags https://github.com/hasanzadeh99/Triangle-TeraHertz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759266248
git clone --depth 1 --no-tags https://github.com/JariAbbas01/RISCV_Single_Cycle_Core_RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759802849
git clone --depth 1 --no-tags https://github.com/AndalibN/tiny_tapeout_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759649513
git clone --depth 1 --no-tags https://github.com/prashantrep/stx_cookbook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759500494
git clone --depth 1 --no-tags https://github.com/Sharmilas18/Wallace-Tree-Multiplier-using-Kogge-Stone-Adder-in-VLSI-circuit-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762036513
git clone --depth 1 --no-tags https://github.com/noobyco/counter-corev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762250037
git clone --depth 1 --no-tags https://github.com/Sagarparmar04/half_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761317337
git clone --depth 1 --no-tags https://github.com/rajkbarvadiya/RTL_TB_full-addr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761314980
git clone --depth 1 --no-tags https://github.com/vinaibirbal/Nios-II-Embeded-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760969993
git clone --depth 1 --no-tags https://github.com/vinaibirbal/DE10_LiteADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760967001
git clone --depth 1 --no-tags https://github.com/Sahanahn/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761386909
git clone --depth 1 --no-tags https://github.com/gabisbt/Image_Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763172946
git clone --depth 1 --no-tags https://github.com/nithinshyam13/Quantum-Computer-Emulator-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763228977
git clone --depth 1 --no-tags https://github.com/mattvenn/caravel_timer_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763557838
git clone --depth 1 --no-tags https://github.com/ThunderCold/The-Ultimate-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764543416
git clone --depth 1 --no-tags https://github.com/agnewgac/LUT5_Verilog_files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764567305
git clone --depth 1 --no-tags https://github.com/Chlorophytus/SharkPSG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763202005
git clone --depth 1 --no-tags https://github.com/Bheeshmaverma/16-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763694748
git clone --depth 1 --no-tags https://github.com/amraliraqi/Spartan6-DSP48A1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764604149
git clone --depth 1 --no-tags https://github.com/lsils/benchmarks-mig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764162164
git clone --depth 1 --no-tags https://github.com/AaranP/DRAM-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764326050
git clone --depth 1 --no-tags https://github.com/spj0000/RISC-V-CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761484979
git clone --depth 1 --no-tags https://github.com/CORETRAITSTECHNOLOGIES/100DaysRTLREPO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764831040
git clone --depth 1 --no-tags https://github.com/chandermani209/Digital-clock-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762253635
