digraph "CFG for '__xargmatch_internal' function" {
	label="CFG for '__xargmatch_internal' function";

	Node0xd0dfb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = alloca i64, align 8\l  %9 = alloca i8*, align 8\l  %10 = alloca i8*, align 8\l  %11 = alloca i8**, align 8\l  %12 = alloca i8*, align 8\l  %13 = alloca i64, align 8\l  %14 = alloca void ()*, align 8\l  %15 = alloca i8, align 1\l  %16 = alloca i64, align 8\l  %17 = alloca i32, align 4\l  store i8* %0, i8** %9, align 8, !tbaa !924\l  call void @llvm.dbg.declare(metadata i8** %9, metadata !916, metadata\l... !DIExpression()), !dbg !928\l  store i8* %1, i8** %10, align 8, !tbaa !924\l  call void @llvm.dbg.declare(metadata i8** %10, metadata !917, metadata\l... !DIExpression()), !dbg !929\l  store i8** %2, i8*** %11, align 8, !tbaa !924\l  call void @llvm.dbg.declare(metadata i8*** %11, metadata !918, metadata\l... !DIExpression()), !dbg !930\l  store i8* %3, i8** %12, align 8, !tbaa !924\l  call void @llvm.dbg.declare(metadata i8** %12, metadata !919, metadata\l... !DIExpression()), !dbg !931\l  store i64 %4, i64* %13, align 8, !tbaa !932\l  call void @llvm.dbg.declare(metadata i64* %13, metadata !920, metadata\l... !DIExpression()), !dbg !934\l  store void ()* %5, void ()** %14, align 8, !tbaa !924\l  call void @llvm.dbg.declare(metadata void ()** %14, metadata !921, metadata\l... !DIExpression()), !dbg !935\l  %18 = zext i1 %6 to i8\l  store i8 %18, i8* %15, align 1, !tbaa !936\l  call void @llvm.dbg.declare(metadata i8* %15, metadata !922, metadata\l... !DIExpression()), !dbg !938\l  %19 = bitcast i64* %16 to i8*, !dbg !939\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %19) #24, !dbg !939\l  call void @llvm.dbg.declare(metadata i64* %16, metadata !923, metadata\l... !DIExpression()), !dbg !940\l  %20 = load i8, i8* %15, align 1, !dbg !941, !tbaa !936, !range !943\l  %21 = trunc i8 %20 to i1, !dbg !941\l  br i1 %21, label %22, label %28, !dbg !944\l|{<s0>T|<s1>F}}"];
	Node0xd0dfb0:s0 -> Node0xe5a550;
	Node0xd0dfb0:s1 -> Node0xe5a5e0;
	Node0xe5a550 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%22:\l22:                                               \l  %23 = load i8*, i8** %10, align 8, !dbg !945, !tbaa !924\l  %24 = load i8**, i8*** %11, align 8, !dbg !946, !tbaa !924\l  %25 = load i8*, i8** %12, align 8, !dbg !947, !tbaa !924\l  %26 = load i64, i64* %13, align 8, !dbg !948, !tbaa !932\l  %27 = call i64 @argmatch(i8* noundef %23, i8** noundef %24, i8* noundef %25,\l... i64 noundef %26) #25, !dbg !949\l  store i64 %27, i64* %16, align 8, !dbg !950, !tbaa !932\l  br label %32, !dbg !951\l}"];
	Node0xe5a550 -> Node0xe5a630;
	Node0xe5a5e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%28:\l28:                                               \l  %29 = load i8*, i8** %10, align 8, !dbg !952, !tbaa !924\l  %30 = load i8**, i8*** %11, align 8, !dbg !953, !tbaa !924\l  %31 = call i64 @argmatch_exact(i8* noundef %29, i8** noundef %30) #25, !dbg\l... !954\l  store i64 %31, i64* %16, align 8, !dbg !955, !tbaa !932\l  br label %32\l}"];
	Node0xe5a5e0 -> Node0xe5a630;
	Node0xe5a630 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%32:\l32:                                               \l  %33 = load i64, i64* %16, align 8, !dbg !956, !tbaa !932\l  %34 = icmp sge i64 %33, 0, !dbg !958\l  br i1 %34, label %35, label %37, !dbg !959\l|{<s0>T|<s1>F}}"];
	Node0xe5a630:s0 -> Node0xe5a680;
	Node0xe5a630:s1 -> Node0xe5a6d0;
	Node0xe5a680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%35:\l35:                                               \l  %36 = load i64, i64* %16, align 8, !dbg !960, !tbaa !932\l  store i64 %36, i64* %8, align 8, !dbg !961\l  store i32 1, i32* %17, align 4\l  br label %45, !dbg !961\l}"];
	Node0xe5a680 -> Node0xe5a720;
	Node0xe5a6d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%37:\l37:                                               \l  %38 = load i8*, i8** %9, align 8, !dbg !962, !tbaa !924\l  %39 = load i8*, i8** %10, align 8, !dbg !963, !tbaa !924\l  %40 = load i64, i64* %16, align 8, !dbg !964, !tbaa !932\l  call void @argmatch_invalid(i8* noundef %38, i8* noundef %39, i64 noundef\l... %40), !dbg !965\l  %41 = load i8**, i8*** %11, align 8, !dbg !966, !tbaa !924\l  %42 = load i8*, i8** %12, align 8, !dbg !967, !tbaa !924\l  %43 = load i64, i64* %13, align 8, !dbg !968, !tbaa !932\l  call void @argmatch_valid(i8** noundef %41, i8* noundef %42, i64 noundef\l... %43), !dbg !969\l  %44 = load void ()*, void ()** %14, align 8, !dbg !970, !tbaa !924\l  call void %44(), !dbg !971\l  store i64 -1, i64* %8, align 8, !dbg !972\l  store i32 1, i32* %17, align 4\l  br label %45, !dbg !972\l}"];
	Node0xe5a6d0 -> Node0xe5a720;
	Node0xe5a720 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  %46 = bitcast i64* %16 to i8*, !dbg !973\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %46) #24, !dbg !973\l  %47 = load i64, i64* %8, align 8, !dbg !973\l  ret i64 %47, !dbg !973\l}"];
}
