

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0'
================================================================
* Date:           Thu Mar  9 21:36:28 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.534 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    2|    2| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.59>
ST_1 : Operation 4 [2/2] (0.59ns)   --->   "%w2_V_load = load i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 0), align 1" [firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 4 'load' 'w2_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_1 : Operation 5 [2/2] (0.59ns)   --->   "%w2_V_load_1 = load i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 1), align 1" [firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 5 'load' 'w2_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%data_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 6 'read' 'data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.59ns)   --->   "%w2_V_load = load i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 0), align 1" [firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 7 'load' 'w2_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %data_V_read_2 to i21" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 8 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i6 %w2_V_load to i21" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 9 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.94ns)   --->   "%mul_ln1118 = mul i21 %sext_ln1118, %sext_ln1118_1" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 10 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118, i32 5, i32 20)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 11 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.59ns)   --->   "%w2_V_load_1 = load i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 1), align 1" [firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 12 'load' 'w2_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 1.94>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 14 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str19, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [firmware/nnet_utils/nnet_mult.h:81->firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 15 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp)" [firmware/nnet_utils/nnet_dense_latency.h:59]   --->   Operation 16 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:85]   --->   Operation 17 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i6 %w2_V_load_1 to i21" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 18 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.94ns)   --->   "%mul_ln1118_1 = mul i21 %sext_ln1118, %sext_ln1118_2" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 19 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%acc_1_V = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %mul_ln1118_1, i32 5, i32 20)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 20 'partselect' 'acc_1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:109]   --->   Operation 21 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_dense_latency.h:127]   --->   Operation 22 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16 } %mrv, i16 %acc_1_V, 1" [firmware/nnet_utils/nnet_dense_latency.h:127]   --->   Operation 23 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "ret { i16, i16 } %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:127]   --->   Operation 24 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_2          (read             ) [ 0000]
w2_V_load              (load             ) [ 0000]
sext_ln1118            (sext             ) [ 0101]
sext_ln1118_1          (sext             ) [ 0000]
mul_ln1118             (mul              ) [ 0000]
res_0_V_write_assign   (partselect       ) [ 0101]
w2_V_load_1            (load             ) [ 0101]
tmp                    (specregionbegin  ) [ 0000]
specpipeline_ln49      (specpipeline     ) [ 0000]
specresourcelimit_ln81 (specresourcelimit) [ 0000]
empty                  (specregionend    ) [ 0000]
specloopname_ln85      (specloopname     ) [ 0000]
sext_ln1118_2          (sext             ) [ 0000]
mul_ln1118_1           (mul              ) [ 0000]
acc_1_V                (partselect       ) [ 0000]
specloopname_ln109     (specloopname     ) [ 0000]
mrv                    (insertvalue      ) [ 0000]
mrv_1                  (insertvalue      ) [ 0000]
ret_ln127              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="data_V_read_2_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_2/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="6" slack="0"/>
<pin id="50" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="0" slack="0"/>
<pin id="54" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="55" dir="0" index="5" bw="6" slack="2147483647"/>
<pin id="56" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
<pin id="57" dir="1" index="7" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_V_load/1 w2_V_load_1/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_fu_59">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="6" slack="0"/>
<pin id="65" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 mul_ln1118_1/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="21" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="0" index="3" bw="6" slack="0"/>
<pin id="78" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/2 acc_1_V/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="sext_ln1118_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln1118_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sext_ln1118_2_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="1"/>
<pin id="95" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="mrv_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="1"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mrv_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="sext_ln1118_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="21" slack="1"/>
<pin id="110" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="113" class="1005" name="res_0_V_write_assign_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="1"/>
<pin id="115" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_0_V_write_assign "/>
</bind>
</comp>

<comp id="118" class="1005" name="w2_V_load_1_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="1"/>
<pin id="120" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="59" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="86"><net_src comp="42" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="91"><net_src comp="48" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="96"><net_src comp="93" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="97" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="73" pin="4"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="83" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="116"><net_src comp="73" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="121"><net_src comp="48" pin="7"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed,ap_fixed,config2>.0.0.0 : data_V_read | {2 }
	Port: dense_latency<ap_fixed,ap_fixed,config2>.0.0.0 : w2_V | {1 2 }
  - Chain level:
	State 1
	State 2
		sext_ln1118_1 : 1
		mul_ln1118 : 2
		res_0_V_write_assign : 3
	State 3
		empty : 1
		mul_ln1118_1 : 1
		acc_1_V : 2
		mrv_1 : 3
		ret_ln127 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    mul   |         grp_fu_59        |    1    |    0    |    5    |
|----------|--------------------------|---------|---------|---------|
|   read   | data_V_read_2_read_fu_42 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|         grp_fu_73        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln1118_fu_83    |    0    |    0    |    0    |
|   sext   |    sext_ln1118_1_fu_88   |    0    |    0    |    0    |
|          |    sext_ln1118_2_fu_93   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|insertvalue|         mrv_fu_97        |    0    |    0    |    0    |
|          |       mrv_1_fu_102       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |    5    |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|res_0_V_write_assign_reg_113|   16   |
|     sext_ln1118_reg_108    |   21   |
|     w2_V_load_1_reg_118    |    6   |
+----------------------------+--------+
|            Total           |   43   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_59 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_59 |  p1  |   2  |   6  |   12   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   44   ||  1.206  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |    5   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   43   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   43   |   23   |
+-----------+--------+--------+--------+--------+
