

================================================================
== Vivado HLS Report for 'core_low'
================================================================
* Date:           Thu Oct  1 13:57:16 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Iris-recognition
* Solution:       PYNQ_SOLUTION
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.670 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   678606|   682926| 6.786 ms | 6.829 ms |  678606|  682926|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+
        |             |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- Loop 1     |   678600|   682920| 1885 ~ 1897 |          -|          -|   360|    no    |
        | + Loop 1.1  |     1792|     1792|           28|          -|          -|    64|    no    |
        +-------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 93
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 44 
25 --> 26 36 
26 --> 27 28 
27 --> 35 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 52 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 35 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 35 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 7 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 66 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.41>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)" [Iris-recognition/toplevel.cpp:358]   --->   Operation 94 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)" [Iris-recognition/toplevel.cpp:358]   --->   Operation 95 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)" [Iris-recognition/toplevel.cpp:358]   --->   Operation 96 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)" [Iris-recognition/toplevel.cpp:358]   --->   Operation 97 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [6/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %p_read_4 to float" [Iris-recognition/toplevel.cpp:375]   --->   Operation 98 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 99 [6/6] (6.41ns)   --->   "%tmp_i_55 = sitofp i32 %p_read_2 to float" [Iris-recognition/toplevel.cpp:375]   --->   Operation 99 'sitofp' 'tmp_i_55' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 100 [6/6] (6.41ns)   --->   "%tmp_7_i = sitofp i32 %p_read_1 to float" [Iris-recognition/toplevel.cpp:376]   --->   Operation 100 'sitofp' 'tmp_7_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 101 [6/6] (6.41ns)   --->   "%tmp_8_i = sitofp i32 %p_read_3 to float" [Iris-recognition/toplevel.cpp:377]   --->   Operation 101 'sitofp' 'tmp_8_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 102 [5/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %p_read_4 to float" [Iris-recognition/toplevel.cpp:375]   --->   Operation 102 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 103 [5/6] (6.41ns)   --->   "%tmp_i_55 = sitofp i32 %p_read_2 to float" [Iris-recognition/toplevel.cpp:375]   --->   Operation 103 'sitofp' 'tmp_i_55' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 104 [5/6] (6.41ns)   --->   "%tmp_7_i = sitofp i32 %p_read_1 to float" [Iris-recognition/toplevel.cpp:376]   --->   Operation 104 'sitofp' 'tmp_7_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 105 [5/6] (6.41ns)   --->   "%tmp_8_i = sitofp i32 %p_read_3 to float" [Iris-recognition/toplevel.cpp:377]   --->   Operation 105 'sitofp' 'tmp_8_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 106 [4/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %p_read_4 to float" [Iris-recognition/toplevel.cpp:375]   --->   Operation 106 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 107 [4/6] (6.41ns)   --->   "%tmp_i_55 = sitofp i32 %p_read_2 to float" [Iris-recognition/toplevel.cpp:375]   --->   Operation 107 'sitofp' 'tmp_i_55' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 108 [4/6] (6.41ns)   --->   "%tmp_7_i = sitofp i32 %p_read_1 to float" [Iris-recognition/toplevel.cpp:376]   --->   Operation 108 'sitofp' 'tmp_7_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 109 [4/6] (6.41ns)   --->   "%tmp_8_i = sitofp i32 %p_read_3 to float" [Iris-recognition/toplevel.cpp:377]   --->   Operation 109 'sitofp' 'tmp_8_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 110 [3/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %p_read_4 to float" [Iris-recognition/toplevel.cpp:375]   --->   Operation 110 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 111 [3/6] (6.41ns)   --->   "%tmp_i_55 = sitofp i32 %p_read_2 to float" [Iris-recognition/toplevel.cpp:375]   --->   Operation 111 'sitofp' 'tmp_i_55' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 112 [3/6] (6.41ns)   --->   "%tmp_7_i = sitofp i32 %p_read_1 to float" [Iris-recognition/toplevel.cpp:376]   --->   Operation 112 'sitofp' 'tmp_7_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 113 [3/6] (6.41ns)   --->   "%tmp_8_i = sitofp i32 %p_read_3 to float" [Iris-recognition/toplevel.cpp:377]   --->   Operation 113 'sitofp' 'tmp_8_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 114 [2/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %p_read_4 to float" [Iris-recognition/toplevel.cpp:375]   --->   Operation 114 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 115 [2/6] (6.41ns)   --->   "%tmp_i_55 = sitofp i32 %p_read_2 to float" [Iris-recognition/toplevel.cpp:375]   --->   Operation 115 'sitofp' 'tmp_i_55' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 116 [2/6] (6.41ns)   --->   "%tmp_7_i = sitofp i32 %p_read_1 to float" [Iris-recognition/toplevel.cpp:376]   --->   Operation 116 'sitofp' 'tmp_7_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 117 [2/6] (6.41ns)   --->   "%tmp_8_i = sitofp i32 %p_read_3 to float" [Iris-recognition/toplevel.cpp:377]   --->   Operation 117 'sitofp' 'tmp_8_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 118 [1/6] (6.41ns)   --->   "%tmp_i = sitofp i32 %p_read_4 to float" [Iris-recognition/toplevel.cpp:375]   --->   Operation 118 'sitofp' 'tmp_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 119 [1/6] (6.41ns)   --->   "%tmp_i_55 = sitofp i32 %p_read_2 to float" [Iris-recognition/toplevel.cpp:375]   --->   Operation 119 'sitofp' 'tmp_i_55' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 120 [1/6] (6.41ns)   --->   "%tmp_7_i = sitofp i32 %p_read_1 to float" [Iris-recognition/toplevel.cpp:376]   --->   Operation 120 'sitofp' 'tmp_7_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 121 [1/6] (6.41ns)   --->   "%tmp_8_i = sitofp i32 %p_read_3 to float" [Iris-recognition/toplevel.cpp:377]   --->   Operation 121 'sitofp' 'tmp_8_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.76ns)   --->   "br label %.loopexit" [Iris-recognition/toplevel.cpp:367]   --->   Operation 122 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%theta_0_i = phi i9 [ 0, %entry ], [ %theta, %.loopexit.loopexit ]"   --->   Operation 123 'phi' 'theta_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln367 = zext i9 %theta_0_i to i15" [Iris-recognition/toplevel.cpp:367]   --->   Operation 124 'zext' 'zext_ln367' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln367_1 = zext i9 %theta_0_i to i32" [Iris-recognition/toplevel.cpp:367]   --->   Operation 125 'zext' 'zext_ln367_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (1.66ns)   --->   "%icmp_ln367 = icmp eq i9 %theta_0_i, -152" [Iris-recognition/toplevel.cpp:367]   --->   Operation 126 'icmp' 'icmp_ln367' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 360, i64 360, i64 360)"   --->   Operation 127 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.82ns)   --->   "%theta = add i9 %theta_0_i, 1" [Iris-recognition/toplevel.cpp:367]   --->   Operation 128 'add' 'theta' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln367, label %core_low.exit, label %0" [Iris-recognition/toplevel.cpp:367]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [6/6] (6.28ns)   --->   "%tmp_9_i = sitofp i32 %zext_ln367_1 to double" [Iris-recognition/toplevel.cpp:372]   --->   Operation 130 'sitodp' 'tmp_9_i' <Predicate = (!icmp_ln367)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "ret void" [Iris-recognition/toplevel.cpp:358]   --->   Operation 131 'ret' <Predicate = (icmp_ln367)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 132 [5/6] (6.28ns)   --->   "%tmp_9_i = sitofp i32 %zext_ln367_1 to double" [Iris-recognition/toplevel.cpp:372]   --->   Operation 132 'sitodp' 'tmp_9_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 133 [4/6] (6.28ns)   --->   "%tmp_9_i = sitofp i32 %zext_ln367_1 to double" [Iris-recognition/toplevel.cpp:372]   --->   Operation 133 'sitodp' 'tmp_9_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 134 [3/6] (6.28ns)   --->   "%tmp_9_i = sitofp i32 %zext_ln367_1 to double" [Iris-recognition/toplevel.cpp:372]   --->   Operation 134 'sitodp' 'tmp_9_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 135 [2/6] (6.28ns)   --->   "%tmp_9_i = sitofp i32 %zext_ln367_1 to double" [Iris-recognition/toplevel.cpp:372]   --->   Operation 135 'sitodp' 'tmp_9_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 136 [1/6] (6.28ns)   --->   "%tmp_9_i = sitofp i32 %zext_ln367_1 to double" [Iris-recognition/toplevel.cpp:372]   --->   Operation 136 'sitodp' 'tmp_9_i' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.78>
ST_13 : Operation 137 [6/6] (7.78ns)   --->   "%tmp_1_i = fmul double %tmp_9_i, 0x3F91DF46A252DD11" [Iris-recognition/toplevel.cpp:372]   --->   Operation 137 'dmul' 'tmp_1_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.78>
ST_14 : Operation 138 [5/6] (7.78ns)   --->   "%tmp_1_i = fmul double %tmp_9_i, 0x3F91DF46A252DD11" [Iris-recognition/toplevel.cpp:372]   --->   Operation 138 'dmul' 'tmp_1_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.78>
ST_15 : Operation 139 [4/6] (7.78ns)   --->   "%tmp_1_i = fmul double %tmp_9_i, 0x3F91DF46A252DD11" [Iris-recognition/toplevel.cpp:372]   --->   Operation 139 'dmul' 'tmp_1_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.78>
ST_16 : Operation 140 [3/6] (7.78ns)   --->   "%tmp_1_i = fmul double %tmp_9_i, 0x3F91DF46A252DD11" [Iris-recognition/toplevel.cpp:372]   --->   Operation 140 'dmul' 'tmp_1_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.78>
ST_17 : Operation 141 [2/6] (7.78ns)   --->   "%tmp_1_i = fmul double %tmp_9_i, 0x3F91DF46A252DD11" [Iris-recognition/toplevel.cpp:372]   --->   Operation 141 'dmul' 'tmp_1_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.78>
ST_18 : Operation 142 [1/6] (7.78ns)   --->   "%tmp_1_i = fmul double %tmp_9_i, 0x3F91DF46A252DD11" [Iris-recognition/toplevel.cpp:372]   --->   Operation 142 'dmul' 'tmp_1_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.20>
ST_19 : Operation 143 [2/2] (5.20ns)   --->   "%x_assign = fptrunc double %tmp_1_i to float" [Iris-recognition/toplevel.cpp:372]   --->   Operation 143 'fptrunc' 'x_assign' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.20>
ST_20 : Operation 144 [1/2] (5.20ns)   --->   "%x_assign = fptrunc double %tmp_1_i to float" [Iris-recognition/toplevel.cpp:372]   --->   Operation 144 'fptrunc' 'x_assign' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.43>
ST_21 : Operation 145 [2/2] (4.43ns)   --->   "%tmp_i_i = fpext float %x_assign to double" [Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372]   --->   Operation 145 'fpext' 'tmp_i_i' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.43>
ST_22 : Operation 146 [1/2] (4.43ns)   --->   "%tmp_i_i = fpext float %x_assign to double" [Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372]   --->   Operation 146 'fpext' 'tmp_i_i' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.46>
ST_23 : Operation 147 [2/2] (5.46ns)   --->   "%tmp_1 = fcmp oge double %tmp_i_i, 0x4012D97C7F3321D2" [Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372]   --->   Operation 147 'dcmp' 'tmp_1' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.23>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln165 = bitcast double %tmp_i_i to i64" [Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372]   --->   Operation 148 'bitcast' 'bitcast_ln165' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln165, i32 52, i32 62)" [Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372]   --->   Operation 149 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i64 %bitcast_ln165 to i52" [Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372]   --->   Operation 150 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 151 [1/1] (1.88ns)   --->   "%icmp_ln165 = icmp ne i11 %tmp_s, -1" [Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372]   --->   Operation 151 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 152 [1/1] (2.89ns)   --->   "%icmp_ln165_1 = icmp eq i52 %trunc_ln165, 0" [Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372]   --->   Operation 152 'icmp' 'icmp_ln165_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 153 [1/1] (0.97ns)   --->   "%or_ln165 = or i1 %icmp_ln165_1, %icmp_ln165" [Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372]   --->   Operation 153 'or' 'or_ln165' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 154 [1/2] (5.46ns)   --->   "%tmp_1 = fcmp oge double %tmp_i_i, 0x4012D97C7F3321D2" [Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372]   --->   Operation 154 'dcmp' 'tmp_1' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 155 [1/1] (0.97ns)   --->   "%and_ln165 = and i1 %or_ln165, %tmp_1" [Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372]   --->   Operation 155 'and' 'and_ln165' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %and_ln165, label %1, label %2" [Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 157 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp ogt double %tmp_i_i, 0x3FF921FB54524550" [Iris-recognition/sine.cpp:167->Iris-recognition/toplevel.cpp:372]   --->   Operation 157 'dcmp' 'tmp_2' <Predicate = (!and_ln165)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 158 [5/5] (8.23ns)   --->   "%tmp_31_i_i = fadd double %tmp_i_i, 0xC01921FB54442D18" [Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372]   --->   Operation 158 'dadd' 'tmp_31_i_i' <Predicate = (and_ln165)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.23>
ST_25 : Operation 159 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp ogt double %tmp_i_i, 0x3FF921FB54524550" [Iris-recognition/sine.cpp:167->Iris-recognition/toplevel.cpp:372]   --->   Operation 159 'dcmp' 'tmp_2' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 160 [1/1] (0.97ns)   --->   "%and_ln167 = and i1 %or_ln165, %tmp_2" [Iris-recognition/sine.cpp:167->Iris-recognition/toplevel.cpp:372]   --->   Operation 160 'and' 'and_ln167' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %and_ln167, label %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.i.i, label %3" [Iris-recognition/sine.cpp:167->Iris-recognition/toplevel.cpp:372]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [2/2] (5.46ns)   --->   "%tmp_3 = fcmp ogt double %tmp_i_i, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:169->Iris-recognition/toplevel.cpp:372]   --->   Operation 162 'dcmp' 'tmp_3' <Predicate = (!and_ln167)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 163 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp ole double %tmp_i_i, 0xBFF921FB54524550" [Iris-recognition/sine.cpp:169->Iris-recognition/toplevel.cpp:372]   --->   Operation 163 'dcmp' 'tmp_4' <Predicate = (!and_ln167)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 164 [5/5] (8.23ns)   --->   "%tmp_33_i_i = fadd double %tmp_i_i, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372]   --->   Operation 164 'dadd' 'tmp_33_i_i' <Predicate = (and_ln167)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.23>
ST_26 : Operation 165 [1/2] (5.46ns)   --->   "%tmp_3 = fcmp ogt double %tmp_i_i, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:169->Iris-recognition/toplevel.cpp:372]   --->   Operation 165 'dcmp' 'tmp_3' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln169_1)   --->   "%and_ln169 = and i1 %or_ln165, %tmp_3" [Iris-recognition/sine.cpp:169->Iris-recognition/toplevel.cpp:372]   --->   Operation 166 'and' 'and_ln169' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp ole double %tmp_i_i, 0xBFF921FB54524550" [Iris-recognition/sine.cpp:169->Iris-recognition/toplevel.cpp:372]   --->   Operation 167 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln169_1 = and i1 %and_ln169, %tmp_4" [Iris-recognition/sine.cpp:169->Iris-recognition/toplevel.cpp:372]   --->   Operation 168 'and' 'and_ln169_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %and_ln169_1, label %4, label %5" [Iris-recognition/sine.cpp:169->Iris-recognition/toplevel.cpp:372]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 170 [2/2] (6.29ns)   --->   "%agg_result_ret2_i_i = call fastcc i8 @cordicCos_fix(float %x_assign)" [Iris-recognition/sine.cpp:172->Iris-recognition/toplevel.cpp:372]   --->   Operation 170 'call' 'agg_result_ret2_i_i' <Predicate = (!and_ln169_1)> <Delay = 6.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 171 [5/5] (8.23ns)   --->   "%tmp_37_i_i = fadd double %tmp_i_i, 0x400921FB54442D11" [Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372]   --->   Operation 171 'dadd' 'tmp_37_i_i' <Predicate = (and_ln169_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.86>
ST_27 : Operation 172 [1/2] (0.00ns)   --->   "%agg_result_ret2_i_i = call fastcc i8 @cordicCos_fix(float %x_assign)" [Iris-recognition/sine.cpp:172->Iris-recognition/toplevel.cpp:372]   --->   Operation 172 'call' 'agg_result_ret2_i_i' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 173 [1/1] (1.86ns)   --->   "br label %cordic360_Cos_fixed.exit.i_ifconv" [Iris-recognition/sine.cpp:172->Iris-recognition/toplevel.cpp:372]   --->   Operation 173 'br' <Predicate = true> <Delay = 1.86>

State 28 <SV = 26> <Delay = 8.23>
ST_28 : Operation 174 [4/5] (8.23ns)   --->   "%tmp_37_i_i = fadd double %tmp_i_i, 0x400921FB54442D11" [Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372]   --->   Operation 174 'dadd' 'tmp_37_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 8.23>
ST_29 : Operation 175 [3/5] (8.23ns)   --->   "%tmp_37_i_i = fadd double %tmp_i_i, 0x400921FB54442D11" [Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372]   --->   Operation 175 'dadd' 'tmp_37_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 8.23>
ST_30 : Operation 176 [2/5] (8.23ns)   --->   "%tmp_37_i_i = fadd double %tmp_i_i, 0x400921FB54442D11" [Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372]   --->   Operation 176 'dadd' 'tmp_37_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 8.23>
ST_31 : Operation 177 [1/5] (8.23ns)   --->   "%tmp_37_i_i = fadd double %tmp_i_i, 0x400921FB54442D11" [Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372]   --->   Operation 177 'dadd' 'tmp_37_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 5.20>
ST_32 : Operation 178 [2/2] (5.20ns)   --->   "%tmp_38_i_i = fptrunc double %tmp_37_i_i to float" [Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372]   --->   Operation 178 'fptrunc' 'tmp_38_i_i' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 31> <Delay = 5.20>
ST_33 : Operation 179 [1/2] (5.20ns)   --->   "%tmp_38_i_i = fptrunc double %tmp_37_i_i to float" [Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372]   --->   Operation 179 'fptrunc' 'tmp_38_i_i' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 32> <Delay = 6.29>
ST_34 : Operation 180 [2/2] (6.29ns)   --->   "%agg_result_ret1_i_i = call fastcc i8 @cordicCos_fix(float %tmp_38_i_i)" [Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372]   --->   Operation 180 'call' 'agg_result_ret1_i_i' <Predicate = true> <Delay = 6.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 33> <Delay = 4.43>
ST_35 : Operation 181 [1/2] (0.00ns)   --->   "%agg_result_ret1_i_i = call fastcc i8 @cordicCos_fix(float %tmp_38_i_i)" [Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372]   --->   Operation 181 'call' 'agg_result_ret1_i_i' <Predicate = (!and_ln165 & !and_ln167 & and_ln169_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 182 [1/1] (1.86ns)   --->   "br label %cordic360_Cos_fixed.exit.i_ifconv" [Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372]   --->   Operation 182 'br' <Predicate = (!and_ln165 & !and_ln167 & and_ln169_1)> <Delay = 1.86>
ST_35 : Operation 183 [2/2] (4.43ns)   --->   "%tmp_V_17 = call fastcc i8 @cordic360_Sin_fixed(float %x_assign)" [Iris-recognition/toplevel.cpp:373]   --->   Operation 183 'call' 'tmp_V_17' <Predicate = true> <Delay = 4.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 25> <Delay = 8.23>
ST_36 : Operation 184 [4/5] (8.23ns)   --->   "%tmp_33_i_i = fadd double %tmp_i_i, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372]   --->   Operation 184 'dadd' 'tmp_33_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 26> <Delay = 8.23>
ST_37 : Operation 185 [3/5] (8.23ns)   --->   "%tmp_33_i_i = fadd double %tmp_i_i, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372]   --->   Operation 185 'dadd' 'tmp_33_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 27> <Delay = 8.23>
ST_38 : Operation 186 [2/5] (8.23ns)   --->   "%tmp_33_i_i = fadd double %tmp_i_i, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372]   --->   Operation 186 'dadd' 'tmp_33_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 28> <Delay = 8.23>
ST_39 : Operation 187 [1/5] (8.23ns)   --->   "%tmp_33_i_i = fadd double %tmp_i_i, 0xC00921FB54442D11" [Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372]   --->   Operation 187 'dadd' 'tmp_33_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 29> <Delay = 5.20>
ST_40 : Operation 188 [2/2] (5.20ns)   --->   "%tmp_34_i_i = fptrunc double %tmp_33_i_i to float" [Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372]   --->   Operation 188 'fptrunc' 'tmp_34_i_i' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 30> <Delay = 5.20>
ST_41 : Operation 189 [1/2] (5.20ns)   --->   "%tmp_34_i_i = fptrunc double %tmp_33_i_i to float" [Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372]   --->   Operation 189 'fptrunc' 'tmp_34_i_i' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 31> <Delay = 6.29>
ST_42 : Operation 190 [2/2] (6.29ns)   --->   "%p_Val2_s = call fastcc i8 @cordicCos_fix(float %tmp_34_i_i)" [Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372]   --->   Operation 190 'call' 'p_Val2_s' <Predicate = true> <Delay = 6.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 32> <Delay = 1.91>
ST_43 : Operation 191 [1/2] (0.00ns)   --->   "%p_Val2_s = call fastcc i8 @cordicCos_fix(float %tmp_34_i_i)" [Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372]   --->   Operation 191 'call' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 192 [1/1] (1.91ns)   --->   "%sub_ln703 = sub i8 0, %p_Val2_s" [Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372]   --->   Operation 192 'sub' 'sub_ln703' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 193 [1/1] (1.86ns)   --->   "br label %cordic360_Cos_fixed.exit.i_ifconv" [Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372]   --->   Operation 193 'br' <Predicate = true> <Delay = 1.86>

State 44 <SV = 24> <Delay = 8.23>
ST_44 : Operation 194 [4/5] (8.23ns)   --->   "%tmp_31_i_i = fadd double %tmp_i_i, 0xC01921FB54442D18" [Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372]   --->   Operation 194 'dadd' 'tmp_31_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 25> <Delay = 8.23>
ST_45 : Operation 195 [3/5] (8.23ns)   --->   "%tmp_31_i_i = fadd double %tmp_i_i, 0xC01921FB54442D18" [Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372]   --->   Operation 195 'dadd' 'tmp_31_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 26> <Delay = 8.23>
ST_46 : Operation 196 [2/5] (8.23ns)   --->   "%tmp_31_i_i = fadd double %tmp_i_i, 0xC01921FB54442D18" [Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372]   --->   Operation 196 'dadd' 'tmp_31_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 27> <Delay = 8.23>
ST_47 : Operation 197 [1/5] (8.23ns)   --->   "%tmp_31_i_i = fadd double %tmp_i_i, 0xC01921FB54442D18" [Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372]   --->   Operation 197 'dadd' 'tmp_31_i_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 28> <Delay = 5.20>
ST_48 : Operation 198 [2/2] (5.20ns)   --->   "%tmp_32_i_i = fptrunc double %tmp_31_i_i to float" [Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372]   --->   Operation 198 'fptrunc' 'tmp_32_i_i' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 29> <Delay = 5.20>
ST_49 : Operation 199 [1/2] (5.20ns)   --->   "%tmp_32_i_i = fptrunc double %tmp_31_i_i to float" [Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372]   --->   Operation 199 'fptrunc' 'tmp_32_i_i' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 30> <Delay = 6.29>
ST_50 : Operation 200 [2/2] (6.29ns)   --->   "%agg_result_ret_i_i = call fastcc i8 @cordicCos_fix(float %tmp_32_i_i)" [Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372]   --->   Operation 200 'call' 'agg_result_ret_i_i' <Predicate = true> <Delay = 6.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 31> <Delay = 1.86>
ST_51 : Operation 201 [1/2] (0.00ns)   --->   "%agg_result_ret_i_i = call fastcc i8 @cordicCos_fix(float %tmp_32_i_i)" [Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372]   --->   Operation 201 'call' 'agg_result_ret_i_i' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 202 [1/1] (1.86ns)   --->   "br label %cordic360_Cos_fixed.exit.i_ifconv" [Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372]   --->   Operation 202 'br' <Predicate = true> <Delay = 1.86>

State 52 <SV = 34> <Delay = 3.82>
ST_52 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_V_15 = phi i8 [ %sub_ln703, %_ZNK13ap_fixed_baseILi8ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.i.i ], [ %agg_result_ret2_i_i, %5 ], [ %agg_result_ret1_i_i, %4 ], [ %agg_result_ret_i_i, %1 ]" [Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372]   --->   Operation 203 'phi' 'tmp_V_15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_V_15, i32 7)" [Iris-recognition/toplevel.cpp:372]   --->   Operation 204 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 205 [1/2] (3.82ns)   --->   "%tmp_V_17 = call fastcc i8 @cordic360_Sin_fixed(float %x_assign)" [Iris-recognition/toplevel.cpp:373]   --->   Operation 205 'call' 'tmp_V_17' <Predicate = true> <Delay = 3.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 206 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_V_17, i32 7)" [Iris-recognition/toplevel.cpp:373]   --->   Operation 206 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>

State 53 <SV = 35> <Delay = 6.56>
ST_53 : Operation 207 [1/1] (1.55ns)   --->   "%icmp_ln935 = icmp eq i8 %tmp_V_15, 0" [Iris-recognition/toplevel.cpp:372]   --->   Operation 207 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 208 [1/1] (1.91ns)   --->   "%tmp_V = sub i8 0, %tmp_V_15" [Iris-recognition/toplevel.cpp:372]   --->   Operation 208 'sub' 'tmp_V' <Predicate = (p_Result_23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 209 [1/1] (1.24ns)   --->   "%tmp_V_16 = select i1 %p_Result_23, i8 %tmp_V, i8 %tmp_V_15" [Iris-recognition/toplevel.cpp:372]   --->   Operation 209 'select' 'tmp_V_16' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @llvm.part.select.i8(i8 %tmp_V_16, i32 7, i32 0) nounwind" [Iris-recognition/toplevel.cpp:372]   --->   Operation 210 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_24 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 -1, i8 %p_Result_s)" [Iris-recognition/toplevel.cpp:372]   --->   Operation 211 'bitconcatenate' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 212 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_24, i1 true) nounwind" [Iris-recognition/toplevel.cpp:372]   --->   Operation 212 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [Iris-recognition/toplevel.cpp:372]   --->   Operation 213 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 214 [1/1] (1.55ns)   --->   "%icmp_ln935_1 = icmp eq i8 %tmp_V_17, 0" [Iris-recognition/toplevel.cpp:373]   --->   Operation 214 'icmp' 'icmp_ln935_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 215 [1/1] (1.91ns)   --->   "%tmp_V_7 = sub i8 0, %tmp_V_17" [Iris-recognition/toplevel.cpp:373]   --->   Operation 215 'sub' 'tmp_V_7' <Predicate = (p_Result_26)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 216 [1/1] (1.24ns)   --->   "%tmp_V_18 = select i1 %p_Result_26, i8 %tmp_V_7, i8 %tmp_V_17" [Iris-recognition/toplevel.cpp:373]   --->   Operation 216 'select' 'tmp_V_18' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 217 [1/1] (0.00ns)   --->   "%p_Result_8 = call i8 @llvm.part.select.i8(i8 %tmp_V_18, i32 7, i32 0) nounwind" [Iris-recognition/toplevel.cpp:373]   --->   Operation 217 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_27 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 -1, i8 %p_Result_8)" [Iris-recognition/toplevel.cpp:373]   --->   Operation 218 'bitconcatenate' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 219 [1/1] (3.39ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_27, i1 true) nounwind" [Iris-recognition/toplevel.cpp:373]   --->   Operation 219 'cttz' 'l_1' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l_1 to i8" [Iris-recognition/toplevel.cpp:373]   --->   Operation 220 'trunc' 'trunc_ln943_1' <Predicate = true> <Delay = 0.00>

State 54 <SV = 36> <Delay = 8.55>
ST_54 : Operation 221 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 8, %l" [Iris-recognition/toplevel.cpp:372]   --->   Operation 221 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i8" [Iris-recognition/toplevel.cpp:372]   --->   Operation 222 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_54 : Operation 223 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [Iris-recognition/toplevel.cpp:372]   --->   Operation 223 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 224 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [Iris-recognition/toplevel.cpp:372]   --->   Operation 224 'partselect' 'tmp' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_54 : Operation 225 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp, 0" [Iris-recognition/toplevel.cpp:372]   --->   Operation 225 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [Iris-recognition/toplevel.cpp:372]   --->   Operation 226 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_54 : Operation 227 [1/1] (1.73ns)   --->   "%sub_ln947 = sub i4 1, %trunc_ln947" [Iris-recognition/toplevel.cpp:372]   --->   Operation 227 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i8" [Iris-recognition/toplevel.cpp:372]   --->   Operation 228 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_54 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i8 -1, %zext_ln947" [Iris-recognition/toplevel.cpp:372]   --->   Operation 229 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_4 = and i8 %tmp_V_16, %lshr_ln947" [Iris-recognition/toplevel.cpp:372]   --->   Operation 230 'and' 'p_Result_4' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 231 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i8 %p_Result_4, 0" [Iris-recognition/toplevel.cpp:372]   --->   Operation 231 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [Iris-recognition/toplevel.cpp:372]   --->   Operation 232 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [Iris-recognition/toplevel.cpp:372]   --->   Operation 233 'bitselect' 'tmp_9' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_54 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln949 = xor i1 %tmp_9, true" [Iris-recognition/toplevel.cpp:372]   --->   Operation 234 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 235 [1/1] (1.91ns)   --->   "%add_ln949 = add i8 -24, %trunc_ln944" [Iris-recognition/toplevel.cpp:372]   --->   Operation 235 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i8(i8 %tmp_V_16, i8 %add_ln949)" [Iris-recognition/toplevel.cpp:372]   --->   Operation 236 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_54 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln949 = and i1 %p_Result_5, %xor_ln949" [Iris-recognition/toplevel.cpp:372]   --->   Operation 237 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln949 = or i1 %and_ln949, %a" [Iris-recognition/toplevel.cpp:372]   --->   Operation 238 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 239 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [Iris-recognition/toplevel.cpp:372]   --->   Operation 239 'bitconcatenate' 'or_ln_i' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_54 : Operation 240 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [Iris-recognition/toplevel.cpp:372]   --->   Operation 240 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 241 [1/1] (2.55ns)   --->   "%sub_ln944_1 = sub nsw i32 8, %l_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 241 'sub' 'sub_ln944_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln944_1 = trunc i32 %sub_ln944_1 to i8" [Iris-recognition/toplevel.cpp:373]   --->   Operation 242 'trunc' 'trunc_ln944_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_54 : Operation 243 [1/1] (2.55ns)   --->   "%lsb_index_1 = add nsw i32 -24, %sub_ln944_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 243 'add' 'lsb_index_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [Iris-recognition/toplevel.cpp:373]   --->   Operation 244 'partselect' 'tmp_14' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_54 : Operation 245 [1/1] (2.47ns)   --->   "%icmp_ln947_2 = icmp sgt i31 %tmp_14, 0" [Iris-recognition/toplevel.cpp:373]   --->   Operation 245 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln935_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_1 to i4" [Iris-recognition/toplevel.cpp:373]   --->   Operation 246 'trunc' 'trunc_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_54 : Operation 247 [1/1] (1.73ns)   --->   "%sub_ln947_1 = sub i4 1, %trunc_ln947_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 247 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%zext_ln947_1 = zext i4 %sub_ln947_1 to i8" [Iris-recognition/toplevel.cpp:373]   --->   Operation 248 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_54 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%lshr_ln947_1 = lshr i8 -1, %zext_ln947_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 249 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%p_Result_10 = and i8 %tmp_V_18, %lshr_ln947_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 250 'and' 'p_Result_10' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 251 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_3 = icmp ne i8 %p_Result_10, 0" [Iris-recognition/toplevel.cpp:373]   --->   Operation 251 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln935_1)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_i)   --->   "%a_1 = and i1 %icmp_ln947_2, %icmp_ln947_3" [Iris-recognition/toplevel.cpp:373]   --->   Operation 252 'and' 'a_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_i)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [Iris-recognition/toplevel.cpp:373]   --->   Operation 253 'bitselect' 'tmp_15' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_54 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_i)   --->   "%xor_ln949_1 = xor i1 %tmp_15, true" [Iris-recognition/toplevel.cpp:373]   --->   Operation 254 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 255 [1/1] (1.91ns)   --->   "%add_ln949_1 = add i8 -24, %trunc_ln944_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 255 'add' 'add_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_i)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i8.i8(i8 %tmp_V_18, i8 %add_ln949_1)" [Iris-recognition/toplevel.cpp:373]   --->   Operation 256 'bitselect' 'p_Result_11' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_54 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_i)   --->   "%and_ln949_1 = and i1 %p_Result_11, %xor_ln949_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 257 'and' 'and_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1_i)   --->   "%or_ln949_1 = or i1 %and_ln949_1, %a_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 258 'or' 'or_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 259 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln949_1_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_1)" [Iris-recognition/toplevel.cpp:373]   --->   Operation 259 'bitconcatenate' 'or_ln949_1_i' <Predicate = (!icmp_ln935_1)> <Delay = 0.97>
ST_54 : Operation 260 [1/1] (2.47ns)   --->   "%icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0" [Iris-recognition/toplevel.cpp:373]   --->   Operation 260 'icmp' 'icmp_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 37> <Delay = 6.97>
ST_55 : Operation 261 [1/1] (0.00ns)   --->   "%m = zext i8 %tmp_V_16 to i32" [Iris-recognition/toplevel.cpp:372]   --->   Operation 261 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_55 : Operation 262 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [Iris-recognition/toplevel.cpp:372]   --->   Operation 262 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [Iris-recognition/toplevel.cpp:372]   --->   Operation 263 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 264 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [Iris-recognition/toplevel.cpp:372]   --->   Operation 264 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [Iris-recognition/toplevel.cpp:372]   --->   Operation 265 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [Iris-recognition/toplevel.cpp:372]   --->   Operation 266 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 267 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i32 %or_ln_i, %m_1" [Iris-recognition/toplevel.cpp:372]   --->   Operation 267 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 268 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_2, i32 1, i32 31)" [Iris-recognition/toplevel.cpp:372]   --->   Operation 268 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_55 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_2, i32 25)" [Iris-recognition/toplevel.cpp:372]   --->   Operation 269 'bitselect' 'tmp_11' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_55 : Operation 270 [1/1] (0.00ns)   --->   "%m_9 = zext i8 %tmp_V_18 to i32" [Iris-recognition/toplevel.cpp:373]   --->   Operation 270 'zext' 'm_9' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_55 : Operation 271 [1/1] (2.55ns)   --->   "%add_ln958_1 = add nsw i32 -25, %sub_ln944_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 271 'add' 'add_ln958_1' <Predicate = (icmp_ln958_1 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%lshr_ln958_1 = lshr i32 %m_9, %add_ln958_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 272 'lshr' 'lshr_ln958_1' <Predicate = (icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 273 [1/1] (2.55ns)   --->   "%sub_ln958_1 = sub i32 25, %sub_ln944_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 273 'sub' 'sub_ln958_1' <Predicate = (!icmp_ln958_1 & !icmp_ln935_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%shl_ln958_1 = shl i32 %m_9, %sub_ln958_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 274 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%m_10 = select i1 %icmp_ln958_1, i32 %lshr_ln958_1, i32 %shl_ln958_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 275 'select' 'm_10' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 276 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_12 = add i32 %or_ln949_1_i, %m_10" [Iris-recognition/toplevel.cpp:373]   --->   Operation 276 'add' 'm_12' <Predicate = (!icmp_ln935_1)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 277 [1/1] (0.00ns)   --->   "%m_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_12, i32 1, i32 31)" [Iris-recognition/toplevel.cpp:373]   --->   Operation 277 'partselect' 'm_3' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_55 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_12, i32 25)" [Iris-recognition/toplevel.cpp:373]   --->   Operation 278 'bitselect' 'tmp_16' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>

State 56 <SV = 38> <Delay = 5.61>
ST_56 : Operation 279 [1/1] (0.00ns)   --->   "%m_15 = zext i31 %m_s to i32" [Iris-recognition/toplevel.cpp:372]   --->   Operation 279 'zext' 'm_15' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_56 : Operation 280 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_11, i8 127, i8 126" [Iris-recognition/toplevel.cpp:372]   --->   Operation 280 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 2, %trunc_ln943" [Iris-recognition/toplevel.cpp:372]   --->   Operation 281 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 282 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [Iris-recognition/toplevel.cpp:372]   --->   Operation 282 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_38_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_23, i8 %add_ln964)" [Iris-recognition/toplevel.cpp:372]   --->   Operation 283 'bitconcatenate' 'tmp_38_i' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_56 : Operation 284 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_15, i9 %tmp_38_i, i32 23, i32 31)" [Iris-recognition/toplevel.cpp:372]   --->   Operation 284 'partset' 'p_Result_25' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_56 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_25 to float" [Iris-recognition/toplevel.cpp:372]   --->   Operation 285 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_56 : Operation 286 [1/1] (0.69ns)   --->   "%tempCos = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [Iris-recognition/toplevel.cpp:372]   --->   Operation 286 'select' 'tempCos' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 287 [1/1] (0.00ns)   --->   "%m_16 = zext i31 %m_3 to i32" [Iris-recognition/toplevel.cpp:373]   --->   Operation 287 'zext' 'm_16' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_56 : Operation 288 [1/1] (1.24ns)   --->   "%select_ln964_1 = select i1 %tmp_16, i8 127, i8 126" [Iris-recognition/toplevel.cpp:373]   --->   Operation 288 'select' 'select_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 2, %trunc_ln943_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 289 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 290 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, %select_ln964_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 290 'add' 'add_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_40_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_26, i8 %add_ln964_1)" [Iris-recognition/toplevel.cpp:373]   --->   Operation 291 'bitconcatenate' 'tmp_40_i' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_56 : Operation 292 [1/1] (0.00ns)   --->   "%p_Result_28 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_16, i9 %tmp_40_i, i32 23, i32 31)" [Iris-recognition/toplevel.cpp:373]   --->   Operation 292 'partset' 'p_Result_28' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_56 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln739_1 = bitcast i32 %p_Result_28 to float" [Iris-recognition/toplevel.cpp:373]   --->   Operation 293 'bitcast' 'bitcast_ln739_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_56 : Operation 294 [1/1] (0.69ns)   --->   "%tempSin = select i1 %icmp_ln935_1, float 0.000000e+00, float %bitcast_ln739_1" [Iris-recognition/toplevel.cpp:373]   --->   Operation 294 'select' 'tempSin' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 57 <SV = 39> <Delay = 5.70>
ST_57 : Operation 295 [4/4] (5.70ns)   --->   "%tmp_3_i = fmul float %tmp_i_55, %tempCos" [Iris-recognition/toplevel.cpp:375]   --->   Operation 295 'fmul' 'tmp_3_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 296 [4/4] (5.70ns)   --->   "%tmp_4_i = fmul float %tmp_7_i, %tempCos" [Iris-recognition/toplevel.cpp:376]   --->   Operation 296 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 297 [4/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_i_55, %tempSin" [Iris-recognition/toplevel.cpp:377]   --->   Operation 297 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 298 [4/4] (5.70ns)   --->   "%tmp_6_i = fmul float %tmp_7_i, %tempSin" [Iris-recognition/toplevel.cpp:378]   --->   Operation 298 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 40> <Delay = 5.70>
ST_58 : Operation 299 [3/4] (5.70ns)   --->   "%tmp_3_i = fmul float %tmp_i_55, %tempCos" [Iris-recognition/toplevel.cpp:375]   --->   Operation 299 'fmul' 'tmp_3_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 300 [3/4] (5.70ns)   --->   "%tmp_4_i = fmul float %tmp_7_i, %tempCos" [Iris-recognition/toplevel.cpp:376]   --->   Operation 300 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 301 [3/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_i_55, %tempSin" [Iris-recognition/toplevel.cpp:377]   --->   Operation 301 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 302 [3/4] (5.70ns)   --->   "%tmp_6_i = fmul float %tmp_7_i, %tempSin" [Iris-recognition/toplevel.cpp:378]   --->   Operation 302 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 41> <Delay = 5.70>
ST_59 : Operation 303 [2/4] (5.70ns)   --->   "%tmp_3_i = fmul float %tmp_i_55, %tempCos" [Iris-recognition/toplevel.cpp:375]   --->   Operation 303 'fmul' 'tmp_3_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 304 [2/4] (5.70ns)   --->   "%tmp_4_i = fmul float %tmp_7_i, %tempCos" [Iris-recognition/toplevel.cpp:376]   --->   Operation 304 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 305 [2/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_i_55, %tempSin" [Iris-recognition/toplevel.cpp:377]   --->   Operation 305 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 306 [2/4] (5.70ns)   --->   "%tmp_6_i = fmul float %tmp_7_i, %tempSin" [Iris-recognition/toplevel.cpp:378]   --->   Operation 306 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 42> <Delay = 5.70>
ST_60 : Operation 307 [1/4] (5.70ns)   --->   "%tmp_3_i = fmul float %tmp_i_55, %tempCos" [Iris-recognition/toplevel.cpp:375]   --->   Operation 307 'fmul' 'tmp_3_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 308 [1/4] (5.70ns)   --->   "%tmp_4_i = fmul float %tmp_7_i, %tempCos" [Iris-recognition/toplevel.cpp:376]   --->   Operation 308 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 309 [1/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_i_55, %tempSin" [Iris-recognition/toplevel.cpp:377]   --->   Operation 309 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 310 [1/4] (5.70ns)   --->   "%tmp_6_i = fmul float %tmp_7_i, %tempSin" [Iris-recognition/toplevel.cpp:378]   --->   Operation 310 'fmul' 'tmp_6_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 43> <Delay = 7.25>
ST_61 : Operation 311 [5/5] (7.25ns)   --->   "%temp1 = fadd float %tmp_i, %tmp_3_i" [Iris-recognition/toplevel.cpp:375]   --->   Operation 311 'fadd' 'temp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 312 [5/5] (7.25ns)   --->   "%temp2 = fadd float %tmp_i, %tmp_4_i" [Iris-recognition/toplevel.cpp:376]   --->   Operation 312 'fadd' 'temp2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 313 [5/5] (7.25ns)   --->   "%temp3 = fadd float %tmp_8_i, %tmp_5_i" [Iris-recognition/toplevel.cpp:377]   --->   Operation 313 'fadd' 'temp3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 314 [5/5] (7.25ns)   --->   "%temp4 = fadd float %tmp_8_i, %tmp_6_i" [Iris-recognition/toplevel.cpp:378]   --->   Operation 314 'fadd' 'temp4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 44> <Delay = 7.25>
ST_62 : Operation 315 [4/5] (7.25ns)   --->   "%temp1 = fadd float %tmp_i, %tmp_3_i" [Iris-recognition/toplevel.cpp:375]   --->   Operation 315 'fadd' 'temp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 316 [4/5] (7.25ns)   --->   "%temp2 = fadd float %tmp_i, %tmp_4_i" [Iris-recognition/toplevel.cpp:376]   --->   Operation 316 'fadd' 'temp2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 317 [4/5] (7.25ns)   --->   "%temp3 = fadd float %tmp_8_i, %tmp_5_i" [Iris-recognition/toplevel.cpp:377]   --->   Operation 317 'fadd' 'temp3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 318 [4/5] (7.25ns)   --->   "%temp4 = fadd float %tmp_8_i, %tmp_6_i" [Iris-recognition/toplevel.cpp:378]   --->   Operation 318 'fadd' 'temp4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 45> <Delay = 7.25>
ST_63 : Operation 319 [3/5] (7.25ns)   --->   "%temp1 = fadd float %tmp_i, %tmp_3_i" [Iris-recognition/toplevel.cpp:375]   --->   Operation 319 'fadd' 'temp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 320 [3/5] (7.25ns)   --->   "%temp2 = fadd float %tmp_i, %tmp_4_i" [Iris-recognition/toplevel.cpp:376]   --->   Operation 320 'fadd' 'temp2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 321 [3/5] (7.25ns)   --->   "%temp3 = fadd float %tmp_8_i, %tmp_5_i" [Iris-recognition/toplevel.cpp:377]   --->   Operation 321 'fadd' 'temp3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 322 [3/5] (7.25ns)   --->   "%temp4 = fadd float %tmp_8_i, %tmp_6_i" [Iris-recognition/toplevel.cpp:378]   --->   Operation 322 'fadd' 'temp4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 46> <Delay = 7.25>
ST_64 : Operation 323 [2/5] (7.25ns)   --->   "%temp1 = fadd float %tmp_i, %tmp_3_i" [Iris-recognition/toplevel.cpp:375]   --->   Operation 323 'fadd' 'temp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 324 [2/5] (7.25ns)   --->   "%temp2 = fadd float %tmp_i, %tmp_4_i" [Iris-recognition/toplevel.cpp:376]   --->   Operation 324 'fadd' 'temp2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 325 [2/5] (7.25ns)   --->   "%temp3 = fadd float %tmp_8_i, %tmp_5_i" [Iris-recognition/toplevel.cpp:377]   --->   Operation 325 'fadd' 'temp3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 326 [2/5] (7.25ns)   --->   "%temp4 = fadd float %tmp_8_i, %tmp_6_i" [Iris-recognition/toplevel.cpp:378]   --->   Operation 326 'fadd' 'temp4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 47> <Delay = 7.25>
ST_65 : Operation 327 [1/5] (7.25ns)   --->   "%temp1 = fadd float %tmp_i, %tmp_3_i" [Iris-recognition/toplevel.cpp:375]   --->   Operation 327 'fadd' 'temp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 328 [1/5] (7.25ns)   --->   "%temp2 = fadd float %tmp_i, %tmp_4_i" [Iris-recognition/toplevel.cpp:376]   --->   Operation 328 'fadd' 'temp2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 329 [1/5] (7.25ns)   --->   "%temp3 = fadd float %tmp_8_i, %tmp_5_i" [Iris-recognition/toplevel.cpp:377]   --->   Operation 329 'fadd' 'temp3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 330 [1/5] (7.25ns)   --->   "%temp4 = fadd float %tmp_8_i, %tmp_6_i" [Iris-recognition/toplevel.cpp:378]   --->   Operation 330 'fadd' 'temp4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 331 [1/1] (1.76ns)   --->   "br label %6" [Iris-recognition/toplevel.cpp:380]   --->   Operation 331 'br' <Predicate = true> <Delay = 1.76>

State 66 <SV = 48> <Delay = 6.41>
ST_66 : Operation 332 [1/1] (0.00ns)   --->   "%r_0_i = phi i7 [ 0, %cordic360_Cos_fixed.exit.i_ifconv ], [ %r, %7 ]"   --->   Operation 332 'phi' 'r_0_i' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 333 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %cordic360_Cos_fixed.exit.i_ifconv ], [ %add_ln386_3, %7 ]" [Iris-recognition/toplevel.cpp:386]   --->   Operation 333 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i7 %r_0_i to i32" [Iris-recognition/toplevel.cpp:380]   --->   Operation 334 'zext' 'zext_ln380' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 335 [1/1] (1.48ns)   --->   "%icmp_ln380 = icmp eq i7 %r_0_i, -64" [Iris-recognition/toplevel.cpp:380]   --->   Operation 335 'icmp' 'icmp_ln380' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 336 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 337 [1/1] (1.87ns)   --->   "%r = add i7 %r_0_i, 1" [Iris-recognition/toplevel.cpp:380]   --->   Operation 337 'add' 'r' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 338 [1/1] (0.00ns)   --->   "br i1 %icmp_ln380, label %.loopexit.loopexit, label %7" [Iris-recognition/toplevel.cpp:380]   --->   Operation 338 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 339 [6/6] (6.41ns)   --->   "%tmp_10_i = sitofp i32 %zext_ln380 to float" [Iris-recognition/toplevel.cpp:381]   --->   Operation 339 'sitofp' 'tmp_10_i' <Predicate = (!icmp_ln380)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 340 [1/1] (1.94ns)   --->   "%add_ln386_3 = add i15 360, %phi_mul" [Iris-recognition/toplevel.cpp:386]   --->   Operation 340 'add' 'add_ln386_3' <Predicate = (!icmp_ln380)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 341 [1/1] (1.94ns)   --->   "%add_ln386_2 = add i15 %phi_mul, %zext_ln367" [Iris-recognition/toplevel.cpp:386]   --->   Operation 341 'add' 'add_ln386_2' <Predicate = (!icmp_ln380)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 342 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 342 'br' <Predicate = (icmp_ln380)> <Delay = 0.00>

State 67 <SV = 49> <Delay = 6.41>
ST_67 : Operation 343 [5/6] (6.41ns)   --->   "%tmp_10_i = sitofp i32 %zext_ln380 to float" [Iris-recognition/toplevel.cpp:381]   --->   Operation 343 'sitofp' 'tmp_10_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 50> <Delay = 6.41>
ST_68 : Operation 344 [4/6] (6.41ns)   --->   "%tmp_10_i = sitofp i32 %zext_ln380 to float" [Iris-recognition/toplevel.cpp:381]   --->   Operation 344 'sitofp' 'tmp_10_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 51> <Delay = 6.41>
ST_69 : Operation 345 [3/6] (6.41ns)   --->   "%tmp_10_i = sitofp i32 %zext_ln380 to float" [Iris-recognition/toplevel.cpp:381]   --->   Operation 345 'sitofp' 'tmp_10_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 52> <Delay = 6.41>
ST_70 : Operation 346 [2/6] (6.41ns)   --->   "%tmp_10_i = sitofp i32 %zext_ln380 to float" [Iris-recognition/toplevel.cpp:381]   --->   Operation 346 'sitofp' 'tmp_10_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 53> <Delay = 6.41>
ST_71 : Operation 347 [1/6] (6.41ns)   --->   "%tmp_10_i = sitofp i32 %zext_ln380 to float" [Iris-recognition/toplevel.cpp:381]   --->   Operation 347 'sitofp' 'tmp_10_i' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 54> <Delay = 5.70>
ST_72 : Operation 348 [4/4] (5.70ns)   --->   "%radius = fmul float %tmp_10_i, 1.562500e-02" [Iris-recognition/toplevel.cpp:381]   --->   Operation 348 'fmul' 'radius' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 55> <Delay = 5.70>
ST_73 : Operation 349 [3/4] (5.70ns)   --->   "%radius = fmul float %tmp_10_i, 1.562500e-02" [Iris-recognition/toplevel.cpp:381]   --->   Operation 349 'fmul' 'radius' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 56> <Delay = 5.70>
ST_74 : Operation 350 [2/4] (5.70ns)   --->   "%radius = fmul float %tmp_10_i, 1.562500e-02" [Iris-recognition/toplevel.cpp:381]   --->   Operation 350 'fmul' 'radius' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 57> <Delay = 5.70>
ST_75 : Operation 351 [1/4] (5.70ns)   --->   "%radius = fmul float %tmp_10_i, 1.562500e-02" [Iris-recognition/toplevel.cpp:381]   --->   Operation 351 'fmul' 'radius' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 58> <Delay = 7.25>
ST_76 : Operation 352 [5/5] (7.25ns)   --->   "%tmp_11_i = fsub float 1.000000e+00, %radius" [Iris-recognition/toplevel.cpp:383]   --->   Operation 352 'fsub' 'tmp_11_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 353 [4/4] (5.70ns)   --->   "%tmp_13_i = fmul float %radius, %temp2" [Iris-recognition/toplevel.cpp:383]   --->   Operation 353 'fmul' 'tmp_13_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 354 [4/4] (5.70ns)   --->   "%tmp_16_i = fmul float %radius, %temp4" [Iris-recognition/toplevel.cpp:384]   --->   Operation 354 'fmul' 'tmp_16_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 59> <Delay = 7.25>
ST_77 : Operation 355 [4/5] (7.25ns)   --->   "%tmp_11_i = fsub float 1.000000e+00, %radius" [Iris-recognition/toplevel.cpp:383]   --->   Operation 355 'fsub' 'tmp_11_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 356 [3/4] (5.70ns)   --->   "%tmp_13_i = fmul float %radius, %temp2" [Iris-recognition/toplevel.cpp:383]   --->   Operation 356 'fmul' 'tmp_13_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 357 [3/4] (5.70ns)   --->   "%tmp_16_i = fmul float %radius, %temp4" [Iris-recognition/toplevel.cpp:384]   --->   Operation 357 'fmul' 'tmp_16_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 60> <Delay = 7.25>
ST_78 : Operation 358 [3/5] (7.25ns)   --->   "%tmp_11_i = fsub float 1.000000e+00, %radius" [Iris-recognition/toplevel.cpp:383]   --->   Operation 358 'fsub' 'tmp_11_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 359 [2/4] (5.70ns)   --->   "%tmp_13_i = fmul float %radius, %temp2" [Iris-recognition/toplevel.cpp:383]   --->   Operation 359 'fmul' 'tmp_13_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 360 [2/4] (5.70ns)   --->   "%tmp_16_i = fmul float %radius, %temp4" [Iris-recognition/toplevel.cpp:384]   --->   Operation 360 'fmul' 'tmp_16_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 61> <Delay = 7.25>
ST_79 : Operation 361 [2/5] (7.25ns)   --->   "%tmp_11_i = fsub float 1.000000e+00, %radius" [Iris-recognition/toplevel.cpp:383]   --->   Operation 361 'fsub' 'tmp_11_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 362 [1/4] (5.70ns)   --->   "%tmp_13_i = fmul float %radius, %temp2" [Iris-recognition/toplevel.cpp:383]   --->   Operation 362 'fmul' 'tmp_13_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 363 [1/4] (5.70ns)   --->   "%tmp_16_i = fmul float %radius, %temp4" [Iris-recognition/toplevel.cpp:384]   --->   Operation 363 'fmul' 'tmp_16_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 62> <Delay = 7.25>
ST_80 : Operation 364 [1/5] (7.25ns)   --->   "%tmp_11_i = fsub float 1.000000e+00, %radius" [Iris-recognition/toplevel.cpp:383]   --->   Operation 364 'fsub' 'tmp_11_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 63> <Delay = 5.70>
ST_81 : Operation 365 [4/4] (5.70ns)   --->   "%tmp_12_i = fmul float %tmp_11_i, %temp1" [Iris-recognition/toplevel.cpp:383]   --->   Operation 365 'fmul' 'tmp_12_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 366 [4/4] (5.70ns)   --->   "%tmp_15_i = fmul float %tmp_11_i, %temp3" [Iris-recognition/toplevel.cpp:384]   --->   Operation 366 'fmul' 'tmp_15_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 64> <Delay = 5.70>
ST_82 : Operation 367 [3/4] (5.70ns)   --->   "%tmp_12_i = fmul float %tmp_11_i, %temp1" [Iris-recognition/toplevel.cpp:383]   --->   Operation 367 'fmul' 'tmp_12_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 368 [3/4] (5.70ns)   --->   "%tmp_15_i = fmul float %tmp_11_i, %temp3" [Iris-recognition/toplevel.cpp:384]   --->   Operation 368 'fmul' 'tmp_15_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 65> <Delay = 5.70>
ST_83 : Operation 369 [2/4] (5.70ns)   --->   "%tmp_12_i = fmul float %tmp_11_i, %temp1" [Iris-recognition/toplevel.cpp:383]   --->   Operation 369 'fmul' 'tmp_12_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 370 [2/4] (5.70ns)   --->   "%tmp_15_i = fmul float %tmp_11_i, %temp3" [Iris-recognition/toplevel.cpp:384]   --->   Operation 370 'fmul' 'tmp_15_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 66> <Delay = 5.70>
ST_84 : Operation 371 [1/4] (5.70ns)   --->   "%tmp_12_i = fmul float %tmp_11_i, %temp1" [Iris-recognition/toplevel.cpp:383]   --->   Operation 371 'fmul' 'tmp_12_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 372 [1/4] (5.70ns)   --->   "%tmp_15_i = fmul float %tmp_11_i, %temp3" [Iris-recognition/toplevel.cpp:384]   --->   Operation 372 'fmul' 'tmp_15_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 67> <Delay = 7.25>
ST_85 : Operation 373 [5/5] (7.25ns)   --->   "%x_assign_4 = fadd float %tmp_12_i, %tmp_13_i" [Iris-recognition/toplevel.cpp:383]   --->   Operation 373 'fadd' 'x_assign_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 374 [5/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_15_i, %tmp_16_i" [Iris-recognition/toplevel.cpp:384]   --->   Operation 374 'fadd' 'x_assign_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 68> <Delay = 7.25>
ST_86 : Operation 375 [4/5] (7.25ns)   --->   "%x_assign_4 = fadd float %tmp_12_i, %tmp_13_i" [Iris-recognition/toplevel.cpp:383]   --->   Operation 375 'fadd' 'x_assign_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 376 [4/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_15_i, %tmp_16_i" [Iris-recognition/toplevel.cpp:384]   --->   Operation 376 'fadd' 'x_assign_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 69> <Delay = 7.25>
ST_87 : Operation 377 [3/5] (7.25ns)   --->   "%x_assign_4 = fadd float %tmp_12_i, %tmp_13_i" [Iris-recognition/toplevel.cpp:383]   --->   Operation 377 'fadd' 'x_assign_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 378 [3/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_15_i, %tmp_16_i" [Iris-recognition/toplevel.cpp:384]   --->   Operation 378 'fadd' 'x_assign_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 70> <Delay = 7.25>
ST_88 : Operation 379 [2/5] (7.25ns)   --->   "%x_assign_4 = fadd float %tmp_12_i, %tmp_13_i" [Iris-recognition/toplevel.cpp:383]   --->   Operation 379 'fadd' 'x_assign_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 380 [2/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_15_i, %tmp_16_i" [Iris-recognition/toplevel.cpp:384]   --->   Operation 380 'fadd' 'x_assign_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 71> <Delay = 7.25>
ST_89 : Operation 381 [1/5] (7.25ns)   --->   "%x_assign_4 = fadd float %tmp_12_i, %tmp_13_i" [Iris-recognition/toplevel.cpp:383]   --->   Operation 381 'fadd' 'x_assign_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 382 [1/5] (7.25ns)   --->   "%x_assign_5 = fadd float %tmp_15_i, %tmp_16_i" [Iris-recognition/toplevel.cpp:384]   --->   Operation 382 'fadd' 'x_assign_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 72> <Delay = 7.30>
ST_90 : Operation 383 [1/1] (0.00ns)   --->   "%p_Val2_20 = bitcast float %x_assign_4 to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 383 'bitcast' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 384 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_20, i32 31)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 384 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_V_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_20, i32 23, i32 30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 385 'partselect' 'tmp_V_19' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_V_20 = trunc i32 %p_Val2_20 to i23" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 386 'trunc' 'tmp_V_20' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 387 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_20, i1 false)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 387 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 388 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V_19 to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 389 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 390 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 390 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 391 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 391 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 392 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V_19" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 392 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 393 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 394 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 394 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%sext_ln1311_4 = sext i9 %ush to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 395 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%sext_ln1311_7 = sext i9 %ush to i25" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 396 'sext' 'sext_ln1311_7' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_4 to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 397 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_7" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 398 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%r_V_4 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 399 'shl' 'r_V_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 400 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%zext_ln662 = zext i1 %tmp_19 to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 401 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_4, i32 24, i32 55)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 402 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 403 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_30 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_5" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 403 'select' 'p_Val2_30' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 404 [1/1] (0.00ns)   --->   "%p_Val2_25 = bitcast float %x_assign_5 to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 404 'bitcast' 'p_Val2_25' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 405 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_25, i32 31)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 405 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_V_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_25, i32 23, i32 30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 406 'partselect' 'tmp_V_21' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_V_22 = trunc i32 %p_Val2_25 to i23" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 407 'trunc' 'tmp_V_22' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 408 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_22, i1 false)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 408 'bitconcatenate' 'mantissa_V_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%zext_ln682_2 = zext i25 %mantissa_V_2 to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 409 'zext' 'zext_ln682_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln339_2 = zext i8 %tmp_V_21 to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 410 'zext' 'zext_ln339_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 411 [1/1] (1.91ns)   --->   "%add_ln339_2 = add i9 -127, %zext_ln339_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 411 'add' 'add_ln339_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 412 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_2, i32 8)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 412 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 413 [1/1] (1.91ns)   --->   "%sub_ln1311_2 = sub i8 127, %tmp_V_21" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 413 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1311_5 = sext i8 %sub_ln1311_2 to i9" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 414 'sext' 'sext_ln1311_5' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 415 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_5, i9 %add_ln339_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 415 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%sext_ln1311_6 = sext i9 %ush_2 to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 416 'sext' 'sext_ln1311_6' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%sext_ln1311_8 = sext i9 %ush_2 to i25" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 417 'sext' 'sext_ln1311_8' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%zext_ln1287_2 = zext i32 %sext_ln1311_6 to i79" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 418 'zext' 'zext_ln1287_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%r_V_5 = lshr i25 %mantissa_V_2, %sext_ln1311_8" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 419 'lshr' 'r_V_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%r_V_6 = shl i79 %zext_ln682_2, %zext_ln1287_2" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 420 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_5, i32 24)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 421 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%zext_ln662_2 = zext i1 %tmp_22 to i32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 422 'zext' 'zext_ln662_2' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_6, i32 24, i32 55)" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 423 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 424 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_32 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_6" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 424 'select' 'p_Val2_32' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 91 <SV = 73> <Delay = 7.62>
ST_91 : Operation 425 [1/1] (2.55ns)   --->   "%result_V_4 = sub i32 0, %p_Val2_30" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 425 'sub' 'result_V_4' <Predicate = (p_Result_29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 426 [1/1] (0.69ns)   --->   "%p_Val2_31 = select i1 %p_Result_29, i32 %result_V_4, i32 %p_Val2_30" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383]   --->   Operation 426 'select' 'p_Val2_31' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 427 [1/1] (2.55ns)   --->   "%result_V_6 = sub i32 0, %p_Val2_32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 427 'sub' 'result_V_6' <Predicate = (p_Result_30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 428 [1/1] (0.69ns)   --->   "%p_Val2_33 = select i1 %p_Result_30, i32 %result_V_6, i32 %p_Val2_32" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:384]   --->   Operation 428 'select' 'p_Val2_33' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln386 = shl i32 %p_Val2_33, 8" [Iris-recognition/toplevel.cpp:386]   --->   Operation 429 'shl' 'shl_ln386' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln386_1 = shl i32 %p_Val2_33, 6" [Iris-recognition/toplevel.cpp:386]   --->   Operation 430 'shl' 'shl_ln386_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln386 = add i32 %shl_ln386_1, %p_Val2_31" [Iris-recognition/toplevel.cpp:386]   --->   Operation 431 'add' 'add_ln386' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 432 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln386_1 = add nsw i32 %add_ln386, %shl_ln386" [Iris-recognition/toplevel.cpp:386]   --->   Operation 432 'add' 'add_ln386_1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 92 <SV = 74> <Delay = 3.25>
ST_92 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln386 = sext i32 %add_ln386_1 to i64" [Iris-recognition/toplevel.cpp:386]   --->   Operation 433 'sext' 'sext_ln386' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 434 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr [89600 x i8]* %image_in, i64 0, i64 %sext_ln386" [Iris-recognition/toplevel.cpp:386]   --->   Operation 434 'getelementptr' 'image_in_addr' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 435 [2/2] (3.25ns)   --->   "%image_in_load = load i8* %image_in_addr, align 1" [Iris-recognition/toplevel.cpp:386]   --->   Operation 435 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 23040> <RAM>

State 93 <SV = 75> <Delay = 6.50>
ST_93 : Operation 436 [1/2] (3.25ns)   --->   "%image_in_load = load i8* %image_in_addr, align 1" [Iris-recognition/toplevel.cpp:386]   --->   Operation 436 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 23040> <RAM>
ST_93 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i15 %add_ln386_2 to i64" [Iris-recognition/toplevel.cpp:386]   --->   Operation 437 'zext' 'zext_ln386' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 438 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr [23040 x i8]* %image_out, i64 0, i64 %zext_ln386" [Iris-recognition/toplevel.cpp:386]   --->   Operation 438 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 439 [1/1] (3.25ns)   --->   "store i8 %image_in_load, i8* %image_out_addr, align 1" [Iris-recognition/toplevel.cpp:386]   --->   Operation 439 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 23040> <RAM>
ST_93 : Operation 440 [1/1] (0.00ns)   --->   "br label %6" [Iris-recognition/toplevel.cpp:380]   --->   Operation 440 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.41ns
The critical path consists of the following:
	wire read on port 'p_read3' (Iris-recognition/toplevel.cpp:358) [10]  (0 ns)
	'sitofp' operation ('tmp_7_i', Iris-recognition/toplevel.cpp:376) [16]  (6.41 ns)

 <State 2>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', Iris-recognition/toplevel.cpp:375) [14]  (6.41 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', Iris-recognition/toplevel.cpp:375) [14]  (6.41 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', Iris-recognition/toplevel.cpp:375) [14]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', Iris-recognition/toplevel.cpp:375) [14]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_i', Iris-recognition/toplevel.cpp:375) [14]  (6.41 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'phi' operation ('theta') with incoming values : ('theta', Iris-recognition/toplevel.cpp:367) [20]  (0 ns)
	'sitodp' operation ('tmp_9_i', Iris-recognition/toplevel.cpp:372) [28]  (6.28 ns)

 <State 8>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_9_i', Iris-recognition/toplevel.cpp:372) [28]  (6.28 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_9_i', Iris-recognition/toplevel.cpp:372) [28]  (6.28 ns)

 <State 10>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_9_i', Iris-recognition/toplevel.cpp:372) [28]  (6.28 ns)

 <State 11>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_9_i', Iris-recognition/toplevel.cpp:372) [28]  (6.28 ns)

 <State 12>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_9_i', Iris-recognition/toplevel.cpp:372) [28]  (6.28 ns)

 <State 13>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i', Iris-recognition/toplevel.cpp:372) [29]  (7.79 ns)

 <State 14>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i', Iris-recognition/toplevel.cpp:372) [29]  (7.79 ns)

 <State 15>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i', Iris-recognition/toplevel.cpp:372) [29]  (7.79 ns)

 <State 16>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i', Iris-recognition/toplevel.cpp:372) [29]  (7.79 ns)

 <State 17>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i', Iris-recognition/toplevel.cpp:372) [29]  (7.79 ns)

 <State 18>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_1_i', Iris-recognition/toplevel.cpp:372) [29]  (7.79 ns)

 <State 19>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('x', Iris-recognition/toplevel.cpp:372) [30]  (5.2 ns)

 <State 20>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('x', Iris-recognition/toplevel.cpp:372) [30]  (5.2 ns)

 <State 21>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_i_i', Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372) [31]  (4.44 ns)

 <State 22>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_i_i', Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372) [31]  (4.44 ns)

 <State 23>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_1', Iris-recognition/sine.cpp:165->Iris-recognition/toplevel.cpp:372) [38]  (5.46 ns)

 <State 24>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_31_i_i', Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372) [66]  (8.23 ns)

 <State 25>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_33_i_i', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) [60]  (8.23 ns)

 <State 26>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_37_i_i', Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372) [55]  (8.23 ns)

 <State 27>: 1.86ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.V', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) with incoming values : ('agg_result_ret2_i_i', Iris-recognition/sine.cpp:172->Iris-recognition/toplevel.cpp:372) ('agg_result_ret1_i_i', Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372) ('sub_ln703', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) ('agg_result_ret_i_i', Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372) [71]  (1.86 ns)

 <State 28>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_37_i_i', Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372) [55]  (8.23 ns)

 <State 29>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_37_i_i', Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372) [55]  (8.23 ns)

 <State 30>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_37_i_i', Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372) [55]  (8.23 ns)

 <State 31>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_37_i_i', Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372) [55]  (8.23 ns)

 <State 32>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_38_i_i', Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372) [56]  (5.2 ns)

 <State 33>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_38_i_i', Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372) [56]  (5.2 ns)

 <State 34>: 6.3ns
The critical path consists of the following:
	'call' operation ('agg_result_ret1_i_i', Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372) to 'cordicCos_fix' [57]  (6.3 ns)

 <State 35>: 4.44ns
The critical path consists of the following:
	'call' operation ('tmp.V', Iris-recognition/toplevel.cpp:373) to 'cordic360_Sin_fixed' [117]  (4.44 ns)

 <State 36>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_33_i_i', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) [60]  (8.23 ns)

 <State 37>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_33_i_i', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) [60]  (8.23 ns)

 <State 38>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_33_i_i', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) [60]  (8.23 ns)

 <State 39>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_33_i_i', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) [60]  (8.23 ns)

 <State 40>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_34_i_i', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) [61]  (5.2 ns)

 <State 41>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_34_i_i', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) [61]  (5.2 ns)

 <State 42>: 6.3ns
The critical path consists of the following:
	'call' operation ('__Val2__', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) to 'cordicCos_fix' [62]  (6.3 ns)

 <State 43>: 1.92ns
The critical path consists of the following:
	'call' operation ('__Val2__', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) to 'cordicCos_fix' [62]  (0 ns)
	'sub' operation ('sub_ln703', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) [63]  (1.92 ns)

 <State 44>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_31_i_i', Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372) [66]  (8.23 ns)

 <State 45>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_31_i_i', Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372) [66]  (8.23 ns)

 <State 46>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_31_i_i', Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372) [66]  (8.23 ns)

 <State 47>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_31_i_i', Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372) [66]  (8.23 ns)

 <State 48>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_32_i_i', Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372) [67]  (5.2 ns)

 <State 49>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_32_i_i', Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372) [67]  (5.2 ns)

 <State 50>: 6.3ns
The critical path consists of the following:
	'call' operation ('agg_result_ret_i_i', Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372) to 'cordicCos_fix' [68]  (6.3 ns)

 <State 51>: 1.86ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.V', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) with incoming values : ('agg_result_ret2_i_i', Iris-recognition/sine.cpp:172->Iris-recognition/toplevel.cpp:372) ('agg_result_ret1_i_i', Iris-recognition/sine.cpp:170->Iris-recognition/toplevel.cpp:372) ('sub_ln703', Iris-recognition/sine.cpp:168->Iris-recognition/toplevel.cpp:372) ('agg_result_ret_i_i', Iris-recognition/sine.cpp:166->Iris-recognition/toplevel.cpp:372) [71]  (1.86 ns)

 <State 52>: 3.82ns
The critical path consists of the following:
	'call' operation ('tmp.V', Iris-recognition/toplevel.cpp:373) to 'cordic360_Sin_fixed' [117]  (3.82 ns)

 <State 53>: 6.56ns
The critical path consists of the following:
	'sub' operation ('tmp.V', Iris-recognition/toplevel.cpp:372) [74]  (1.92 ns)
	'select' operation ('tmp.V', Iris-recognition/toplevel.cpp:372) [75]  (1.25 ns)
	'cttz' operation ('l', Iris-recognition/toplevel.cpp:372) [78]  (3.4 ns)

 <State 54>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln944', Iris-recognition/toplevel.cpp:372) [79]  (2.55 ns)
	'add' operation ('lsb_index', Iris-recognition/toplevel.cpp:372) [81]  (2.55 ns)
	'icmp' operation ('icmp_ln947', Iris-recognition/toplevel.cpp:372) [83]  (2.47 ns)
	'and' operation ('a', Iris-recognition/toplevel.cpp:372) [90]  (0 ns)
	'or' operation ('or_ln949', Iris-recognition/toplevel.cpp:372) [96]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 55>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln958', Iris-recognition/toplevel.cpp:372) [100]  (2.55 ns)
	'lshr' operation ('lshr_ln958', Iris-recognition/toplevel.cpp:372) [101]  (0 ns)
	'select' operation ('m', Iris-recognition/toplevel.cpp:372) [104]  (0 ns)
	'add' operation ('m', Iris-recognition/toplevel.cpp:372) [105]  (4.42 ns)

 <State 56>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln964', Iris-recognition/toplevel.cpp:372) [109]  (1.25 ns)
	'add' operation ('add_ln964', Iris-recognition/toplevel.cpp:372) [112]  (3.67 ns)
	'select' operation ('tempCos', Iris-recognition/toplevel.cpp:372) [116]  (0.698 ns)

 <State 57>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', Iris-recognition/toplevel.cpp:375) [163]  (5.7 ns)

 <State 58>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', Iris-recognition/toplevel.cpp:375) [163]  (5.7 ns)

 <State 59>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', Iris-recognition/toplevel.cpp:375) [163]  (5.7 ns)

 <State 60>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3_i', Iris-recognition/toplevel.cpp:375) [163]  (5.7 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp1', Iris-recognition/toplevel.cpp:375) [164]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp1', Iris-recognition/toplevel.cpp:375) [164]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp1', Iris-recognition/toplevel.cpp:375) [164]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp1', Iris-recognition/toplevel.cpp:375) [164]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp1', Iris-recognition/toplevel.cpp:375) [164]  (7.26 ns)

 <State 66>: 6.41ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', Iris-recognition/toplevel.cpp:380) [173]  (0 ns)
	'sitofp' operation ('tmp_10_i', Iris-recognition/toplevel.cpp:381) [181]  (6.41 ns)

 <State 67>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_10_i', Iris-recognition/toplevel.cpp:381) [181]  (6.41 ns)

 <State 68>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_10_i', Iris-recognition/toplevel.cpp:381) [181]  (6.41 ns)

 <State 69>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_10_i', Iris-recognition/toplevel.cpp:381) [181]  (6.41 ns)

 <State 70>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_10_i', Iris-recognition/toplevel.cpp:381) [181]  (6.41 ns)

 <State 71>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_10_i', Iris-recognition/toplevel.cpp:381) [181]  (6.41 ns)

 <State 72>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('radius', Iris-recognition/toplevel.cpp:381) [182]  (5.7 ns)

 <State 73>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('radius', Iris-recognition/toplevel.cpp:381) [182]  (5.7 ns)

 <State 74>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('radius', Iris-recognition/toplevel.cpp:381) [182]  (5.7 ns)

 <State 75>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('radius', Iris-recognition/toplevel.cpp:381) [182]  (5.7 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_11_i', Iris-recognition/toplevel.cpp:383) [183]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_11_i', Iris-recognition/toplevel.cpp:383) [183]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_11_i', Iris-recognition/toplevel.cpp:383) [183]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_11_i', Iris-recognition/toplevel.cpp:383) [183]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_11_i', Iris-recognition/toplevel.cpp:383) [183]  (7.26 ns)

 <State 81>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_12_i', Iris-recognition/toplevel.cpp:383) [184]  (5.7 ns)

 <State 82>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_12_i', Iris-recognition/toplevel.cpp:383) [184]  (5.7 ns)

 <State 83>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_12_i', Iris-recognition/toplevel.cpp:383) [184]  (5.7 ns)

 <State 84>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_12_i', Iris-recognition/toplevel.cpp:383) [184]  (5.7 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', Iris-recognition/toplevel.cpp:383) [186]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', Iris-recognition/toplevel.cpp:383) [186]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', Iris-recognition/toplevel.cpp:383) [186]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', Iris-recognition/toplevel.cpp:383) [186]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', Iris-recognition/toplevel.cpp:383) [186]  (7.26 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383) [194]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383) [198]  (0.968 ns)
	'lshr' operation ('r.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383) [202]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383) [207]  (4.42 ns)

 <State 91>: 7.62ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383) [208]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->Iris-recognition/toplevel.cpp:383) [209]  (0.698 ns)
	'add' operation ('add_ln386', Iris-recognition/toplevel.cpp:386) [238]  (0 ns)
	'add' operation ('add_ln386_1', Iris-recognition/toplevel.cpp:386) [239]  (4.37 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('image_in_addr', Iris-recognition/toplevel.cpp:386) [241]  (0 ns)
	'load' operation ('image_in_load', Iris-recognition/toplevel.cpp:386) on array 'image_in' [242]  (3.25 ns)

 <State 93>: 6.51ns
The critical path consists of the following:
	'load' operation ('image_in_load', Iris-recognition/toplevel.cpp:386) on array 'image_in' [242]  (3.25 ns)
	'store' operation ('store_ln386', Iris-recognition/toplevel.cpp:386) of variable 'image_in_load', Iris-recognition/toplevel.cpp:386 on array 'image_out' [247]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
