digraph "" {
	csr0 -> csr	 [weight=1.0];
	csr1 -> csr	 [weight=1.0];
	dma_en -> dma_in_cnt	 [weight=3.0];
	dma_en -> dma_out_cnt	 [weight=3.0];
	dma_en -> dma_req_d	 [weight=1.0];
	uc_bsel_set -> uc_bsel	 [weight=1.0];
	buf0_rl -> dma_in_cnt	 [weight=1.0];
	buf0_rl -> dma_out_cnt	 [weight=1.0];
	buf0_rl -> set_r	 [weight=1.0];
	buf0_rl -> buf0	 [weight=2.0];
	dma_ack_i -> dma_in_cnt	 [weight=2.0];
	dma_ack_i -> dma_out_cnt	 [weight=2.0];
	dma_ack_i -> set_r	 [weight=1.0];
	int -> dout	 [weight=1.0];
	int_upid_set -> int_stat	 [weight=1.0];
	dma_req_hold -> dma_req_r	 [weight=1.0];
	uc_dpd -> csr	 [weight=1.0];
	ep_out -> dma_req_hold	 [weight=1.0];
	ep_out -> dma_req_out_d	 [weight=1.0];
	ep_out -> dma_req_out_hold	 [weight=1.0];
	dma_ack -> dma_req_r	 [weight=1.0];
	dma_ack -> dma_ack_wr1	 [weight=2.0];
	buf0_orig -> dma_req_in_d	 [weight=1.0];
	buf0_orig -> dma_req_in_hold	 [weight=1.0];
	buf0_orig -> dma_out_left	 [weight=1.0];
	buf0_orig -> buf0_orig_m3	 [weight=1.0];
	buf0_orig -> buf0	 [weight=1.0];
	dma_in_cnt -> dma_in_cnt	 [weight=2.0];
	dma_in_cnt -> dma_req_in_hold2	 [weight=1.0];
	dma_in_cnt -> dma_in_buf_sz1	 [weight=1.0];
	dma_in_cnt -> dma_req_in_d	 [weight=1.0];
	out_to_small -> csr1	 [weight=1.0];
	out_to_small -> int_stat	 [weight=1.0];
	out_to_small -> buf1	 [weight=1.0];
	adr -> dout	 [weight=4.0];
	adr -> int_re	 [weight=1.0];
	adr -> we3	 [weight=1.0];
	adr -> we2	 [weight=1.0];
	adr -> we1	 [weight=1.0];
	adr -> we0	 [weight=1.0];
	dma_out_cnt -> dma_out_cnt	 [weight=2.0];
	dma_out_cnt -> dma_out_cnt_is_zero	 [weight=1.0];
	dma_out_cnt -> dma_req_out_hold	 [weight=1.0];
	dma_out_cnt -> dma_out_left	 [weight=1.0];
	ep_in -> dma_req_in_d	 [weight=1.0];
	ep_in -> dma_req_in_hold	 [weight=1.0];
	dma_req_d -> r1	 [weight=1.0];
	max_pl_sz -> dma_in_cnt	 [weight=1.0];
	max_pl_sz -> dma_out_cnt	 [weight=1.0];
	max_pl_sz -> dma_in_buf_sz1	 [weight=1.0];
	max_pl_sz -> dma_out_buf_avail	 [weight=1.0];
	set_r -> dma_in_cnt	 [weight=1.0];
	set_r -> dma_out_cnt	 [weight=1.0];
	dma_req_in_hold2 -> dma_req_hold	 [weight=1.0];
	dma_out_cnt_is_zero -> dma_req_out_d	 [weight=1.0];
	dma_req_r -> dma_req	 [weight=1.0];
	int_crc16_set -> int_stat	 [weight=1.0];
	dma_req_in_d -> dma_req_d	 [weight=1.0];
	int_stat -> int	 [weight=1.0];
	int_stat -> inta	 [weight=1.0];
	int_stat -> intb	 [weight=1.0];
	dma_req_out_d -> dma_req_d	 [weight=1.0];
	int_re -> int_stat	 [weight=8.0];
	ep_match -> ep_match_r	 [weight=1.0];
	csr -> dma_en	 [weight=1.0];
	csr -> dout	 [weight=1.0];
	csr -> ep_out	 [weight=1.0];
	csr -> ep_in	 [weight=1.0];
	csr -> max_pl_sz	 [weight=1.0];
	csr -> ep_match	 [weight=1.0];
	we -> we3	 [weight=1.0];
	we -> we2	 [weight=1.0];
	we -> we1	 [weight=1.0];
	we -> we0	 [weight=1.0];
	ep_sel -> ep_match	 [weight=1.0];
	idin -> uc_dpd	 [weight=1.0];
	idin -> buf1	 [weight=1.0];
	idin -> buf0	 [weight=1.0];
	idin -> uc_bsel	 [weight=1.0];
	uc_dpd_set -> uc_dpd	 [weight=1.0];
	dma_req_in_hold -> dma_req_hold	 [weight=1.0];
	din -> csr0	 [weight=1.0];
	din -> csr1	 [weight=1.0];
	din -> buf0_orig	 [weight=1.0];
	din -> buf1	 [weight=1.0];
	din -> buf0	 [weight=1.0];
	din -> iena	 [weight=1.0];
	din -> ienb	 [weight=1.0];
	din -> ots_stop	 [weight=1.0];
	buf0_set -> dma_in_cnt	 [weight=1.0];
	buf0_set -> dma_out_cnt	 [weight=1.0];
	buf0_set -> set_r	 [weight=1.0];
	buf0_set -> buf0	 [weight=1.0];
	dma_req_out_hold -> dma_req_hold	 [weight=1.0];
	rst -> csr0	 [weight=2.0];
	rst -> csr1	 [weight=3.0];
	rst -> uc_dpd	 [weight=2.0];
	rst -> buf0_orig	 [weight=2.0];
	rst -> dma_req_r	 [weight=3.0];
	rst -> int_stat	 [weight=9.0];
	rst -> r2	 [weight=3.0];
	rst -> buf1	 [weight=3.0];
	rst -> buf0	 [weight=4.0];
	rst -> uc_bsel	 [weight=2.0];
	rst -> iena	 [weight=2.0];
	rst -> ienb	 [weight=2.0];
	rst -> dma_ack_wr1	 [weight=3.0];
	rst -> ots_stop	 [weight=2.0];
	dma_ack_clr1 -> dma_ack_wr1	 [weight=1.0];
	int_buf0_set -> int_stat	 [weight=1.0];
	int_to_set -> int_stat	 [weight=1.0];
	dma_out_left -> dma_out_buf_avail	 [weight=1.0];
	int_buf1_set -> int_stat	 [weight=1.0];
	r4 -> dma_ack_clr1	 [weight=1.0];
	r4 -> r5	 [weight=1.0];
	r4 -> r1	 [weight=1.0];
	r4 -> r2	 [weight=1.0];
	r5 -> dma_ack_i	 [weight=1.0];
	r5 -> r1	 [weight=1.0];
	buf0_orig_m3 -> dma_req_in_hold2	 [weight=1.0];
	r1 -> dma_req_r	 [weight=2.0];
	r1 -> r2	 [weight=2.0];
	r2 -> dma_req_r	 [weight=2.0];
	r2 -> r1	 [weight=1.0];
	buf1 -> dout	 [weight=1.0];
	buf0 -> dout	 [weight=1.0];
	uc_bsel -> csr	 [weight=1.0];
	we3 -> buf1	 [weight=2.0];
	we2 -> buf0_orig	 [weight=1.0];
	we2 -> buf0	 [weight=3.0];
	we1 -> iena	 [weight=1.0];
	we1 -> ienb	 [weight=1.0];
	we0 -> csr0	 [weight=1.0];
	we0 -> csr1	 [weight=2.0];
	we0 -> ots_stop	 [weight=1.0];
	buf1_set -> buf1	 [weight=1.0];
	ep_match_r -> uc_dpd	 [weight=1.0];
	ep_match_r -> dma_in_cnt	 [weight=1.0];
	ep_match_r -> dma_out_cnt	 [weight=1.0];
	ep_match_r -> int_stat	 [weight=7.0];
	ep_match_r -> buf1	 [weight=1.0];
	ep_match_r -> buf0	 [weight=3.0];
	ep_match_r -> uc_bsel	 [weight=1.0];
	iena -> int	 [weight=1.0];
	iena -> inta	 [weight=1.0];
	ienb -> int	 [weight=1.0];
	ienb -> intb	 [weight=1.0];
	int_seqerr_set -> int_stat	 [weight=1.0];
	dma_ack_wr1 -> r4	 [weight=1.0];
	re -> int_re	 [weight=1.0];
	ots_stop -> csr1	 [weight=1.0];
	ots_stop -> csr	 [weight=1.0];
}
