{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1762806052998 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "subsistema4 EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design subsistema4" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1762806053209 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1762806053266 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1762806053266 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762806053500 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762806053513 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1762806053871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1762806053871 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1762806053871 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1790 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762806053876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1792 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762806053876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1794 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762806053876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1796 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762806053876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1798 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1762806053876 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1762806053876 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1762806053879 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CERO " "Pin CERO not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CERO } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CERO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UNO " "Pin UNO not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UNO } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "locked " "Pin locked not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { locked } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { locked } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y " "Pin Y not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Y } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "areset " "Pin areset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { areset } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { areset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inclk0 " "Pin inclk0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inclk0 } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inclk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VF " "Pin VF not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VF } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INICIO " "Pin INICIO not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INICIO } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INICIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TURNO " "Pin TURNO not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TURNO } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TURNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POSICION\[1\] " "Pin POSICION\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { POSICION[1] } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POSICION[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POSICION\[2\] " "Pin POSICION\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { POSICION[2] } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POSICION[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MV " "Pin MV not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MV } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POSICION\[0\] " "Pin POSICION\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { POSICION[0] } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POSICION[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POSICION\[3\] " "Pin POSICION\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { POSICION[3] } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { POSICION[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EMPATE " "Pin EMPATE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EMPATE } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMPATE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SC1\[2\] " "Pin SC1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SC1[2] } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SC1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SC1\[0\] " "Pin SC1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SC1[0] } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SC1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SC1\[1\] " "Pin SC1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SC1[1] } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SC1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SC2\[2\] " "Pin SC2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SC2[2] } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SC2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SC2\[0\] " "Pin SC2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SC2[0] } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SC2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SC2\[1\] " "Pin SC2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SC2[1] } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SC2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VICTORIA " "Pin VICTORIA not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VICTORIA } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VICTORIA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MINV " "Pin MINV not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MINV } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MINV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1762806054255 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1762806054255 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 2 125 0 0 " "Implementing clock multiplication of 2, clock division of 125, and phase shift of 0 degrees (0 ps) for Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/db/altpll0_altpll.v" 48 -1 0 } } { "" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 963 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1762806054303 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] 2 125 0 0 " "Implementing clock multiplication of 2, clock division of 125, and phase shift of 0 degrees (0 ps) for Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/db/altpll0_altpll.v" 48 -1 0 } } { "" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 964 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1762806054303 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[2\] 1 25000 0 0 " "Implementing clock multiplication of 1, clock division of 25000, and phase shift of 0 degrees (0 ps) for Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/db/altpll0_altpll.v" 48 -1 0 } } { "" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1762806054303 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/db/altpll0_altpll.v" 48 -1 0 } } { "" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 963 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1762806054303 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "TimeQuest Timing Analyzer is analyzing 45 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1762806054744 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "subsistema4.sdc " "Synopsys Design Constraints File file not found: 'subsistema4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1762806054747 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762806054747 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762806054753 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1762806054766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1762806054767 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1762806054768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762806055094 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762806055094 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/db/altpll0_altpll.v" 85 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:b2v_inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 963 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762806055094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/db/altpll0_altpll.v" 85 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:b2v_inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 963 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762806055095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/db/altpll0_altpll.v" 85 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Block1:b2v_inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 963 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762806055095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INICIO~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node INICIO~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coloress2:b2v_inst1\|MATRIZ~45 " "Destination node coloress2:b2v_inst1\|MATRIZ~45" {  } { { "coloress2.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/coloress2.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coloress2:b2v_inst1|MATRIZ~45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1018 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coloress2:b2v_inst1\|MATRIZ\[383\]~48 " "Destination node coloress2:b2v_inst1\|MATRIZ\[383\]~48" {  } { { "coloress2.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/coloress2.vhd" 82 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coloress2:b2v_inst1|MATRIZ[383]~48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1022 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coloress2:b2v_inst1\|MATRIZ~50 " "Destination node coloress2:b2v_inst1\|MATRIZ~50" {  } { { "coloress2.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/coloress2.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coloress2:b2v_inst1|MATRIZ~50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1025 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coloress2:b2v_inst1\|MATRIZ~52 " "Destination node coloress2:b2v_inst1\|MATRIZ~52" {  } { { "coloress2.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/coloress2.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coloress2:b2v_inst1|MATRIZ~52 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1033 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coloress2:b2v_inst1\|MATRIZ~54 " "Destination node coloress2:b2v_inst1\|MATRIZ~54" {  } { { "coloress2.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/coloress2.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coloress2:b2v_inst1|MATRIZ~54 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1038 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coloress2:b2v_inst1\|MATRIZ~56 " "Destination node coloress2:b2v_inst1\|MATRIZ~56" {  } { { "coloress2.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/coloress2.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coloress2:b2v_inst1|MATRIZ~56 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coloress2:b2v_inst1\|MATRIZ~58 " "Destination node coloress2:b2v_inst1\|MATRIZ~58" {  } { { "coloress2.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/coloress2.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coloress2:b2v_inst1|MATRIZ~58 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1048 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coloress2:b2v_inst1\|MATRIZ~60 " "Destination node coloress2:b2v_inst1\|MATRIZ~60" {  } { { "coloress2.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/coloress2.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coloress2:b2v_inst1|MATRIZ~60 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1053 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coloress2:b2v_inst1\|MATRIZ~62 " "Destination node coloress2:b2v_inst1\|MATRIZ~62" {  } { { "coloress2.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/coloress2.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coloress2:b2v_inst1|MATRIZ~62 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1058 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coloress2:b2v_inst1\|MATRIZ~63 " "Destination node coloress2:b2v_inst1\|MATRIZ~63" {  } { { "coloress2.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/coloress2.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coloress2:b2v_inst1|MATRIZ~63 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1762806055095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1762806055095 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1762806055095 ""}  } { { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INICIO~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 1766 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1762806055095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1762806055992 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762806056007 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762806056007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762806056007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1762806056007 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1762806056023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1762806056023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1762806056023 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762806056023 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 17 3 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 17 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1762806056023 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1762806056023 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1762806056023 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762806056023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 6 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762806056023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762806056023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 13 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762806056023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762806056023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762806056023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762806056023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762806056023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762806056023 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1762806056023 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1762806056023 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1762806056023 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 clk\[1\] UNO~output " "PLL \"Block1:b2v_inst\|altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"UNO~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/db/altpll0_altpll.v" 48 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll0.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/altpll0.vhd" 156 0 0 } } { "Block1.bdf" "" { Schematic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/Block1.bdf" { { 80 208 472 264 "inst" "" } } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 93 0 0 } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 40 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1762806056070 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762806056086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762806057984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762806058628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762806058647 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762806060930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762806060930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762806062007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y0 X21_Y9 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9" {  } { { "loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} 11 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1762806063351 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762806063351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762806065774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1762806065776 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762806065776 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.09 " "Total time spent on timing analysis during the Fitter is 1.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1762806065819 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762806065959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762806066372 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1762806066515 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1762806066878 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762806067867 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "INICIO 2.5 V J7 " "Pin INICIO uses I/O standard 2.5 V at J7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INICIO } } } { "subsistema2esquematico.vhd" "" { Text "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/subsistema2esquematico.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INICIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1762806068320 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1762806068320 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/output_files/subsistema4.fit.smsg " "Generated suppressed messages file C:/Users/iniak/Documents/facu/TYDD2/lab2/TATETI/subsistema2/output_files/subsistema4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762806068601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762806069602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 10 17:21:09 2025 " "Processing ended: Mon Nov 10 17:21:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762806069602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762806069602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762806069602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762806069602 ""}
