// Generated by CIRCT 42e53322a
module Diverging8bit(	// /tmp/tmp.YReUJAXNCg/528_4-Sensored-Brushless-DC-BLDC-Controller-with-UART-_Diverging8bit.cleaned.mlir:2:3
  input  [7:0]  In,	// /tmp/tmp.YReUJAXNCg/528_4-Sensored-Brushless-DC-BLDC-Controller-with-UART-_Diverging8bit.cleaned.mlir:2:31
  input         clk,	// /tmp/tmp.YReUJAXNCg/528_4-Sensored-Brushless-DC-BLDC-Controller-with-UART-_Diverging8bit.cleaned.mlir:2:44
  output [11:0] CCin	// /tmp/tmp.YReUJAXNCg/528_4-Sensored-Brushless-DC-BLDC-Controller-with-UART-_Diverging8bit.cleaned.mlir:2:59
);

  wire _GEN = In[0] & In[1] & In[2] & In[3];	// /tmp/tmp.YReUJAXNCg/528_4-Sensored-Brushless-DC-BLDC-Controller-with-UART-_Diverging8bit.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10
  wire _GEN_0 = In[4] & In[5] & In[6] & In[7];	// /tmp/tmp.YReUJAXNCg/528_4-Sensored-Brushless-DC-BLDC-Controller-with-UART-_Diverging8bit.cleaned.mlir:37:11, :38:11, :39:11, :40:11, :41:11
  assign CCin =
    {~(In[6]) & In[7] | ~(In[4]) & In[7] | ~(In[5]) & In[7],
     In[6] & ~(In[7]) | ~(In[4]) & In[6] | ~(In[5]) & In[6],
     _GEN_0,
     In[5] & ~(In[7]) | In[5] & ~(In[6]) | ~(In[4]) & In[5],
     In[4] & ~(In[6]) | In[4] & ~(In[7]) | In[4] & ~(In[5]),
     _GEN_0,
     ~(In[0]) & In[3] | ~(In[1]) & In[3] | ~(In[2]) & In[3],
     In[2] & ~(In[3]) | ~(In[1]) & In[2] | ~(In[0]) & In[2],
     _GEN,
     In[1] & ~(In[3]) | ~(In[0]) & In[1] | In[1] & ~(In[2]),
     In[0] & ~(In[2]) | In[0] & ~(In[3]) | In[0] & ~(In[1]),
     _GEN};	// /tmp/tmp.YReUJAXNCg/528_4-Sensored-Brushless-DC-BLDC-Controller-with-UART-_Diverging8bit.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :15:11, :17:11, :18:11, :19:11, :21:11, :22:11, :24:11, :26:11, :28:11, :29:11, :31:11, :33:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :50:11, :52:11, :53:11, :54:11, :55:11, :57:11, :59:11, :61:11, :62:11, :64:11, :66:11, :68:11, :69:11, :70:11, :71:5
endmodule

