<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SIMachineFunctionInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIMachineFunctionInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIMachineFunctionInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- SIMachineFunctionInfo.h - SIMachineFunctionInfo interface -*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_R600_SIMACHINEFUNCTIONINFO_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_LIB_TARGET_R600_SIMACHINEFUNCTIONINFO_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMachineFunction_8h.html">AMDGPUMachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/// This class keeps track of the SPI_SP_INPUT_ADDR config register, which</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/// tells the hardware which interpolation parameters to load.</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html">   28</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> {</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keywordtype">void</span> anchor() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keywordtype">unsigned</span> TIDReg;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keywordtype">bool</span> HasSpilledVGPRs;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">   36</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">SpilledReg</a> {</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">   37</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>;</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">   38</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a>;</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a1f60db9baea409072484a2bff396c84d">   39</a></span>&#160;    <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a1f60db9baea409072484a2bff396c84d">SpilledReg</a>(<span class="keywordtype">unsigned</span> R, <span class="keywordtype">int</span> L) : <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a> (R), <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a> (L) { }</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#ab3a46086c03b7070134777b18668e74b">   40</a></span>&#160;    <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#ab3a46086c03b7070134777b18668e74b">SpilledReg</a>() : <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">VGPR</a>(0), <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a>(-1) { }</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a3e4d42f8fdc3e43fe1bd8c43598799b6">   41</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a3e4d42f8fdc3e43fe1bd8c43598799b6">hasLane</a>() { <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">Lane</a> != -1;}</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  };</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="comment">// SIMachineFunctionInfo definition</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4a8d2e48e63ca7a296115db1a5e8ca71">SIMachineFunctionInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  SpilledReg <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2419ab1918f08ed5f75199be9440c57c">getSpilledReg</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                           <span class="keywordtype">unsigned</span> SubIdx);</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ac9cb16fba33f80287f90d7838c5c1a6a">   49</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac9cb16fba33f80287f90d7838c5c1a6a">PSInputAddr</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">   50</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">NumUserSGPRs</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ac2b972d24eae56055d2c64aa45995fcc">   51</a></span>&#160;  std::map&lt;unsigned, unsigned&gt; <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac2b972d24eae56055d2c64aa45995fcc">LaneVGPRs</a>;</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a5e2be80d61bb194685c75a60596feb97">   52</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5e2be80d61bb194685c75a60596feb97">LDSWaveSpillSize</a>;</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a732a94069b5602827f4868d5ea300105">   53</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a732a94069b5602827f4868d5ea300105">ScratchOffsetReg</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a07b4b3c4d17187a2d245572af9602d29">   54</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a07b4b3c4d17187a2d245572af9602d29">hasCalculatedTID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TIDReg != AMDGPU::NoRegister; };</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a48566a5a832ae0ab647ac5dec948d939">   55</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a48566a5a832ae0ab647ac5dec948d939">getTIDReg</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TIDReg; };</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#afe873968c0ba33933ce9d0e2fc0a1eac">   56</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#afe873968c0ba33933ce9d0e2fc0a1eac">setTIDReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) { TIDReg = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>; }</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#aa2dd2accd11050fe078cdb36a1cb2d03">   57</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa2dd2accd11050fe078cdb36a1cb2d03">hasSpilledVGPRs</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> HasSpilledVGPRs; }</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a8fe30fcccc3364b6ff5ee7ba28aed8f8">   58</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8fe30fcccc3364b6ff5ee7ba28aed8f8">setHasSpilledVGPRs</a>(<span class="keywordtype">bool</span> Spill = <span class="keyword">true</span>) { HasSpilledVGPRs = Spill; }</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5ed1f8cb6cd4cf494dab26fc7e8a64ea">getMaximumWorkGroupSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;};</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;} <span class="comment">// End namespace llvm</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aa2dd2accd11050fe078cdb36a1cb2d03"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa2dd2accd11050fe078cdb36a1cb2d03">llvm::SIMachineFunctionInfo::hasSpilledVGPRs</a></div><div class="ttdeci">bool hasSpilledVGPRs() const </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00057">SIMachineFunctionInfo.h:57</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a3e4d42f8fdc3e43fe1bd8c43598799b6"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a3e4d42f8fdc3e43fe1bd8c43598799b6">llvm::SIMachineFunctionInfo::SpilledReg::hasLane</a></div><div class="ttdeci">bool hasLane()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00041">SIMachineFunctionInfo.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_ab3a46086c03b7070134777b18668e74b"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#ab3a46086c03b7070134777b18668e74b">llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg</a></div><div class="ttdeci">SpilledReg()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00040">SIMachineFunctionInfo.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a4a8d2e48e63ca7a296115db1a5e8ca71"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4a8d2e48e63ca7a296115db1a5e8ca71">llvm::SIMachineFunctionInfo::SIMachineFunctionInfo</a></div><div class="ttdeci">SIMachineFunctionInfo(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00029">SIMachineFunctionInfo.cpp:29</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a5fa18f4613005bbaf3e0889806fb7fe4"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a5fa18f4613005bbaf3e0889806fb7fe4">llvm::SIMachineFunctionInfo::SpilledReg::VGPR</a></div><div class="ttdeci">unsigned VGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00037">SIMachineFunctionInfo.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8fe30fcccc3364b6ff5ee7ba28aed8f8"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8fe30fcccc3364b6ff5ee7ba28aed8f8">llvm::SIMachineFunctionInfo::setHasSpilledVGPRs</a></div><div class="ttdeci">void setHasSpilledVGPRs(bool Spill=true)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00058">SIMachineFunctionInfo.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_afe873968c0ba33933ce9d0e2fc0a1eac"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#afe873968c0ba33933ce9d0e2fc0a1eac">llvm::SIMachineFunctionInfo::setTIDReg</a></div><div class="ttdeci">void setTIDReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00056">SIMachineFunctionInfo.h:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00021">AMDGPUMachineFunction.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5ed1f8cb6cd4cf494dab26fc7e8a64ea"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5ed1f8cb6cd4cf494dab26fc7e8a64ea">llvm::SIMachineFunctionInfo::getMaximumWorkGroupSize</a></div><div class="ttdeci">unsigned getMaximumWorkGroupSize(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00071">SIMachineFunctionInfo.cpp:71</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5e2be80d61bb194685c75a60596feb97"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5e2be80d61bb194685c75a60596feb97">llvm::SIMachineFunctionInfo::LDSWaveSpillSize</a></div><div class="ttdeci">unsigned LDSWaveSpillSize</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00052">SIMachineFunctionInfo.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a712453168212ed17dd05eab158dcaa17"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a712453168212ed17dd05eab158dcaa17">llvm::SIMachineFunctionInfo::SpilledReg::Lane</a></div><div class="ttdeci">int Lane</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00038">SIMachineFunctionInfo.h:38</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html">llvm::SIMachineFunctionInfo::SpilledReg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00036">SIMachineFunctionInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac9cb16fba33f80287f90d7838c5c1a6a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac9cb16fba33f80287f90d7838c5c1a6a">llvm::SIMachineFunctionInfo::PSInputAddr</a></div><div class="ttdeci">unsigned PSInputAddr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00049">SIMachineFunctionInfo.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2419ab1918f08ed5f75199be9440c57c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2419ab1918f08ed5f75199be9440c57c">llvm::SIMachineFunctionInfo::getSpilledReg</a></div><div class="ttdeci">SpilledReg getSpilledReg(MachineFunction *MF, unsigned FrameIndex, unsigned SubIdx)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00037">SIMachineFunctionInfo.cpp:37</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_acd9afaf24f3a59010e6da0eacb0d9e55"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#acd9afaf24f3a59010e6da0eacb0d9e55">llvm::SIMachineFunctionInfo::NumUserSGPRs</a></div><div class="ttdeci">unsigned NumUserSGPRs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00050">SIMachineFunctionInfo.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac2b972d24eae56055d2c64aa45995fcc"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac2b972d24eae56055d2c64aa45995fcc">llvm::SIMachineFunctionInfo::LaneVGPRs</a></div><div class="ttdeci">std::map&lt; unsigned, unsigned &gt; LaneVGPRs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00051">SIMachineFunctionInfo.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00028">SIMachineFunctionInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a732a94069b5602827f4868d5ea300105"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a732a94069b5602827f4868d5ea300105">llvm::SIMachineFunctionInfo::ScratchOffsetReg</a></div><div class="ttdeci">unsigned ScratchOffsetReg</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00053">SIMachineFunctionInfo.h:53</a></div></div>
<div class="ttc" id="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg_html_a1f60db9baea409072484a2bff396c84d"><div class="ttname"><a href="structllvm_1_1SIMachineFunctionInfo_1_1SpilledReg.html#a1f60db9baea409072484a2bff396c84d">llvm::SIMachineFunctionInfo::SpilledReg::SpilledReg</a></div><div class="ttdeci">SpilledReg(unsigned R, int L)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00039">SIMachineFunctionInfo.h:39</a></div></div>
<div class="ttc" id="AMDGPUMachineFunction_8h_html"><div class="ttname"><a href="AMDGPUMachineFunction_8h.html">AMDGPUMachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a07b4b3c4d17187a2d245572af9602d29"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a07b4b3c4d17187a2d245572af9602d29">llvm::SIMachineFunctionInfo::hasCalculatedTID</a></div><div class="ttdeci">bool hasCalculatedTID() const </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00054">SIMachineFunctionInfo.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a48566a5a832ae0ab647ac5dec948d939"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a48566a5a832ae0ab647ac5dec948d939">llvm::SIMachineFunctionInfo::getTIDReg</a></div><div class="ttdeci">unsigned getTIDReg() const </div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00055">SIMachineFunctionInfo.h:55</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:55:47 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
