{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 13:39:29 2012 " "Info: Processing started: Thu May 31 13:39:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCB_AVL_IP_TOP -c MCB_AVL_IP_TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MCB_AVL_IP_TOP -c MCB_AVL_IP_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_avl_ram14x4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_avl_ram14x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_AVL_RAM14x4 " "Info: Found entity 1: MCB_AVL_RAM14x4" {  } { { "../rtl/MCB_AVL_RAM14x4.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_RAM14x4.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_TOP " "Info: Found entity 1: MCB_TOP" {  } { { "../rtl/MCB_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_TOP.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_sig_ff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_sig_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_SIG_FF " "Info: Found entity 1: MCB_SIG_FF" {  } { { "../rtl/MCB_SIG_FF.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_SIG_FF.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ref_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ref_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_REF_CTRL " "Info: Found entity 1: MCB_REF_CTRL" {  } { { "../rtl/MCB_REF_CTRL.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_REF_CTRL.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ini_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ini_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_INI_FSM " "Info: Found entity 1: MCB_INI_FSM" {  } { { "../rtl/MCB_INI_FSM.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_INI_FSM.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ini_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ini_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_INI_CTRL " "Info: Found entity 1: MCB_INI_CTRL" {  } { { "../rtl/MCB_INI_CTRL.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_INI_CTRL.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_dat_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_dat_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_DAT_FSM " "Info: Found entity 1: MCB_DAT_FSM" {  } { { "../rtl/MCB_DAT_FSM.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_DAT_FSM.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_dat_ff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_dat_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_DAT_FF " "Info: Found entity 1: MCB_DAT_FF" {  } { { "../rtl/MCB_DAT_FF.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_DAT_FF.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_dat_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_dat_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_DAT_CTRL " "Info: Found entity 1: MCB_DAT_CTRL" {  } { { "../rtl/MCB_DAT_CTRL.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_DAT_CTRL.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_CTRL " "Info: Found entity 1: MCB_CTRL" {  } { { "../rtl/MCB_CTRL.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CTRL.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_cmd_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_cmd_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_CMD_FSM " "Info: Found entity 1: MCB_CMD_FSM" {  } { { "../rtl/MCB_CMD_FSM.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CMD_FSM.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_cmd_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_cmd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_CMD_CTRL " "Info: Found entity 1: MCB_CMD_CTRL" {  } { { "../rtl/MCB_CMD_CTRL.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CMD_CTRL.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MCB_AVL_WRAP.v(177) " "Warning (10273): Verilog HDL warning at MCB_AVL_WRAP.v(177): extended using \"x\" or \"z\"" {  } { { "../rtl/MCB_AVL_WRAP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_WRAP.v" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MCB_AVL_WRAP.v(185) " "Warning (10273): Verilog HDL warning at MCB_AVL_WRAP.v(185): extended using \"x\" or \"z\"" {  } { { "../rtl/MCB_AVL_WRAP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_WRAP.v" 185 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_avl_wrap.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_avl_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_AVL_WRAP " "Info: Found entity 1: MCB_AVL_WRAP" {  } { { "../rtl/MCB_AVL_WRAP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_WRAP.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_avl_ip_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /bysg/bysg_design/sdrc_lite_beta_0.002.7/rtl/mcb_avl_ip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCB_AVL_IP_TOP " "Info: Found entity 1: MCB_AVL_IP_TOP" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCB_AVL_IP_TOP " "Info: Elaborating entity \"MCB_AVL_IP_TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_AVL_WRAP MCB_AVL_WRAP:mcb_avl_wrap0 " "Info: Elaborating entity \"MCB_AVL_WRAP\" for hierarchy \"MCB_AVL_WRAP:mcb_avl_wrap0\"" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "mcb_avl_wrap0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_AVL_RAM14x4 MCB_AVL_WRAP:mcb_avl_wrap0\|MCB_AVL_RAM14x4:MCB_AVL_RAM14x4_0 " "Info: Elaborating entity \"MCB_AVL_RAM14x4\" for hierarchy \"MCB_AVL_WRAP:mcb_avl_wrap0\|MCB_AVL_RAM14x4:MCB_AVL_RAM14x4_0\"" {  } { { "../rtl/MCB_AVL_WRAP.v" "MCB_AVL_RAM14x4_0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_WRAP.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_TOP MCB_TOP:mcb_top0 " "Info: Elaborating entity \"MCB_TOP\" for hierarchy \"MCB_TOP:mcb_top0\"" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "mcb_top0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_CTRL MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0 " "Info: Elaborating entity \"MCB_CTRL\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\"" {  } { { "../rtl/MCB_TOP.v" "mcb_ctrl0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_TOP.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_INI_CTRL MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0 " "Info: Elaborating entity \"MCB_INI_CTRL\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\"" {  } { { "../rtl/MCB_CTRL.v" "mcb_ini_ctrl0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CTRL.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_INI_FSM MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0 " "Info: Elaborating entity \"MCB_INI_FSM\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\"" {  } { { "../rtl/MCB_INI_CTRL.v" "mcb_ini_fsm0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_INI_CTRL.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_CMD_CTRL MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0 " "Info: Elaborating entity \"MCB_CMD_CTRL\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\"" {  } { { "../rtl/MCB_CTRL.v" "mcb_cmd_ctrl0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CTRL.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_CMD_FSM MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0 " "Info: Elaborating entity \"MCB_CMD_FSM\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\"" {  } { { "../rtl/MCB_CMD_CTRL.v" "mcb_cmd_fsm0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CMD_CTRL.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_REF_CTRL MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_REF_CTRL:mcb_ref_ctrl0 " "Info: Elaborating entity \"MCB_REF_CTRL\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_REF_CTRL:mcb_ref_ctrl0\"" {  } { { "../rtl/MCB_CTRL.v" "mcb_ref_ctrl0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CTRL.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_DAT_CTRL MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0 " "Info: Elaborating entity \"MCB_DAT_CTRL\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\"" {  } { { "../rtl/MCB_CTRL.v" "mcb_dat_ctrl0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_CTRL.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_DAT_FSM MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\|MCB_DAT_FSM:mcb_dat_fsm0 " "Info: Elaborating entity \"MCB_DAT_FSM\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\|MCB_DAT_FSM:mcb_dat_fsm0\"" {  } { { "../rtl/MCB_DAT_CTRL.v" "mcb_dat_fsm0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_DAT_CTRL.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_SIG_FF MCB_TOP:mcb_top0\|MCB_SIG_FF:mcb_sig_ff0 " "Info: Elaborating entity \"MCB_SIG_FF\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_SIG_FF:mcb_sig_ff0\"" {  } { { "../rtl/MCB_TOP.v" "mcb_sig_ff0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_TOP.v" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MCB_SIG_FF.v(129) " "Info (10264): Verilog HDL Case Statement information at MCB_SIG_FF.v(129): all case item expressions in this case statement are onehot" {  } { { "../rtl/MCB_SIG_FF.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_SIG_FF.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCB_DAT_FF MCB_TOP:mcb_top0\|MCB_DAT_FF:mcb_dat_ff0 " "Info: Elaborating entity \"MCB_DAT_FF\" for hierarchy \"MCB_TOP:mcb_top0\|MCB_DAT_FF:mcb_dat_ff0\"" {  } { { "../rtl/MCB_TOP.v" "mcb_dat_ff0" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_TOP.v" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "MCB_AVL_WRAP:mcb_avl_wrap0\|MCB_AVL_RAM14x4:MCB_AVL_RAM14x4_0\|ram14x4 " "Info: RAM logic \"MCB_AVL_WRAP:mcb_avl_wrap0\|MCB_AVL_RAM14x4:MCB_AVL_RAM14x4_0\|ram14x4\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/MCB_AVL_RAM14x4.v" "ram14x4" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_RAM14x4.v" 26 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../rtl/MCB_SIG_FF.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_SIG_FF.v" 116 -1 0 } } { "../rtl/MCB_DAT_FF.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_DAT_FF.v" 75 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "coe_sdr_cke VCC " "Warning (13410): Pin \"coe_sdr_cke\" is stuck at VCC" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "coe_sdr_cs_n GND " "Warning (13410): Pin \"coe_sdr_cs_n\" is stuck at GND" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 9 " "Info: 9 registers lost all their fanouts during netlist optimizations. The first 9 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\|MCB_DAT_FSM:mcb_dat_fsm0\|d_st_now~4 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\|MCB_DAT_FSM:mcb_dat_fsm0\|d_st_now~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\|MCB_DAT_FSM:mcb_dat_fsm0\|d_st_now~5 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_DAT_CTRL:mcb_dat_ctrl0\|MCB_DAT_FSM:mcb_dat_fsm0\|d_st_now~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~4 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~5 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~6 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~7 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_CMD_CTRL:mcb_cmd_ctrl0\|MCB_CMD_FSM:mcb_cmd_fsm0\|c_st_now~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\|i_st_now~4 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\|i_st_now~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\|i_st_now~5 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\|i_st_now~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\|i_st_now~6 " "Info: Register \"MCB_TOP:mcb_top0\|MCB_CTRL:mcb_ctrl0\|MCB_INI_CTRL:mcb_ini_ctrl0\|MCB_INI_FSM:mcb_ini_fsm0\|i_st_now~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/MCB_AVL_IP_TOP.map.smsg " "Info: Generated suppressed messages file E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/MCB_AVL_IP_TOP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[16\] " "Warning (15610): No output dependent on input pin \"avs_s1_address\[16\]\"" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[17\] " "Warning (15610): No output dependent on input pin \"avs_s1_address\[17\]\"" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[18\] " "Warning (15610): No output dependent on input pin \"avs_s1_address\[18\]\"" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "avs_s1_address\[19\] " "Warning (15610): No output dependent on input pin \"avs_s1_address\[19\]\"" {  } { { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "584 " "Info: Implemented 584 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Info: Implemented 57 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "462 " "Info: Implemented 462 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 13:39:33 2012 " "Info: Processing ended: Thu May 31 13:39:33 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 13:39:33 2012 " "Info: Processing started: Thu May 31 13:39:33 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MCB_AVL_IP_TOP -c MCB_AVL_IP_TOP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MCB_AVL_IP_TOP -c MCB_AVL_IP_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MCB_AVL_IP_TOP EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"MCB_AVL_IP_TOP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 999 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 1000 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 1001 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "122 122 " "Critical Warning: No exact pin location assignment(s) for 122 pins of 122 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[16\] " "Info: Pin avs_s1_address\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[16] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 42 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[17\] " "Info: Pin avs_s1_address\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[17] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 43 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[18\] " "Info: Pin avs_s1_address\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[18] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 44 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[19\] " "Info: Pin avs_s1_address\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[19] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 45 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_waitrequest " "Info: Pin avs_s1_waitrequest not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_waitrequest } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 43 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_waitrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 139 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdatavalid " "Info: Pin avs_s1_readdatavalid not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdatavalid } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 45 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdatavalid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 140 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[0\] " "Info: Pin avs_s1_readdata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[0] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 52 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[1\] " "Info: Pin avs_s1_readdata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[1] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 53 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[2\] " "Info: Pin avs_s1_readdata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[2] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 54 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[3\] " "Info: Pin avs_s1_readdata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[3] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 55 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[4\] " "Info: Pin avs_s1_readdata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[4] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 56 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[5\] " "Info: Pin avs_s1_readdata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[5] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 57 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[6\] " "Info: Pin avs_s1_readdata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[6] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 58 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[7\] " "Info: Pin avs_s1_readdata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[7] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 59 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[8\] " "Info: Pin avs_s1_readdata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[8] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 60 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[9\] " "Info: Pin avs_s1_readdata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[9] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 61 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[10\] " "Info: Pin avs_s1_readdata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[10] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 62 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[11\] " "Info: Pin avs_s1_readdata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[11] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 63 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[12\] " "Info: Pin avs_s1_readdata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[12] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 64 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[13\] " "Info: Pin avs_s1_readdata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[13] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 65 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[14\] " "Info: Pin avs_s1_readdata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[14] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 66 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_readdata\[15\] " "Info: Pin avs_s1_readdata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_readdata[15] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 46 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_readdata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 67 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_cke " "Info: Pin coe_sdr_cke not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_cke } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 50 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_cke } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 141 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_cs_n " "Info: Pin coe_sdr_cs_n not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_cs_n } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 51 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 142 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_ras_n " "Info: Pin coe_sdr_ras_n not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_ras_n } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 52 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_ras_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 143 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_cas_n " "Info: Pin coe_sdr_cas_n not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_cas_n } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 53 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_cas_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 144 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_we_n " "Info: Pin coe_sdr_we_n not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_we_n } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 54 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_we_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 145 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_dqm\[0\] " "Info: Pin coe_sdr_dqm\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_dqm[0] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 55 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_dqm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 86 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_dqm\[1\] " "Info: Pin coe_sdr_dqm\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_dqm[1] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 55 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_dqm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 87 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_ba\[0\] " "Info: Pin coe_sdr_ba\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_ba[0] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 56 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_ba[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 88 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_ba\[1\] " "Info: Pin coe_sdr_ba\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_ba[1] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 56 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_ba[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 89 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_addr\[0\] " "Info: Pin coe_sdr_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_addr[0] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 57 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 90 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_addr\[1\] " "Info: Pin coe_sdr_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_addr[1] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 57 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 91 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_addr\[2\] " "Info: Pin coe_sdr_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_addr[2] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 57 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 92 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_addr\[3\] " "Info: Pin coe_sdr_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_addr[3] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 57 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 93 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_addr\[4\] " "Info: Pin coe_sdr_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_addr[4] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 57 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 94 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_addr\[5\] " "Info: Pin coe_sdr_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_addr[5] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 57 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 95 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_addr\[6\] " "Info: Pin coe_sdr_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_addr[6] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 57 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 96 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_addr\[7\] " "Info: Pin coe_sdr_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_addr[7] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 57 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 97 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_addr\[8\] " "Info: Pin coe_sdr_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_addr[8] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 57 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 98 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_addr\[9\] " "Info: Pin coe_sdr_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_addr[9] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 57 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 99 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_addr\[10\] " "Info: Pin coe_sdr_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_addr[10] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 57 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 100 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_sdr_addr\[11\] " "Info: Pin coe_sdr_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_sdr_addr[11] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 57 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_sdr_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 101 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_ie " "Info: Pin coe_dbf_dq_ie not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_ie } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 59 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_ie } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 146 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_oe " "Info: Pin coe_dbf_dq_oe not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_oe } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 61 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_oe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 147 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[0\] " "Info: Pin coe_dbf_dq_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[0] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 118 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[1\] " "Info: Pin coe_dbf_dq_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[1] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 119 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[2\] " "Info: Pin coe_dbf_dq_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[2] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 120 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[3\] " "Info: Pin coe_dbf_dq_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[3] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 121 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[4\] " "Info: Pin coe_dbf_dq_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[4] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 122 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[5\] " "Info: Pin coe_dbf_dq_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[5] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 123 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[6\] " "Info: Pin coe_dbf_dq_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[6] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 124 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[7\] " "Info: Pin coe_dbf_dq_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[7] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 125 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[8\] " "Info: Pin coe_dbf_dq_o\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[8] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 126 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[9\] " "Info: Pin coe_dbf_dq_o\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[9] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 127 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[10\] " "Info: Pin coe_dbf_dq_o\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[10] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 128 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[11\] " "Info: Pin coe_dbf_dq_o\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[11] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 129 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[12\] " "Info: Pin coe_dbf_dq_o\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[12] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 130 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[13\] " "Info: Pin coe_dbf_dq_o\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[13] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 131 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[14\] " "Info: Pin coe_dbf_dq_o\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[14] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 132 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_o\[15\] " "Info: Pin coe_dbf_dq_o\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_o[15] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 62 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 133 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_beginbursttransfer " "Info: Pin avs_s1_beginbursttransfer not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_beginbursttransfer } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_beginbursttransfer } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 138 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_write " "Info: Pin avs_s1_write not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_write } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 41 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 137 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_read " "Info: Pin avs_s1_read not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_read } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 40 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 136 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "csi_clockreset_clk " "Info: Pin csi_clockreset_clk not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { csi_clockreset_clk } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 37 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { csi_clockreset_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 134 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "csi_clockreset_reset_n " "Info: Pin csi_clockreset_reset_n not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { csi_clockreset_reset_n } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 38 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { csi_clockreset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 135 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[7\] " "Info: Pin avs_s1_address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[7] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 33 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[6\] " "Info: Pin avs_s1_address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[6] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 32 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[5\] " "Info: Pin avs_s1_address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[5] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 31 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[4\] " "Info: Pin avs_s1_address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[4] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 30 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[0\] " "Info: Pin avs_s1_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[0] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 26 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_burstcount\[3\] " "Info: Pin avs_s1_burstcount\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_burstcount[3] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 44 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_burstcount[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 51 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_burstcount\[0\] " "Info: Pin avs_s1_burstcount\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_burstcount[0] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 44 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_burstcount[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 48 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_burstcount\[1\] " "Info: Pin avs_s1_burstcount\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_burstcount[1] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 44 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_burstcount[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 49 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_burstcount\[2\] " "Info: Pin avs_s1_burstcount\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_burstcount[2] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 44 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_burstcount[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 50 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[1\] " "Info: Pin avs_s1_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[1] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 27 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[3\] " "Info: Pin avs_s1_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[3] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 29 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[2\] " "Info: Pin avs_s1_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[2] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 28 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[0\] " "Info: Pin avs_s1_writedata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[0] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 70 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[1\] " "Info: Pin avs_s1_writedata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[1] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 71 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[2\] " "Info: Pin avs_s1_writedata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[2] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 72 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[3\] " "Info: Pin avs_s1_writedata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[3] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 73 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[4\] " "Info: Pin avs_s1_writedata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[4] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 74 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[5\] " "Info: Pin avs_s1_writedata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[5] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 75 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[6\] " "Info: Pin avs_s1_writedata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[6] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 76 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[7\] " "Info: Pin avs_s1_writedata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[7] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 77 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[8\] " "Info: Pin avs_s1_writedata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[8] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 78 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[9\] " "Info: Pin avs_s1_writedata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[9] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 79 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[10\] " "Info: Pin avs_s1_writedata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[10] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 80 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[11\] " "Info: Pin avs_s1_writedata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[11] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 81 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[12\] " "Info: Pin avs_s1_writedata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[12] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 82 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[13\] " "Info: Pin avs_s1_writedata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[13] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 83 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[14\] " "Info: Pin avs_s1_writedata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[14] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 84 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_writedata\[15\] " "Info: Pin avs_s1_writedata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_writedata[15] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 48 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_writedata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 85 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[0\] " "Info: Pin coe_dbf_dq_i\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[0] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 102 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[1\] " "Info: Pin coe_dbf_dq_i\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[1] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 103 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[2\] " "Info: Pin coe_dbf_dq_i\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[2] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 104 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[3\] " "Info: Pin coe_dbf_dq_i\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[3] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 105 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[4\] " "Info: Pin coe_dbf_dq_i\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[4] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 106 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[5\] " "Info: Pin coe_dbf_dq_i\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[5] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 107 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[6\] " "Info: Pin coe_dbf_dq_i\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[6] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 108 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[7\] " "Info: Pin coe_dbf_dq_i\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[7] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 109 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[8\] " "Info: Pin coe_dbf_dq_i\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[8] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 110 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[9\] " "Info: Pin coe_dbf_dq_i\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[9] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 111 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[10\] " "Info: Pin coe_dbf_dq_i\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[10] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 112 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[11\] " "Info: Pin coe_dbf_dq_i\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[11] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 113 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[12\] " "Info: Pin coe_dbf_dq_i\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[12] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 114 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[13\] " "Info: Pin coe_dbf_dq_i\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[13] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 115 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[14\] " "Info: Pin coe_dbf_dq_i\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[14] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 116 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coe_dbf_dq_i\[15\] " "Info: Pin coe_dbf_dq_i\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { coe_dbf_dq_i[15] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 60 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coe_dbf_dq_i[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 117 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_byteenable\[0\] " "Info: Pin avs_s1_byteenable\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_byteenable[0] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 47 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_byteenable[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 68 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_byteenable\[1\] " "Info: Pin avs_s1_byteenable\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_byteenable[1] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 47 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_byteenable[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 69 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[20\] " "Info: Pin avs_s1_address\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[20] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 46 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[21\] " "Info: Pin avs_s1_address\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[21] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 47 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[8\] " "Info: Pin avs_s1_address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[8] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 34 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[9\] " "Info: Pin avs_s1_address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[9] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 35 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[10\] " "Info: Pin avs_s1_address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[10] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 36 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[11\] " "Info: Pin avs_s1_address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[11] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 37 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[12\] " "Info: Pin avs_s1_address\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[12] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 38 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[13\] " "Info: Pin avs_s1_address\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[13] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 39 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[14\] " "Info: Pin avs_s1_address\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[14] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 40 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avs_s1_address\[15\] " "Info: Pin avs_s1_address\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { avs_s1_address[15] } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 39 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avs_s1_address[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 41 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "MCB_AVL_IP_TOP.sdc " "Info: Reading SDC File: 'MCB_AVL_IP_TOP.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      sys_clk " "Info:   10.000      sys_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "csi_clockreset_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node csi_clockreset_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { csi_clockreset_clk } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 37 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { csi_clockreset_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 134 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "csi_clockreset_reset_n (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node csi_clockreset_reset_n (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { csi_clockreset_reset_n } } } { "../rtl/MCB_AVL_IP_TOP.v" "" { Text "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/rtl/MCB_AVL_IP_TOP.v" 38 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { csi_clockreset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/" { { 0 { 0 ""} 0 135 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "120 unused 3.3V 63 57 0 " "Info: Number of I/O pins in group: 120 (unused VREF, 3.3V VCCIO, 63 input, 57 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 714 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 714 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:01" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 1 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 1 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:01" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X44_Y24 X54_Y36 " "Info: Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "57 " "Warning: Found 57 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_waitrequest 0 " "Info: Pin \"avs_s1_waitrequest\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdatavalid 0 " "Info: Pin \"avs_s1_readdatavalid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[0\] 0 " "Info: Pin \"avs_s1_readdata\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[1\] 0 " "Info: Pin \"avs_s1_readdata\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[2\] 0 " "Info: Pin \"avs_s1_readdata\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[3\] 0 " "Info: Pin \"avs_s1_readdata\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[4\] 0 " "Info: Pin \"avs_s1_readdata\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[5\] 0 " "Info: Pin \"avs_s1_readdata\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[6\] 0 " "Info: Pin \"avs_s1_readdata\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[7\] 0 " "Info: Pin \"avs_s1_readdata\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[8\] 0 " "Info: Pin \"avs_s1_readdata\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[9\] 0 " "Info: Pin \"avs_s1_readdata\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[10\] 0 " "Info: Pin \"avs_s1_readdata\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[11\] 0 " "Info: Pin \"avs_s1_readdata\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[12\] 0 " "Info: Pin \"avs_s1_readdata\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[13\] 0 " "Info: Pin \"avs_s1_readdata\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[14\] 0 " "Info: Pin \"avs_s1_readdata\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[15\] 0 " "Info: Pin \"avs_s1_readdata\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_cke 0 " "Info: Pin \"coe_sdr_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_cs_n 0 " "Info: Pin \"coe_sdr_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_ras_n 0 " "Info: Pin \"coe_sdr_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_cas_n 0 " "Info: Pin \"coe_sdr_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_we_n 0 " "Info: Pin \"coe_sdr_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_dqm\[0\] 0 " "Info: Pin \"coe_sdr_dqm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_dqm\[1\] 0 " "Info: Pin \"coe_sdr_dqm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_ba\[0\] 0 " "Info: Pin \"coe_sdr_ba\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_ba\[1\] 0 " "Info: Pin \"coe_sdr_ba\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[0\] 0 " "Info: Pin \"coe_sdr_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[1\] 0 " "Info: Pin \"coe_sdr_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[2\] 0 " "Info: Pin \"coe_sdr_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[3\] 0 " "Info: Pin \"coe_sdr_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[4\] 0 " "Info: Pin \"coe_sdr_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[5\] 0 " "Info: Pin \"coe_sdr_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[6\] 0 " "Info: Pin \"coe_sdr_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[7\] 0 " "Info: Pin \"coe_sdr_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[8\] 0 " "Info: Pin \"coe_sdr_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[9\] 0 " "Info: Pin \"coe_sdr_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[10\] 0 " "Info: Pin \"coe_sdr_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[11\] 0 " "Info: Pin \"coe_sdr_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_ie 0 " "Info: Pin \"coe_dbf_dq_ie\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_oe 0 " "Info: Pin \"coe_dbf_dq_oe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[0\] 0 " "Info: Pin \"coe_dbf_dq_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[1\] 0 " "Info: Pin \"coe_dbf_dq_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[2\] 0 " "Info: Pin \"coe_dbf_dq_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[3\] 0 " "Info: Pin \"coe_dbf_dq_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[4\] 0 " "Info: Pin \"coe_dbf_dq_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[5\] 0 " "Info: Pin \"coe_dbf_dq_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[6\] 0 " "Info: Pin \"coe_dbf_dq_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[7\] 0 " "Info: Pin \"coe_dbf_dq_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[8\] 0 " "Info: Pin \"coe_dbf_dq_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[9\] 0 " "Info: Pin \"coe_dbf_dq_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[10\] 0 " "Info: Pin \"coe_dbf_dq_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[11\] 0 " "Info: Pin \"coe_dbf_dq_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[12\] 0 " "Info: Pin \"coe_dbf_dq_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[13\] 0 " "Info: Pin \"coe_dbf_dq_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[14\] 0 " "Info: Pin \"coe_dbf_dq_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[15\] 0 " "Info: Pin \"coe_dbf_dq_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/MCB_AVL_IP_TOP.fit.smsg " "Info: Generated suppressed messages file E:/BYSG/BYSG_design/sdrc_lite_beta_0.002.7/QII_MCB_AVL_IP_TOP/MCB_AVL_IP_TOP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Info: Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 13:39:40 2012 " "Info: Processing ended: Thu May 31 13:39:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 13:39:41 2012 " "Info: Processing started: Thu May 31 13:39:41 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MCB_AVL_IP_TOP -c MCB_AVL_IP_TOP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MCB_AVL_IP_TOP -c MCB_AVL_IP_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 13:39:41 2012 " "Info: Processing started: Thu May 31 13:39:41 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MCB_AVL_IP_TOP -c MCB_AVL_IP_TOP " "Info: Command: quartus_sta MCB_AVL_IP_TOP -c MCB_AVL_IP_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "MCB_AVL_IP_TOP.sdc " "Info: Reading SDC File: 'MCB_AVL_IP_TOP.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.114 " "Info: Worst-case setup slack is 6.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.114         0.000 sys_clk  " "Info:     6.114         0.000 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Info: Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 sys_clk  " "Info:     0.391         0.000 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Info: Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 sys_clk  " "Info:     4.000         0.000 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "57 " "Warning: Found 57 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_waitrequest 0 " "Info: Pin \"avs_s1_waitrequest\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdatavalid 0 " "Info: Pin \"avs_s1_readdatavalid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[0\] 0 " "Info: Pin \"avs_s1_readdata\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[1\] 0 " "Info: Pin \"avs_s1_readdata\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[2\] 0 " "Info: Pin \"avs_s1_readdata\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[3\] 0 " "Info: Pin \"avs_s1_readdata\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[4\] 0 " "Info: Pin \"avs_s1_readdata\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[5\] 0 " "Info: Pin \"avs_s1_readdata\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[6\] 0 " "Info: Pin \"avs_s1_readdata\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[7\] 0 " "Info: Pin \"avs_s1_readdata\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[8\] 0 " "Info: Pin \"avs_s1_readdata\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[9\] 0 " "Info: Pin \"avs_s1_readdata\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[10\] 0 " "Info: Pin \"avs_s1_readdata\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[11\] 0 " "Info: Pin \"avs_s1_readdata\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[12\] 0 " "Info: Pin \"avs_s1_readdata\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[13\] 0 " "Info: Pin \"avs_s1_readdata\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[14\] 0 " "Info: Pin \"avs_s1_readdata\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avs_s1_readdata\[15\] 0 " "Info: Pin \"avs_s1_readdata\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_cke 0 " "Info: Pin \"coe_sdr_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_cs_n 0 " "Info: Pin \"coe_sdr_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_ras_n 0 " "Info: Pin \"coe_sdr_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_cas_n 0 " "Info: Pin \"coe_sdr_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_we_n 0 " "Info: Pin \"coe_sdr_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_dqm\[0\] 0 " "Info: Pin \"coe_sdr_dqm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_dqm\[1\] 0 " "Info: Pin \"coe_sdr_dqm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_ba\[0\] 0 " "Info: Pin \"coe_sdr_ba\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_ba\[1\] 0 " "Info: Pin \"coe_sdr_ba\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[0\] 0 " "Info: Pin \"coe_sdr_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[1\] 0 " "Info: Pin \"coe_sdr_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[2\] 0 " "Info: Pin \"coe_sdr_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[3\] 0 " "Info: Pin \"coe_sdr_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[4\] 0 " "Info: Pin \"coe_sdr_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[5\] 0 " "Info: Pin \"coe_sdr_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[6\] 0 " "Info: Pin \"coe_sdr_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[7\] 0 " "Info: Pin \"coe_sdr_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[8\] 0 " "Info: Pin \"coe_sdr_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[9\] 0 " "Info: Pin \"coe_sdr_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[10\] 0 " "Info: Pin \"coe_sdr_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_sdr_addr\[11\] 0 " "Info: Pin \"coe_sdr_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_ie 0 " "Info: Pin \"coe_dbf_dq_ie\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_oe 0 " "Info: Pin \"coe_dbf_dq_oe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[0\] 0 " "Info: Pin \"coe_dbf_dq_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[1\] 0 " "Info: Pin \"coe_dbf_dq_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[2\] 0 " "Info: Pin \"coe_dbf_dq_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[3\] 0 " "Info: Pin \"coe_dbf_dq_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[4\] 0 " "Info: Pin \"coe_dbf_dq_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[5\] 0 " "Info: Pin \"coe_dbf_dq_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[6\] 0 " "Info: Pin \"coe_dbf_dq_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[7\] 0 " "Info: Pin \"coe_dbf_dq_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[8\] 0 " "Info: Pin \"coe_dbf_dq_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[9\] 0 " "Info: Pin \"coe_dbf_dq_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[10\] 0 " "Info: Pin \"coe_dbf_dq_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[11\] 0 " "Info: Pin \"coe_dbf_dq_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[12\] 0 " "Info: Pin \"coe_dbf_dq_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[13\] 0 " "Info: Pin \"coe_dbf_dq_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[14\] 0 " "Info: Pin \"coe_dbf_dq_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "coe_dbf_dq_o\[15\] 0 " "Info: Pin \"coe_dbf_dq_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.174 " "Info: Worst-case setup slack is 8.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.174         0.000 sys_clk  " "Info:     8.174         0.000 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Info: Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 sys_clk  " "Info:     0.215         0.000 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Info: Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000         0.000 sys_clk  " "Info:     4.000         0.000 sys_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 13:39:43 2012 " "Info: Processing ended: Thu May 31 13:39:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Info: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 13:39:43 2012 " "Info: Processing ended: Thu May 31 13:39:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
