#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x124f40960 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124f42f30 .scope module, "top_level" "top_level" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_100mhz";
    .port_info 1 /OUTPUT 16 "led";
    .port_info 2 /INPUT 8 "camera_d";
    .port_info 3 /OUTPUT 1 "cam_xclk";
    .port_info 4 /INPUT 1 "cam_hsync";
    .port_info 5 /INPUT 1 "cam_vsync";
    .port_info 6 /INPUT 1 "cam_pclk";
    .port_info 7 /INOUT 1 "i2c_scl";
    .port_info 8 /INOUT 1 "i2c_sda";
    .port_info 9 /INPUT 16 "sw";
    .port_info 10 /INPUT 4 "btn";
    .port_info 11 /OUTPUT 3 "rgb0";
    .port_info 12 /OUTPUT 3 "rgb1";
    .port_info 13 /INPUT 1 "cs";
    .port_info 14 /INPUT 1 "dclk";
    .port_info 15 /INPUT 4 "cipo";
    .port_info 16 /INPUT 1 "spi_tlast";
    .port_info 17 /INPUT 1 "spi_vsync";
    .port_info 18 /OUTPUT 4 "ss0_an";
    .port_info 19 /OUTPUT 4 "ss1_an";
    .port_info 20 /OUTPUT 7 "ss0_c";
    .port_info 21 /OUTPUT 7 "ss1_c";
    .port_info 22 /OUTPUT 3 "hdmi_tx_p";
    .port_info 23 /OUTPUT 3 "hdmi_tx_n";
    .port_info 24 /OUTPUT 1 "hdmi_clk_p";
    .port_info 25 /OUTPUT 1 "hdmi_clk_n";
    .port_info 26 /INOUT 16 "ddr3_dq";
    .port_info 27 /INOUT 2 "ddr3_dqs_n";
    .port_info 28 /INOUT 2 "ddr3_dqs_p";
    .port_info 29 /OUTPUT 13 "ddr3_addr";
    .port_info 30 /OUTPUT 3 "ddr3_ba";
    .port_info 31 /OUTPUT 1 "ddr3_ras_n";
    .port_info 32 /OUTPUT 1 "ddr3_cas_n";
    .port_info 33 /OUTPUT 1 "ddr3_we_n";
    .port_info 34 /OUTPUT 1 "ddr3_reset_n";
    .port_info 35 /OUTPUT 1 "ddr3_ck_p";
    .port_info 36 /OUTPUT 1 "ddr3_ck_n";
    .port_info 37 /OUTPUT 1 "ddr3_cke";
    .port_info 38 /OUTPUT 2 "ddr3_dm";
    .port_info 39 /OUTPUT 1 "ddr3_odt";
L_0x124f3d3a0 .functor BUFZ 1, v0x124f50af0_0, C4<0>, C4<0>, C4<0>;
L_0x124f53600 .functor BUFZ 7, v0x124f52cb0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x124f536b0 .functor BUFZ 7, v0x124f52cb0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x124f53780 .functor BUFZ 16, L_0x124f539b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x124f53b40 .functor BUFZ 24, v0x124f50020_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x124f53be0 .functor BUFZ 8, v0x124f52540_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x128088010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x124f45a40_0 .net/2u *"_ivl_14", 7 0, L_0x128088010;  1 drivers
v0x124f4f950_0 .net *"_ivl_16", 15 0, L_0x124f53850;  1 drivers
L_0x128088058 .functor BUFT 1, C4<0010001001110111>, C4<0>, C4<0>, C4<0>;
v0x124f4fa00_0 .net/2u *"_ivl_18", 15 0, L_0x128088058;  1 drivers
L_0x1280880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x124f4fac0_0 .net/2s *"_ivl_28", 0 0, L_0x1280880a0;  1 drivers
v0x124f4fb70_0 .net *"_ivl_33", 0 0, v0x124f50c30_0;  1 drivers
v0x124f4fc60_0 .net *"_ivl_37", 0 0, v0x124f50b90_0;  1 drivers
L_0x1280880e8 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x124f4fd10_0 .net/2s *"_ivl_41", 12 0, L_0x1280880e8;  1 drivers
v0x124f4fdc0_0 .var "active_draw_hdmi", 0 0;
v0x124f4fe60_0 .var "blue", 7 0;
v0x124f4ff70_0 .net "bram_addr", 7 0, L_0x124f53be0;  1 drivers
v0x124f50020_0 .var "bram_dout", 23 0;
o0x128050220 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x124f500d0_0 .net "btn", 3 0, o0x128050220;  0 drivers
o0x128050250 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f50180_0 .net "cam_hsync", 0 0, o0x128050250;  0 drivers
v0x124f50220 .array "cam_hsync_buf", 0 1, 0 0;
o0x128050280 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f502b0_0 .net "cam_pclk", 0 0, o0x128050280;  0 drivers
v0x124f50350 .array "cam_pclk_buf", 0 1, 0 0;
o0x1280502b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f503e0_0 .net "cam_vsync", 0 0, o0x1280502b0;  0 drivers
v0x124f50570 .array "cam_vsync_buf", 0 1, 0 0;
v0x124f50600_0 .net "cam_xclk", 0 0, L_0x124f3d3a0;  1 drivers
o0x128050310 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x124f50690_0 .net "camera_d", 7 0, o0x128050310;  0 drivers
v0x124f50720 .array "camera_d_buf", 0 1, 7 0;
o0x128050340 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x124f507c0_0 .net "cipo", 3 0, o0x128050340;  0 drivers
v0x124f50870 .array "cipo_buf", 0 1, 3 0;
v0x124f50910_0 .var "clk_100_passthrough", 0 0;
o0x1280503a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f509b0_0 .net "clk_100mhz", 0 0, o0x1280503a0;  0 drivers
v0x124f50a50_0 .var "clk_camera", 0 0;
v0x124f50af0_0 .var "clk_xc", 0 0;
v0x124f50b90_0 .var "cr_init_ready", 0 0;
v0x124f50c30_0 .var "cr_init_valid", 0 0;
o0x128050490 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f50cd0_0 .net "cs", 0 0, o0x128050490;  0 drivers
v0x124f50d70_0 .var "cs_buf", 1 0;
o0x1280504f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f50e20_0 .net "dclk", 0 0, o0x1280504f0;  0 drivers
v0x124f50ec0_0 .var "dclk_buf", 1 0;
o0x128050550 .functor BUFZ 13, C4<zzzzzzzzzzzzz>; HiZ drive
v0x124f50490_0 .net "ddr3_addr", 12 0, o0x128050550;  0 drivers
o0x128050580 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x124f51150_0 .net "ddr3_ba", 2 0, o0x128050580;  0 drivers
o0x1280505b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f511e0_0 .net "ddr3_cas_n", 0 0, o0x1280505b0;  0 drivers
o0x1280505e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f51270_0 .net "ddr3_ck_n", 0 0, o0x1280505e0;  0 drivers
o0x128050610 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f51310_0 .net "ddr3_ck_p", 0 0, o0x128050610;  0 drivers
o0x128050640 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f513b0_0 .net "ddr3_cke", 0 0, o0x128050640;  0 drivers
o0x128050670 .functor BUFZ 2, C4<zz>; HiZ drive
v0x124f51450_0 .net "ddr3_dm", 1 0, o0x128050670;  0 drivers
o0x1280506a0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x124f51500_0 .net "ddr3_dq", 15 0, o0x1280506a0;  0 drivers
o0x1280506d0 .functor BUFZ 2, C4<zz>; HiZ drive
v0x124f515b0_0 .net "ddr3_dqs_n", 1 0, o0x1280506d0;  0 drivers
o0x128050700 .functor BUFZ 2, C4<zz>; HiZ drive
v0x124f51660_0 .net "ddr3_dqs_p", 1 0, o0x128050700;  0 drivers
o0x128050730 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f51710_0 .net "ddr3_odt", 0 0, o0x128050730;  0 drivers
o0x128050760 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f517b0_0 .net "ddr3_ras_n", 0 0, o0x128050760;  0 drivers
o0x128050790 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f51850_0 .net "ddr3_reset_n", 0 0, o0x128050790;  0 drivers
o0x1280507c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f518f0_0 .net "ddr3_we_n", 0 0, o0x1280507c0;  0 drivers
v0x124f51990_0 .var "final_pixel", 0 0;
v0x124f51a30_0 .net "frame_buff_dram", 15 0, L_0x124f539b0;  1 drivers
v0x124f51ae0_0 .net "frame_buff_raw", 15 0, L_0x124f53780;  1 drivers
v0x124f51b90_0 .var "frame_buff_tdata", 7 0;
v0x124f51c40_0 .var "frame_buff_tlast", 0 0;
v0x124f51ce0_0 .var "frame_buff_tready", 0 0;
v0x124f51d80_0 .var "frame_buff_tvalid", 0 0;
v0x124f51e20_0 .var "frame_hsyncs", 0 0;
v0x124f51ec0_0 .var "green", 7 0;
v0x124f51f70_0 .var "hcount_hdmi", 10 0;
v0x124f52020_0 .var "hdmi_clk_n", 0 0;
v0x124f520c0_0 .var "hdmi_clk_p", 0 0;
v0x124f52160_0 .var "hdmi_tx_n", 2 0;
v0x124f52210_0 .var "hdmi_tx_p", 2 0;
o0x128050a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f522c0_0 .net "i2c_scl", 0 0, o0x128050a90;  0 drivers
o0x128050ac0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f52360_0 .net "i2c_sda", 0 0, o0x128050ac0;  0 drivers
v0x124f52400_0 .var "is_a_pixel_addr", 0 0;
v0x124f524a0_0 .net "led", 15 0, L_0x124f53e10;  1 drivers
v0x124f50f70_0 .var "one_frame", 0 0;
v0x124f51010_0 .var "recent_reset", 0 0;
v0x124f510b0_0 .var "red", 7 0;
v0x124f52540_0 .var "registers_addr", 7 0;
v0x124f525f0_0 .net "registers_dout", 23 0, L_0x124f53b40;  1 drivers
v0x124f526a0_0 .var "rgb0", 2 0;
v0x124f52750_0 .var "rgb1", 2 0;
o0x128050ca0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f52800_0 .net "spi_tlast", 0 0, o0x128050ca0;  0 drivers
v0x124f528a0_0 .var "spi_tlast_buf", 1 0;
o0x128050d00 .functor BUFZ 1, C4<z>; HiZ drive
v0x124f52950_0 .net "spi_vsync", 0 0, o0x128050d00;  0 drivers
v0x124f529f0_0 .var "ss0_an", 3 0;
v0x124f52aa0_0 .net "ss0_c", 6 0, L_0x124f53600;  1 drivers
v0x124f52b50_0 .var "ss1_an", 3 0;
v0x124f52c00_0 .net "ss1_c", 6 0, L_0x124f536b0;  1 drivers
v0x124f52cb0_0 .var "ss_c", 6 0;
o0x128050e20 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x124f52d60_0 .net "sw", 15 0, o0x128050e20;  0 drivers
v0x124f52e10_0 .net "sys_rst_camera", 0 0, L_0x124f3d440;  1 drivers
v0x124f52eb0_0 .net "sys_rst_migref", 0 0, L_0x124f53540;  1 drivers
v0x124f52f50_0 .net "sys_rst_pixel", 0 0, L_0x124f53460;  1 drivers
v0x124f52ff0_0 .var "vcount_hdmi", 9 0;
E_0x124f3fb30 .event posedge, v0x124f50a50_0;
E_0x124f31ba0 .event anyedge, v0x124f51f70_0, v0x124f52ff0_0, v0x124f4fdc0_0, v0x124f51ae0_0;
E_0x124f26d20 .event anyedge, v0x124f51c40_0, v0x124f4fdc0_0, v0x124f51f70_0, v0x124f52ff0_0;
E_0x124f3d6b0 .event posedge, v0x124f50910_0;
L_0x124f3d440 .part o0x128050220, 0, 1;
L_0x124f53460 .part o0x128050220, 0, 1;
L_0x124f53540 .part o0x128050220, 0, 1;
L_0x124f53850 .concat [ 8 8 0 0], v0x124f51b90_0, L_0x128088010;
L_0x124f539b0 .functor MUXZ 16, L_0x128088058, L_0x124f53850, v0x124f51d80_0, C4<>;
L_0x124f53e10 .concat8 [ 1 1 1 13], L_0x1280880a0, v0x124f50c30_0, v0x124f50b90_0, L_0x1280880e8;
    .scope S_0x124f42f30;
T_0 ;
    %wait E_0x124f3fb30;
    %load/vec4 v0x124f50690_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124f50720, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124f50720, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124f50720, 0, 4;
    %load/vec4 v0x124f502b0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124f50350, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124f50350, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124f50350, 0, 4;
    %load/vec4 v0x124f50180_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124f50220, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124f50220, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124f50220, 0, 4;
    %load/vec4 v0x124f503e0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124f50570, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124f50570, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124f50570, 0, 4;
    %jmp T_0;
    .thread T_0;
    .scope S_0x124f42f30;
T_1 ;
    %wait E_0x124f3d6b0;
    %load/vec4 v0x124f507c0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124f50870, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x124f50870, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124f50870, 0, 4;
    %load/vec4 v0x124f50e20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124f50ec0_0, 4, 5;
    %load/vec4 v0x124f50ec0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124f50ec0_0, 4, 5;
    %load/vec4 v0x124f52800_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124f528a0_0, 4, 5;
    %load/vec4 v0x124f528a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124f528a0_0, 4, 5;
    %load/vec4 v0x124f50cd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124f50d70_0, 4, 5;
    %load/vec4 v0x124f50d70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x124f50d70_0, 4, 5;
    %jmp T_1;
    .thread T_1;
    .scope S_0x124f42f30;
T_2 ;
    %wait E_0x124f3d6b0;
    %load/vec4 v0x124f52e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x124f526a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x124f50f70_0;
    %load/vec4 v0x124f51990_0;
    %cmp/ne;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x124f526a0_0, 0;
T_2.2 ;
T_2.1 ;
    %load/vec4 v0x124f52e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x124f52750_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x124f51e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x124f52750_0, 0;
T_2.6 ;
T_2.5 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x124f42f30;
T_3 ;
Ewait_0 .event/or E_0x124f26d20, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x124f51c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x124f4fdc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.3, 9;
    %load/vec4 v0x124f51f70_0;
    %pad/u 32;
    %pushi/vec4 319, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x124f52ff0_0;
    %pad/u 32;
    %pushi/vec4 179, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %store/vec4 v0x124f51ce0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x124f4fdc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.5, 9;
    %load/vec4 v0x124f51f70_0;
    %pad/u 32;
    %cmpi/u 320, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_3.4, 8;
    %load/vec4 v0x124f52ff0_0;
    %pad/u 32;
    %cmpi/u 180, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.4;
    %store/vec4 v0x124f51ce0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x124f42f30;
T_4 ;
Ewait_1 .event/or E_0x124f31ba0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x124f51f70_0;
    %pad/u 32;
    %cmpi/u 320, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_4.1, 5;
    %load/vec4 v0x124f52ff0_0;
    %pad/u 32;
    %cmpi/u 180, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x124f4fdc0_0;
    %and;
T_4.0;
    %store/vec4 v0x124f52400_0, 0, 1;
    %load/vec4 v0x124f52400_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0x124f51ae0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 163, 0, 8;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x124f510b0_0, 0, 8;
    %load/vec4 v0x124f52400_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x124f51ae0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %pushi/vec4 244, 0, 8;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x124f51ec0_0, 0, 8;
    %load/vec4 v0x124f52400_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.6, 8;
    %load/vec4 v0x124f51ae0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 191, 0, 8;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %store/vec4 v0x124f4fe60_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x124f42f30;
T_5 ;
    %wait E_0x124f3fb30;
    %load/vec4 v0x124f52e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124f51010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124f50c30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x124f51010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124f50c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124f51010_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x124f50c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x124f50b90_0;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x124f50c30_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "hdl/top_level.sv";
