- ğŸ‘‹ Hi, Iâ€™m @nitindinnu
- ğŸ‘€ Iâ€™m interested in new stuff based on VLSI
- ğŸŒ± Iâ€™m currently learning RTL design and Verification (verilog,Sytem verilog,UVM)
- ğŸ’ï¸ Iâ€™m looking to collaborate on Any project related to VLSI domain
- ğŸ“« How to reach me nitin2239@proto.me

<!---
nitindinnu/nitindinnu is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
