#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov 29 19:23:23 2023
# Process ID: 42784
# Current directory: Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11420 Z:\schoolfiles\school_files\cpe333\lab5_cache\cache_vivado\cache_vivado.xpr
# Log file: Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/vivado.log
# Journal file: Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado\vivado.jou
# Running On: RaijinPC, OS: Windows, CPU Frequency: 4200 MHz, CPU Physical cores: 32, Host memory: 33457 MB
#-----------------------------------------------------------
start_gui
open_project Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/cache_vivado.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  Z:/schoolfiles/school_files/cpe333/lab5_cache/OtterPipelineFiles/test_pipeline.sv]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source test_memory.tcl
save_wave_config {Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg}
close_sim
launch_simulation
launch_simulation
launch_simulation
source test_memory.tcl
open_wave_config {Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg}
relaunch_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg
relaunch_sim
relaunch_sim
export_ip_user_files -of_objects  [get_files Z:/schoolfiles/school_files/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/clk_2n_div_test_v1_01.v] -no_script -reset -force -quiet
remove_files  Z:/schoolfiles/school_files/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/clk_2n_div_test_v1_01.v
add_files -norecurse Z:/schoolfiles/school_files/cpe333/lab5_cache/OtterPipelineFiles/cache/clk_div.sv
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
open_wave_config Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg
source test_memory.tcl
relaunch_sim
relaunch_sim
save_wave_config {Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg}
save_wave_config {Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg}
relaunch_sim
run 10 us
save_wave_config {Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg}
relaunch_sim
relaunch_sim
run 10 us
relaunch_sim
relaunch_sim
close_sim
launch_simulation
launch_simulation
add_files -norecurse Z:/schoolfiles/school_files/cpe333/lab5_cache/OtterPipelineFiles/cache/reg_nb_sync_clr_v1_01.v
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg
source test_memory.tcl
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
run 10 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg
source test_memory.tcl
save_wave_config {Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg}
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg
source test_memory.tcl
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg}
update_compile_order -fileset sources_1
save_wave_config {Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg}
relaunch_sim
close_sim
launch_simulation
open_wave_config Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg
source test_memory.tcl
update_compile_order -fileset sources_1
save_wave_config {Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg}
relaunch_sim
relaunch_sim
close_sim
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config Z:/schoolfiles/school_files/cpe333/lab5_cache/cache_vivado/test_memory_behav.wcfg
source test_memory.tcl
relaunch_sim
