
*** Running vivado
    with args -log top_timer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_timer.tcl



****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Sat Dec 14 20:39:01 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_timer.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 533.020 ; gain = 184.621
Command: synth_design -top top_timer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1398.055 ; gain = 447.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_timer' [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/top_timer.vhd:48]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'fdivider' declared at 'C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/fdivider.vhd:34' bound to instance 'fdivider_inst' of component 'fdivider' [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/top_timer.vhd:99]
INFO: [Synth 8-638] synthesizing module 'fdivider' [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/fdivider.vhd:46]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fdivider' (0#1) [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/fdivider.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ums_counter' declared at 'C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/ums_counter.vhd:25' bound to instance 'ums_counter_inst' of component 'ums_counter' [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/top_timer.vhd:111]
INFO: [Synth 8-638] synthesizing module 'ums_counter' [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/ums_counter.vhd:37]
	Parameter WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/ums_counter.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ums_counter' (0#1) [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/ums_counter.vhd:37]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'dms_counter' declared at 'C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/dms_counter.vhd:38' bound to instance 'dms_counter_inst' of component 'dms_counter' [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/top_timer.vhd:123]
INFO: [Synth 8-638] synthesizing module 'dms_counter' [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/dms_counter.vhd:51]
	Parameter WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/dms_counter.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'dms_counter' (0#1) [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/dms_counter.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'top_timer' (0#1) [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/sources_1/new/top_timer.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1507.102 ; gain = 556.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1507.102 ; gain = 556.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1507.102 ; gain = 556.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1507.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/constrs_1/imports/Vivado/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.srcs/constrs_1/imports/Vivado/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1605.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1605.969 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |     9|
|4     |LUT3   |     1|
|5     |LUT4   |     9|
|6     |LUT5   |    32|
|7     |LUT6   |     6|
|8     |FDCE   |    16|
|9     |FDPE   |     9|
|10    |IBUF   |     2|
|11    |OBUF   |     3|
|12    |OBUFT  |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.969 ; gain = 655.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1605.969 ; gain = 556.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1605.969 ; gain = 655.602
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1605.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1605.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 834bf7be
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1605.969 ; gain = 1072.949
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1605.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/GitHub/SED_BAF/TRABAJO/TRABAJO.runs/synth_1/top_timer.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_timer_utilization_synth.rpt -pb top_timer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 20:39:55 2024...
