
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 1 min 2 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 1 min 2 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9066729 heartbeat IPC: 1.97218 cumulative IPC: 1.97218 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14264676 heartbeat IPC: 1.92384 cumulative IPC: 1.94771 (Simulation time: 0 hr 3 min 51 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18746267 heartbeat IPC: 2.23135 cumulative IPC: 2.03389 (Simulation time: 0 hr 5 min 15 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24057313 heartbeat IPC: 1.88287 cumulative IPC: 1.99391 (Simulation time: 0 hr 6 min 43 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 29185396 heartbeat IPC: 1.95005 cumulative IPC: 1.98498 (Simulation time: 0 hr 8 min 11 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33766378 heartbeat IPC: 2.18294 cumulative IPC: 2.01544 (Simulation time: 0 hr 9 min 35 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38104028 heartbeat IPC: 2.30539 cumulative IPC: 2.05231 (Simulation time: 0 hr 10 min 59 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42462901 heartbeat IPC: 2.29417 cumulative IPC: 2.07972 (Simulation time: 0 hr 12 min 21 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46798666 heartbeat IPC: 2.3064 cumulative IPC: 2.10268 (Simulation time: 0 hr 13 min 44 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51145912 heartbeat IPC: 2.30031 cumulative IPC: 2.1209 (Simulation time: 0 hr 15 min 6 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47149723 cumulative IPC: 2.1209 (Simulation time: 0 hr 15 min 6 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.1209 instructions: 100000001 cycles: 47149723
cpu0_DTLB TOTAL     ACCESS:   40465849  HIT:   40457894  MISS:       7955
cpu0_DTLB LOAD      ACCESS:   32302640  HIT:   32299768  MISS:       2872
cpu0_DTLB RFO       ACCESS:    8163209  HIT:    8158126  MISS:       5083
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.9639 cycles
cpu0_ITLB TOTAL     ACCESS:     798934  HIT:     798827  MISS:        107
cpu0_ITLB LOAD      ACCESS:     798934  HIT:     798827  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.271 cycles
cpu0_L1I TOTAL     ACCESS:      64666  HIT:      64330  MISS:        336
cpu0_L1I LOAD      ACCESS:      64666  HIT:      64330  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.018 cycles
cpu0_STLB TOTAL     ACCESS:       8062  HIT:       7282  MISS:        780
cpu0_STLB LOAD      ACCESS:       2979  HIT:       2812  MISS:        167
cpu0_STLB RFO       ACCESS:       5083  HIT:       4470  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 182.558 cycles
cpu0_L1D TOTAL     ACCESS:   32564831  HIT:   32099104  MISS:     465727
cpu0_L1D LOAD      ACCESS:   28658061  HIT:   28501504  MISS:     156557
cpu0_L1D RFO       ACCESS:    3906001  HIT:    3597016  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        584  MISS:        185
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 359.224 cycles
cpu0_L2C TOTAL     ACCESS:     772292  HIT:     485095  MISS:     287197
cpu0_L2C LOAD      ACCESS:     156893  HIT:     142204  MISS:      14689
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306229  HIT:     306192  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        185  HIT:        168  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 565.024 cycles
LLC TOTAL     ACCESS:     557468  HIT:     330219  MISS:     227249
LLC LOAD      ACCESS:      14689  HIT:      11394  MISS:       3295
LLC RFO       ACCESS:     272306  HIT:     132206  MISS:     140100
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270456  HIT:     186614  MISS:      83842
LLC TRANSLATION ACCESS:         17  HIT:          5  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 687.553 cycles
Insertion Distribution: 
	LOAD 427 4071 96 
	RFO 9921 65583 95339 
	PREF 0 0 0 
	WRITEBACK 0 0 84623 
	 0 18 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1842  ROW_BUFFER_MISS:     141556
 DBUS AVG_CONGESTED_CYCLE:    3.99375
 WQ ROW_BUFFER_HIT:       7436  ROW_BUFFER_MISS:     128753  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.924
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

