#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Dec 10 20:07:53 2021
# Process ID: 32558
# Current directory: /home/raul/CoNGA_22/Addition/PACoGen/add_8_2
# Command line: vivado -mode batch -source vivado.tcl
# Log file: /home/raul/CoNGA_22/Addition/PACoGen/add_8_2/vivado.log
# Journal file: /home/raul/CoNGA_22/Addition/PACoGen/add_8_2/vivado.jou
#-----------------------------------------------------------
source vivado.tcl
# proc dump_statistics {  } {
#   set util_rpt [report_utilization -return_string]
#   set LUTFFPairs 0
#   set SliceRegisters 0
#   set Slice 0
#   set SliceLUTs 0
#   set SliceLUTs1 0
#   set BRAMFIFO36 0
#   set BRAMFIFO18 0
#   set BRAMFIFO36_star 0
#   set BRAMFIFO18_star 0
#   set BRAM18 0
#   set BRAMFIFO 0
#   set BIOB 0
#   set DSPs 0
#   set TotPower 0
#   set design_slack 0
#   set design_req 0
#   set design_delay 0
#   regexp --  {\s*LUT Flip Flop Pairs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore LUTFFPairs
#   regexp --  {\s*Slice Registers\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceRegisters
#   regexp --  {\s*Slice\s*\|\s*([^[:blank:]]+)} $util_rpt ignore Slice
#   regexp --  {\s*Slice LUTs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceLUTs
#   regexp --  {\s*Slice LUTs\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceLUTs1
#   if { [expr {$LUTFFPairs == 0}] } {
#     set LUTFFPairs $SliceLUTs1
#     puts $SliceLUTs1
#   }
#   if { [expr {$SliceLUTs == 0}] } {
#     set SliceLUTs $SliceLUTs1
#   }
#   regexp --  {\s*RAMB36/FIFO36\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO36
#   regexp --  {\s*RAMB18/FIFO18\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO18
#   regexp --  {\s*RAMB36/FIFO\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO36_star
#   regexp --  {\s*RAMB18/FIFO\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO18_star
#   regexp --  {\s*RAMB18\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAM18
#   set BRAMFIFO [expr {(2 *$BRAMFIFO36) + $BRAMFIFO18 + (2*$BRAMFIFO36_star) + $BRAMFIFO18_star + $BRAM18}]
#   regexp --  {\s*Bonded IOB\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BIOB
#   regexp --  {\s*DSPs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore DSPs
#   set power_rpt [report_power -return_string]
#   regexp --  {\s*Total On-Chip Power \(W\)\s*\|\s*([^[:blank:]]+)} $power_rpt ignore TotPower
#   set Timing_Paths [get_timing_paths -max_paths 1 -nworst 1 -setup]
#   if { [expr {$Timing_Paths == ""}] } {
#     set design_slack 0
#     set design_req 0
#   } else {
#     set design_slack [get_property SLACK $Timing_Paths]
#     set design_req [get_property REQUIREMENT  $Timing_Paths]
#   }
#   if { [expr {$design_slack == ""}] } {
#     set design_slack 0
#   }
#   if { [expr {$design_req == ""}] } {
#     set design_req 0
#   }
#   set design_delay [expr {$design_req - $design_slack}]
#   file delete -force HLS_output//Synthesis/vivado_flow/kernel_report.xml 
#   set ofile_report [open HLS_output//Synthesis/vivado_flow/kernel_report.xml w]
#   puts $ofile_report "<?xml version=\"1.0\"?>"
#   puts $ofile_report "<document>"
#   puts $ofile_report "  <application>"
#   puts $ofile_report "    <section stringID=\"XILINX_SYNTHESIS_SUMMARY\">"
#   puts $ofile_report "      <item stringID=\"XILINX_LUT_FLIP_FLOP_PAIRS_USED\" value=\"$LUTFFPairs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE\" value=\"$Slice\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE_REGISTERS\" value=\"$SliceRegisters\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE_LUTS\" value=\"$SliceLUTs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_BLOCK_RAMFIFO\" value=\"$BRAMFIFO\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_IOPIN\" value=\"$BIOB\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_DSPS\" value=\"$DSPs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_POWER\" value=\"$TotPower\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_DESIGN_DELAY\" value=\"$design_delay\"/>"
#   puts $ofile_report "    </section>"
#   puts $ofile_report "  </application>"
#   puts $ofile_report "</document>"
#   close $ofile_report
# };
# set_param general.maxThreads 1
# set outputDir HLS_output//Synthesis/vivado_flow
# file mkdir $outputDir
# create_project kernel -part xc7z020clg484-1 -force
# read_verilog posit_add.v
# set rfile_sdc [open HLS_output//Synthesis/vivado_flow/kernel.sdc r]
# set clk_constraint [regexp -all --  CLK_SRC [read $rfile_sdc [file size HLS_output//Synthesis/vivado_flow/kernel.sdc]]]
# read_xdc HLS_output//Synthesis/vivado_flow/kernel.sdc
# synth_design -mode out_of_context -no_iobuf -top posit_add -part xc7z020clg484-1
Command: synth_design -mode out_of_context -no_iobuf -top posit_add -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32568
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2467.383 ; gain = 0.000 ; free physical = 365 ; free virtual = 25745
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'posit_add' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:2]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:161]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:161]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:161]
INFO: [Synth 8-6157] synthesizing module 'data_extract_v1' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:155]
	Parameter N bound to: 8 - type: integer 
	Parameter es bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:332]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:334]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:334]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:334]
INFO: [Synth 8-6157] synthesizing module 'LOD_N' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:327]
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:353]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
INFO: [Synth 8-6157] synthesizing module 'LOD' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:348]
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:353]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized0' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:348]
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:353]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
INFO: [Synth 8-6157] synthesizing module 'LOD__parameterized1' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:348]
	Parameter N bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:353]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized1' (1#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:348]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:353]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:353]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
INFO: [Synth 8-6155] done synthesizing module 'LOD__parameterized0' (1#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:348]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:353]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:353]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:355]
INFO: [Synth 8-6155] done synthesizing module 'LOD' (1#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:348]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:332]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:334]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:334]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:334]
INFO: [Synth 8-6155] done synthesizing module 'LOD_N' (2#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:327]
INFO: [Synth 8-6157] synthesizing module 'DSR_left_N_S' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:285]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSR_left_N_S' (3#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:285]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:161]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:161]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:161]
INFO: [Synth 8-6155] done synthesizing module 'data_extract_v1' (4#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:155]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:161]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:161]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:161]
INFO: [Synth 8-6157] synthesizing module 'abs_regime' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:252]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'abs_regime' (5#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:252]
INFO: [Synth 8-6157] synthesizing module 'sub_N' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:194]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sub_N_in' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:214]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_N_in' (6#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:214]
INFO: [Synth 8-6155] done synthesizing module 'sub_N' (7#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:194]
INFO: [Synth 8-6157] synthesizing module 'DSR_right_N_S' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:306]
	Parameter N bound to: 8 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSR_right_N_S' (8#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:306]
INFO: [Synth 8-6157] synthesizing module 'add_sub_N' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:230]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'add_N' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:204]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'add_N_in' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:222]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'add_N_in' (9#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:222]
INFO: [Synth 8-6155] done synthesizing module 'add_N' (10#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:204]
INFO: [Synth 8-6157] synthesizing module 'sub_N__parameterized0' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:194]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sub_N_in__parameterized0' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:214]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_N_in__parameterized0' (10#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:214]
INFO: [Synth 8-6155] done synthesizing module 'sub_N__parameterized0' (10#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:194]
INFO: [Synth 8-6155] done synthesizing module 'add_sub_N' (11#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:230]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:332]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:334]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:334]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:334]
INFO: [Synth 8-6157] synthesizing module 'add_1' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:243]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'add_1' (12#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:243]
INFO: [Synth 8-6157] synthesizing module 'reg_exp_op' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:269]
	Parameter es bound to: 2 - type: integer 
	Parameter Bs bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2c' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:262]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_2c' (13#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:262]
INFO: [Synth 8-6155] done synthesizing module 'reg_exp_op' (14#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:269]
INFO: [Synth 8-6157] synthesizing module 'DSR_right_N_S__parameterized0' [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:306]
	Parameter N bound to: 27 - type: integer 
	Parameter S bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSR_right_N_S__parameterized0' (14#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:306]
INFO: [Synth 8-6155] done synthesizing module 'posit_add' (15#1) [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/posit_add.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2467.383 ; gain = 0.000 ; free physical = 243 ; free virtual = 24952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2467.383 ; gain = 0.000 ; free physical = 242 ; free virtual = 24951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2467.383 ; gain = 0.000 ; free physical = 242 ; free virtual = 24951
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2467.383 ; gain = 0.000 ; free physical = 769 ; free virtual = 25479
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/kernel.sdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/kernel.sdc:1]
Finished Parsing XDC File [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/kernel.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.262 ; gain = 0.000 ; free physical = 982 ; free virtual = 25692
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.262 ; gain = 0.000 ; free physical = 982 ; free virtual = 25692
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 1067 ; free virtual = 25769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 1065 ; free virtual = 25769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 1058 ; free virtual = 25768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 1049 ; free virtual = 25759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 18    
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 1023 ; free virtual = 25747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 913 ; free virtual = 25626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 794 ; free virtual = 25508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 798 ; free virtual = 25512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 802 ; free virtual = 25508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 802 ; free virtual = 25508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 794 ; free virtual = 25508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 794 ; free virtual = 25508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 794 ; free virtual = 25508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 794 ; free virtual = 25508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT2   |     2|
|3     |LUT3   |    23|
|4     |LUT4   |    39|
|5     |LUT5   |    49|
|6     |LUT6   |   114|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 2475.262 ; gain = 7.879 ; free physical = 794 ; free virtual = 25508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2475.262 ; gain = 0.000 ; free physical = 850 ; free virtual = 25564
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2475.270 ; gain = 7.879 ; free physical = 850 ; free virtual = 25564
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.270 ; gain = 0.000 ; free physical = 938 ; free virtual = 25652
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/kernel.sdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/kernel.sdc:1]
Finished Parsing XDC File [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/kernel.sdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.230 ; gain = 0.000 ; free physical = 867 ; free virtual = 25581
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fd076c24
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:13 . Memory (MB): peak = 2479.230 ; gain = 11.973 ; free physical = 1098 ; free virtual = 25812
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/kernel.sdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_utilization -file $outputDir/post_synth_util.rpt
# dump_statistics
220
Command: report_power -return_string
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2683.996 ; gain = 0.000 ; free physical = 808 ; free virtual = 25522

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1b860aae3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.996 ; gain = 0.000 ; free physical = 808 ; free virtual = 25522

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b860aae3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 664 ; free virtual = 25378
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 149b536d1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 664 ; free virtual = 25378
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e5f06cb4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 664 ; free virtual = 25378
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e5f06cb4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 664 ; free virtual = 25378
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e5f06cb4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 664 ; free virtual = 25378
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e5f06cb4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 664 ; free virtual = 25378
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 664 ; free virtual = 25378
Ending Logic Optimization Task | Checksum: 15f8eae0a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 664 ; free virtual = 25378

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15f8eae0a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 802 ; free virtual = 25516

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15f8eae0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 802 ; free virtual = 25516

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 802 ; free virtual = 25516
Ending Netlist Obfuscation Task | Checksum: 15f8eae0a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 802 ; free virtual = 25516
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# dump_statistics
220
Command: report_power -return_string
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/kernel.sdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_utilization -file $outputDir/post_opt_design_util.rpt
# place_design -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 767 ; free virtual = 25482
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cbcf3a38

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 767 ; free virtual = 25482
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 767 ; free virtual = 25482

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cbcf3a38

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 799 ; free virtual = 25513

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ce862f0f

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 798 ; free virtual = 25513

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ce862f0f

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 798 ; free virtual = 25513
Phase 1 Placer Initialization | Checksum: ce862f0f

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 798 ; free virtual = 25513

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b51bbab1

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 792 ; free virtual = 25511

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 10e6e700a

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 792 ; free virtual = 25511

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 10e6e700a

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 792 ; free virtual = 25511

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 1, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 2 LUTs, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 792 ; free virtual = 25508

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |              1  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |              1  |                     3  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: fb9c5691

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 792 ; free virtual = 25508
Phase 2.4 Global Placement Core | Checksum: 172c463a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 792 ; free virtual = 25508
Phase 2 Global Placement | Checksum: 172c463a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 792 ; free virtual = 25508

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a8060372

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 792 ; free virtual = 25508

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0b7b11e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 792 ; free virtual = 25508

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24cff1852

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 791 ; free virtual = 25508

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24cff1852

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 791 ; free virtual = 25508

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 177b9db9f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 791 ; free virtual = 25508

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ce5bc850

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 789 ; free virtual = 25506

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1dc2a19da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 789 ; free virtual = 25506

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1dc2a19da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 789 ; free virtual = 25506
Phase 3 Detail Placement | Checksum: 1dc2a19da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 789 ; free virtual = 25506

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/kernel.sdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23acfee4a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.246 | TNS=-76.258 |
Phase 1 Physical Synthesis Initialization | Checksum: 257ec90c0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 789 ; free virtual = 25505
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e7350fbd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 789 ; free virtual = 25505
Phase 4.1.1.1 BUFG Insertion | Checksum: 23acfee4a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 789 ; free virtual = 25505

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.363. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 239f769a3

Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 799 ; free virtual = 25508

Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 799 ; free virtual = 25508
Phase 4.1 Post Commit Optimization | Checksum: 239f769a3

Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 799 ; free virtual = 25508

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 239f769a3

Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 797 ; free virtual = 25511

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 239f769a3

Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 802 ; free virtual = 25511
Phase 4.3 Placer Reporting | Checksum: 239f769a3

Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 802 ; free virtual = 25511

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 802 ; free virtual = 25511

Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 802 ; free virtual = 25511
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 160bffd3c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 802 ; free virtual = 25511
Ending Placer Task | Checksum: c76911db

Time (s): cpu = 00:01:37 ; elapsed = 00:01:38 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 799 ; free virtual = 25511
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:38 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 804 ; free virtual = 25516
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0.5} {
#   puts "Found setup timing violations => running physical optimization"
#   phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.01s |  WALL: 0.01s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 773 ; free virtual = 25485

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.260 | TNS=-54.526 |
Phase 1 Physical Synthesis Initialization | Checksum: 195463661

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 772 ; free virtual = 25485
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.260 | TNS=-54.526 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 195463661

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 772 ; free virtual = 25485

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.260 | TNS=-54.526 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_2_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_2
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[1]_INST_0_i_3_n_0.  Did not re-place instance uut_ediff/s1/out[1]_INST_0_i_3
INFO: [Physopt 32-572] Net uut_ediff/s1/out[1]_INST_0_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[1]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[5]_INST_0_i_3_n_0.  Did not re-place instance uut_ediff/s1/out[5]_INST_0_i_3
INFO: [Physopt 32-572] Net uut_ediff/s1/out[5]_INST_0_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[5]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[5]_INST_0_i_6_n_0.  Did not re-place instance uut_ediff/s1/out[5]_INST_0_i_6
INFO: [Physopt 32-735] Processed net uut_ediff/s1/out[5]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.216 | TNS=-54.326 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_1_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_1
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_11_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_11
INFO: [Physopt 32-735] Processed net uut_ediff/s1/out[6]_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.210 | TNS=-54.284 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[5]_INST_0_i_4_n_0.  Did not re-place instance uut_ediff/s1/out[5]_INST_0_i_4
INFO: [Physopt 32-710] Processed net uut_ediff/s1/out[1]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell uut_ediff/s1/out[1]_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/out[5]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.192 | TNS=-54.208 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[5]_INST_0_i_6_n_0.  Did not re-place instance uut_ediff/s1/out[5]_INST_0_i_6
INFO: [Physopt 32-735] Processed net uut_ediff/s1/out[5]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.170 | TNS=-53.848 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_11_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_11
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[5]_INST_0_i_4_n_0.  Did not re-place instance uut_ediff/s1/out[5]_INST_0_i_4
INFO: [Physopt 32-572] Net uut_ediff/s1/out[5]_INST_0_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[5]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_7_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_7
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_8_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_8
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_30_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_30
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/out[6]_INST_0_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.151 | TNS=-53.554 |
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_25_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_25
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_32_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_32
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_32_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net uut_ediff/s1/in1[7]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in1[7]_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_30
INFO: [Physopt 32-572] Net uut_ediff/s1/in1[7]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in1[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_23_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_23
INFO: [Physopt 32-572] Net uut_ediff/s1/out[7]_INST_0_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_26_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_26
INFO: [Physopt 32-572] Net uut_ediff/s1/out[7]_INST_0_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/c_carry__0_i_6__0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in2[6]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry__0_i_12_n_0.  Did not re-place instance uut_ediff/s1/c_carry__0_i_12
INFO: [Physopt 32-710] Processed net uut_ediff/s1/in2[6]_0[0]. Critical path length was reduced through logic transformation on cell uut_ediff/s1/c_carry__0_i_6__0_comp.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry__0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.136 | TNS=-53.434 |
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_4.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_28
INFO: [Physopt 32-81] Processed net uut_add_sub_N/s11/s1/in1[7]_4. Replicated 1 times.
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/in1[7]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.119 | TNS=-53.332 |
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_4.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_28
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[7]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_48_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_44_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_44
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_13_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_13
INFO: [Physopt 32-710] Processed net uut_ediff/s1/out[7]_INST_0_i_44_n_0. Critical path length was reduced through logic transformation on cell uut_ediff/s1/out[7]_INST_0_i_44_comp.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.110 | TNS=-53.278 |
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/c_sub[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/c_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/S[0].  Did not re-place instance uut_ediff/s1/c_carry_i_6__0
INFO: [Physopt 32-702] Processed net uut_ediff/s1/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_8_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_8
INFO: [Physopt 32-572] Net uut_ediff/s1/c_carry_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.092 | TNS=-53.134 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_10__0_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_10__0
INFO: [Physopt 32-81] Processed net uut_ediff/s1/c_carry_i_10__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_10__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.087 | TNS=-53.094 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_10__0_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_10__0
INFO: [Physopt 32-572] Net uut_ediff/s1/c_carry_i_10__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/diff[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/le[1].  Did not re-place instance uut_ediff/s1/c_carry_i_3__0
INFO: [Physopt 32-702] Processed net uut_ediff/s1/le[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in1[0]_3.  Did not re-place instance uut_ediff/s1/c_carry_i_14
INFO: [Physopt 32-572] Net uut_ediff/s1/in1[0]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in1[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_21_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_21
INFO: [Physopt 32-710] Processed net uut_ediff/s1/in1[0]_3. Critical path length was reduced through logic transformation on cell uut_ediff/s1/c_carry_i_14_comp.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.982 | TNS=-52.254 |
INFO: [Physopt 32-702] Processed net uut_ediff/s1/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_13_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_13
INFO: [Physopt 32-710] Processed net uut_ediff/s1/S[3]. Critical path length was reduced through logic transformation on cell uut_ediff/s1/c_carry_i_3_comp.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.970 | TNS=-52.158 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_10__0_0.  Did not re-place instance uut_ediff/s1/c_carry_i_1
INFO: [Physopt 32-572] Net uut_ediff/s1/c_carry_i_10__0_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_10__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_9_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_9
INFO: [Physopt 32-572] Net uut_ediff/s1/c_carry_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_19__0_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_19__0
INFO: [Physopt 32-572] Net uut_ediff/s1/c_carry_i_19__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_19__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_18__0_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_18__0
INFO: [Physopt 32-572] Net uut_ediff/s1/c_carry_i_18__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_18__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[6]_1.  Did not re-place instance uut_add_sub_N/s11/s1/c_carry_i_13__0
INFO: [Physopt 32-572] Net uut_add_sub_N/s11/s1/in1[6]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[6]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_40_n_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_40
INFO: [Physopt 32-710] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_18_n_0. Critical path length was reduced through logic transformation on cell uut_add_sub_N/s11/s1/out[7]_INST_0_i_18_comp.
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.963 | TNS=-52.102 |
INFO: [Physopt 32-663] Processed net uut_add_sub_N/s11/s1/in2_6_sn_1.  Re-placed instance uut_add_sub_N/s11/s1/c_carry_i_30
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/in2_6_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.909 | TNS=-51.670 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in2[0]_1.  Did not re-place instance uut_ediff/s1/c_carry_i_15__0
INFO: [Physopt 32-572] Net uut_ediff/s1/in2[0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in2[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_31_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_31
INFO: [Physopt 32-710] Processed net uut_ediff/s1/in2[0]_1. Critical path length was reduced through logic transformation on cell uut_ediff/s1/c_carry_i_15__0_comp.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.907 | TNS=-51.654 |
INFO: [Physopt 32-663] Processed net uut_ediff/s1/c_carry_i_31_n_0.  Re-placed instance uut_ediff/s1/c_carry_i_31_comp
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_31_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.887 | TNS=-51.494 |
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in2_6_sn_1.  Did not re-place instance uut_add_sub_N/s11/s1/c_carry_i_30
INFO: [Physopt 32-572] Net uut_add_sub_N/s11/s1/in2_6_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in2_6_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net uut_ediff/s1/in2[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in2[0]_0.  Did not re-place instance uut_ediff/s1/c_carry_i_9__0
INFO: [Physopt 32-710] Processed net uut_add_sub_N/s11/s1/in2_6_sn_1. Critical path length was reduced through logic transformation on cell uut_add_sub_N/s11/s1/c_carry_i_30_comp.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/in2[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.874 | TNS=-51.390 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_25_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_25
INFO: [Physopt 32-572] Net uut_ediff/s1/c_carry_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.873 | TNS=-51.382 |
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net uut_ediff/s1/in1_0_sn_1.  Re-placed instance uut_ediff/s1/c_carry_i_16__0
INFO: [Physopt 32-735] Processed net uut_ediff/s1/in1_0_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.848 | TNS=-51.182 |
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_n_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_14
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_8.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_35
INFO: [Physopt 32-572] Net uut_add_sub_N/s11/s1/in1[7]_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/in1[7]_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.840 | TNS=-51.118 |
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in2[0]_3.  Did not re-place instance uut_add_sub_N/s11/s1/c_carry_i_21__0
INFO: [Physopt 32-710] Processed net uut_add_sub_N/s11/s1/in2_6_sn_1. Critical path length was reduced through logic transformation on cell uut_add_sub_N/s11/s1/c_carry_i_30_comp_1.
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/in2[0]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.816 | TNS=-50.926 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in2[0]_0_repN_1.  Did not re-place instance uut_ediff/s1/c_carry_i_9__0_comp_1
INFO: [Physopt 32-735] Processed net uut_ediff/s1/in2[0]_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.815 | TNS=-50.918 |
INFO: [Physopt 32-663] Processed net uut_ediff/s1/in2_4_sn_1.  Re-placed instance uut_ediff/s1/out[7]_INST_0_i_33
INFO: [Physopt 32-735] Processed net uut_ediff/s1/in2_4_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.807 | TNS=-50.854 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_23__0_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_23__0
INFO: [Physopt 32-710] Processed net uut_ediff/s1/in1[0]_3. Critical path length was reduced through logic transformation on cell uut_ediff/s1/c_carry_i_14_comp_1.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_23__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.785 | TNS=-50.678 |
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_8.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_35
INFO: [Physopt 32-572] Net uut_add_sub_N/s11/s1/in1[7]_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[7]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net uut_add_sub_N/s11/s1/in1[2]_0.  Re-placed instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_5
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/in1[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.782 | TNS=-50.654 |
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.777 | TNS=-50.614 |
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net uut_add_sub_N/s11/s1/in2[6]_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/in2[6]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.775 | TNS=-50.598 |
INFO: [Physopt 32-663] Processed net uut_ediff/s1/in2_6_sn_1.  Re-placed instance uut_ediff/s1/c_carry_i_26
INFO: [Physopt 32-735] Processed net uut_ediff/s1/in2_6_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.769 | TNS=-50.550 |
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in2[6]_0_repN.  Did not re-place instance uut_add_sub_N/s11/s1/c_carry_i_10_replica
INFO: [Physopt 32-572] Net uut_add_sub_N/s11/s1/in2[6]_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in2[6]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_6_n_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_6
INFO: [Physopt 32-710] Processed net uut_add_sub_N/s11/s1/in2[6]_0_repN. Critical path length was reduced through logic transformation on cell uut_add_sub_N/s11/s1/c_carry_i_10_replica_comp.
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.762 | TNS=-50.494 |
INFO: [Physopt 32-663] Processed net uut_ediff/s1/c_carry_i_21_n_0_repN.  Re-placed instance uut_ediff/s1/c_carry_i_21_comp
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_21_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.760 | TNS=-50.478 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_21_n_0_repN.  Did not re-place instance uut_ediff/s1/c_carry_i_21_comp
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_21_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net uut_ediff/s1/in1[0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in1[0]_1.  Did not re-place instance uut_ediff/s1/c_carry_i_12
INFO: [Physopt 32-134] Processed net uut_ediff/s1/in1[0]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net uut_ediff/s1/in1[0]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in1[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in1[6]_0.  Did not re-place instance uut_ediff/s1/c_carry_i_28
INFO: [Physopt 32-572] Net uut_ediff/s1/in1[6]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in1[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_37_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_37
INFO: [Physopt 32-81] Processed net uut_ediff/s1/c_carry_i_37_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.747 | TNS=-50.374 |
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_6_n_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_6
INFO: [Physopt 32-710] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_n_0. Critical path length was reduced through logic transformation on cell uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_comp.
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.740 | TNS=-50.318 |
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_15_n_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_15
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net uut_add_sub_N/s11/s1/in2_2_sn_1. Net driver uut_add_sub_N/s11/s1/out[7]_INST_0_i_37 was replaced.
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/in2_2_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.738 | TNS=-50.302 |
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[2]_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_5
INFO: [Physopt 32-134] Processed net uut_add_sub_N/s11/s1/in1[2]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net uut_add_sub_N/s11/s1/in1[2]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net in1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_1_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_1
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_11_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_11
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[5]_INST_0_i_4_n_0.  Did not re-place instance uut_ediff/s1/out[5]_INST_0_i_4
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[5]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_7_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_7
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_25_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_25
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_32_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_32
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in1[7]_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_30
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in1[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_23_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_23
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_4.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_28
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/in1[7]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.737 | TNS=-50.296 |
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_29
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_48_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_16_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_16
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_23_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_23
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.715 | TNS=-50.164 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_17_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_17
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_19__0_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_19__0
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_19__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_18__0_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_18__0
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_18__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[6]_1.  Did not re-place instance uut_add_sub_N/s11/s1/c_carry_i_13__0
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[6]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_n_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_comp
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_8.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_35
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[7]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[2]_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_5
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net in1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.715 | TNS=-50.164 |
Phase 3 Critical Path Optimization | Checksum: 195463661

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 765 ; free virtual = 25479

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.715 | TNS=-50.164 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_1_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_1
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_11_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_11
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[5]_INST_0_i_4_n_0.  Did not re-place instance uut_ediff/s1/out[5]_INST_0_i_4
INFO: [Physopt 32-572] Net uut_ediff/s1/out[5]_INST_0_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[5]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_7_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_7
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_25_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_25
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_32_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_32
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_32_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net uut_ediff/s1/in1[7]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in1[7]_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_30
INFO: [Physopt 32-572] Net uut_ediff/s1/in1[7]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in1[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_23_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_23
INFO: [Physopt 32-572] Net uut_ediff/s1/out[7]_INST_0_i_23_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_29
INFO: [Physopt 32-572] Net uut_add_sub_N/s11/s1/in1[7]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_48_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net uut_ediff/s1/c_carry_i_16_n_0.  Re-placed instance uut_ediff/s1/c_carry_i_16
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.685 | TNS=-49.992 |
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_8_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_8
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_30_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_30
INFO: [Physopt 32-572] Net uut_ediff/s1/out[6]_INST_0_i_30_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net uut_ediff/s1/in2_7_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in2_7_sn_1.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_10
INFO: [Physopt 32-572] Net uut_ediff/s1/in2_7_sn_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in2_7_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_5.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_7
INFO: [Physopt 32-572] Net uut_add_sub_N/s11/s1/in1[7]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/in1[7]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.684 | TNS=-49.946 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_26_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_26
INFO: [Physopt 32-572] Net uut_ediff/s1/out[7]_INST_0_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/out[7]_INST_0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.669 | TNS=-49.826 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_25_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_25
INFO: [Physopt 32-572] Net uut_ediff/s1/out[7]_INST_0_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/out[7]_INST_0_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.664 | TNS=-49.791 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_25_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_25
INFO: [Physopt 32-572] Net uut_ediff/s1/out[7]_INST_0_i_25_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in1_7_sn_1.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_32
INFO: [Physopt 32-710] Processed net uut_ediff/s1/out[7]_INST_0_i_25_n_0. Critical path length was reduced through logic transformation on cell uut_ediff/s1/out[7]_INST_0_i_25_comp.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/in1_7_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.639 | TNS=-49.458 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_26_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_26
INFO: [Physopt 32-572] Net uut_ediff/s1/out[7]_INST_0_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/out[7]_INST_0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.612 | TNS=-49.242 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_26_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_26
INFO: [Physopt 32-572] Net uut_ediff/s1/out[7]_INST_0_i_26_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/out[7]_INST_0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.591 | TNS=-49.092 |
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/c_sub[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/S[0].  Did not re-place instance uut_ediff/s1/c_carry_i_6__0
INFO: [Physopt 32-702] Processed net uut_ediff/s1/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net uut_ediff/s1/c_carry_i_10__0_n_0.  Re-placed instance uut_ediff/s1/c_carry_i_10__0
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_10__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.570 | TNS=-48.966 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_17_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_17
INFO: [Physopt 32-572] Net uut_ediff/s1/c_carry_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_19__0_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_19__0
INFO: [Physopt 32-710] Processed net uut_ediff/s1/c_carry_i_17_n_0. Critical path length was reduced through logic transformation on cell uut_ediff/s1/c_carry_i_17_comp.
INFO: [Physopt 32-735] Processed net uut_ediff/s1/c_carry_i_19__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.568 | TNS=-48.952 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_8_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_8
INFO: [Physopt 32-572] Net uut_ediff/s1/c_carry_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_18__0_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_18__0
INFO: [Physopt 32-572] Net uut_ediff/s1/c_carry_i_18__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_18__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[6]_1.  Did not re-place instance uut_add_sub_N/s11/s1/c_carry_i_13__0
INFO: [Physopt 32-572] Net uut_add_sub_N/s11/s1/in1[6]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[6]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_n_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_comp
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_8.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_35
INFO: [Physopt 32-572] Net uut_add_sub_N/s11/s1/in1[7]_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[7]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[2]_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_5
INFO: [Physopt 32-134] Processed net uut_add_sub_N/s11/s1/in1[2]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-572] Net uut_add_sub_N/s11/s1/in1[2]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net in1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_1_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_1
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_11_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_11
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[5]_INST_0_i_4_n_0.  Did not re-place instance uut_ediff/s1/out[5]_INST_0_i_4
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[5]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_7_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_7
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_25_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_25
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_32_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_32
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in1[7]_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_30
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in1[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_23_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_23
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_29
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/in1[7]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.544 | TNS=-48.808 |
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_4.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_28
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[7]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_48_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_44_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_44_comp
INFO: [Physopt 32-735] Processed net uut_ediff/s1/out[7]_INST_0_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.520 | TNS=-48.664 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_8_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_8
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[6]_INST_0_i_30_n_0.  Did not re-place instance uut_ediff/s1/out[6]_INST_0_i_30
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[6]_INST_0_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in2_7_sn_1.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_10
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in2_7_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_4_repN.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_28_replica
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/in1[7]_4_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.515 | TNS=-48.520 |
INFO: [Physopt 32-662] Processed net uut_ediff/s1/out[7]_INST_0_i_26_n_0.  Did not re-place instance uut_ediff/s1/out[7]_INST_0_i_26
INFO: [Physopt 32-702] Processed net uut_ediff/s1/out[7]_INST_0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/c_carry__0_i_6__0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in2[6]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry__0_i_17_n_0.  Did not re-place instance uut_ediff/s1/c_carry__0_i_17
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry__0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_17_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_17_comp
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_19__0_n_0_repN.  Did not re-place instance uut_ediff/s1/c_carry_i_19__0_comp
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_19__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/le[1].  Did not re-place instance uut_ediff/s1/c_carry_i_3__0
INFO: [Physopt 32-702] Processed net uut_ediff/s1/le[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in1[0]_3.  Did not re-place instance uut_ediff/s1/c_carry_i_14_comp_1
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in1[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_21_n_0_repN.  Did not re-place instance uut_ediff/s1/c_carry_i_21_comp
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_21_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/in1[0]_1.  Did not re-place instance uut_ediff/s1/c_carry_i_12
INFO: [Physopt 32-702] Processed net uut_ediff/s1/in1[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[6]_0.  Did not re-place instance uut_add_sub_N/s11/s1/c_carry_i_11__0
INFO: [Physopt 32-735] Processed net uut_add_sub_N/s11/s1/in1[6]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.506 | TNS=-48.466 |
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/c_sub[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_10__0_0.  Did not re-place instance uut_ediff/s1/c_carry_i_1
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_10__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_9_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_9
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_19__0_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_19__0
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_19__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_ediff/s1/c_carry_i_18__0_n_0.  Did not re-place instance uut_ediff/s1/c_carry_i_18__0
INFO: [Physopt 32-702] Processed net uut_ediff/s1/c_carry_i_18__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[6]_1.  Did not re-place instance uut_add_sub_N/s11/s1/c_carry_i_13__0
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[6]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_n_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_comp
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/out[7]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[7]_8.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_35
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[7]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net uut_add_sub_N/s11/s1/in1[2]_0.  Did not re-place instance uut_add_sub_N/s11/s1/out[7]_INST_0_i_5
INFO: [Physopt 32-702] Processed net uut_add_sub_N/s11/s1/in1[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net in1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.506 | TNS=-48.466 |
Phase 4 Critical Path Optimization | Checksum: 195463661

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 770 ; free virtual = 25484
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 770 ; free virtual = 25484
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.506 | TNS=-48.466 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.754  |          6.060  |            4  |              0  |                    48  |           0  |           2  |  00:00:21  |
|  Total          |          0.754  |          6.060  |            4  |              0  |                    48  |           0  |           3  |  00:00:21  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 770 ; free virtual = 25484
Ending Physical Synthesis Task | Checksum: 1d505bc83

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 770 ; free virtual = 25484
INFO: [Common 17-83] Releasing license: Implementation
478 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 772 ; free virtual = 25486
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 774 ; free virtual = 25490
INFO: [Common 17-1381] The checkpoint '/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# dump_statistics
0
Command: report_power -return_string
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
Checksum: PlaceDB: 885856c6 ConstDB: 0 ShapeSum: e405513a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "in2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 9ff9f988

Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2807.996 ; gain = 0.000 ; free physical = 354 ; free virtual = 25183
Post Restoration Checksum: NetGraph: 7f5e583d NumContArr: 209ba14b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9ff9f988

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 347 ; free virtual = 25182

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9ff9f988

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 341 ; free virtual = 25178

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9ff9f988

Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 339 ; free virtual = 25178
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1810b9bf6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 311 ; free virtual = 25157
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.059 | TNS=-45.131| WHS=10.840 | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1741fa56b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 311 ; free virtual = 25157

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 234
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 234
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1741fa56b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 311 ; free virtual = 25153
Phase 3 Initial Routing | Checksum: 21148f0a4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 311 ; free virtual = 25150

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 392
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.909 | TNS=-66.895| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 94f829f5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 318 ; free virtual = 25127

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 350
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.997 | TNS=-67.033| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12d469ce8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 332 ; free virtual = 25141
Phase 4 Rip-up And Reroute | Checksum: 12d469ce8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 332 ; free virtual = 25141

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1809d614f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 332 ; free virtual = 25141
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.909 | TNS=-66.895| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 21a20f2e9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 331 ; free virtual = 25141

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21a20f2e9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 331 ; free virtual = 25141
Phase 5 Delay and Skew Optimization | Checksum: 21a20f2e9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 331 ; free virtual = 25141

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 197757e3f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 331 ; free virtual = 25141
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.795 | TNS=-66.080| WHS=10.840 | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 197757e3f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 331 ; free virtual = 25141
Phase 6 Post Hold Fix | Checksum: 197757e3f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 331 ; free virtual = 25141

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 144ef82b9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 331 ; free virtual = 25141
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.795 | TNS=-66.080| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 144ef82b9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 331 ; free virtual = 25141

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0587657 %
  Global Horizontal Routing Utilization  = 0.084094 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 35.1351%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 144ef82b9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 331 ; free virtual = 25141

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 144ef82b9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 330 ; free virtual = 25139

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b8b8bd0a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2821.871 ; gain = 13.875 ; free physical = 330 ; free virtual = 25139

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.871 ; gain = 0.000 ; free physical = 336 ; free virtual = 25146
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.887. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 164bfbe7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2821.871 ; gain = 0.000 ; free physical = 386 ; free virtual = 25180
Phase 11 Incr Placement Change | Checksum: 1b8b8bd0a

Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 387 ; free virtual = 25180

Phase 12 Build RT Design
WARNING: [Route 35-198] Port "in2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: 1c3497c7b

Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 387 ; free virtual = 25180

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 6752d35f

Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 357 ; free virtual = 25150

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 6752d35f

Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 354 ; free virtual = 25147

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 18275e9f6

Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 354 ; free virtual = 25147

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1a82efac6

Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 351 ; free virtual = 25144
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.585 | TNS=-56.036| WHS=10.840 | THS=0.000  |

Phase 13 Router Initialization | Checksum: 1add3894d

Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 351 ; free virtual = 25144

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 1add3894d

Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 352 ; free virtual = 25145
Phase 14 Initial Routing | Checksum: 15cb4992c

Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 352 ; free virtual = 25145

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.095 | TNS=-68.043| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: e0ecbe91

Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 354 ; free virtual = 25147

Phase 15.2 Global Iteration 1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.124 | TNS=-68.435| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 683a59b5

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 343 ; free virtual = 25149
Phase 15 Rip-up And Reroute | Checksum: 683a59b5

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 343 ; free virtual = 25149

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 683a59b5

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 352 ; free virtual = 25147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.095 | TNS=-68.043| WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: d735bdaf

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 349 ; free virtual = 25147

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: d735bdaf

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 349 ; free virtual = 25147
Phase 16 Delay and Skew Optimization | Checksum: d735bdaf

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 349 ; free virtual = 25147

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 49451c05

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 349 ; free virtual = 25147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.886 | TNS=-66.353| WHS=10.840 | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 49451c05

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 349 ; free virtual = 25147
Phase 17 Post Hold Fix | Checksum: 49451c05

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 349 ; free virtual = 25147

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 5bfbc22a

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 349 ; free virtual = 25147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.886 | TNS=-66.353| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 5bfbc22a

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 349 ; free virtual = 25147

Phase 19 Reset Design
INFO: [Route 35-307] 246 nets already restored were skipped.
Phase 19 Reset Design | Checksum: 1b8b8bd0a

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 351 ; free virtual = 25150

Phase 20 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-8.795 | TNS=-66.087| WHS=10.840 | THS=0.000  |

Phase 20 Post Router Timing | Checksum: 268d61fde

Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 351 ; free virtual = 25150
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 428 ; free virtual = 25227
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 32 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 2823.945 ; gain = 15.949 ; free physical = 428 ; free virtual = 25227
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2823.945 ; gain = 0.000 ; free physical = 425 ; free virtual = 25226
INFO: [Common 17-1381] The checkpoint '/home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file HLS_output//Synthesis/vivado_flow/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file HLS_output//Synthesis/vivado_flow/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/raul/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/raul/CoNGA_22/Addition/PACoGen/add_8_2/HLS_output/Synthesis/vivado_flow/post_imp_drc.rpt.
report_drc completed successfully
# report_utilization -file $outputDir/post_route_util.rpt
# dump_statistics
0
Command: report_power -return_string
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# close_design
# close_project
INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 20:12:59 2021...
