{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478896236975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478896237025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 12:30:21 2016 " "Processing started: Fri Nov 11 12:30:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478896237025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1478896237025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1478896237025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1478896240419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1478896240421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "U:/64-bit-Processor/mux32_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896264951 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "U:/64-bit-Processor/mux32_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896264951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896264951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "U:/64-bit-Processor/mux16_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896265036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "U:/64-bit-Processor/mux8_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896265136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "U:/64-bit-Processor/mux4_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896265225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "U:/64-bit-Processor/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896265319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "U:/64-bit-Processor/D_FF.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896265405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_var.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff_var.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_VAR " "Found entity 1: DFF_VAR" {  } { { "DFF_VAR.sv" "" { Text "U:/64-bit-Processor/DFF_VAR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265488 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_VAR_testbench " "Found entity 2: DFF_VAR_testbench" {  } { { "DFF_VAR.sv" "" { Text "U:/64-bit-Processor/DFF_VAR.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896265488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_REG " "Found entity 1: DFF_REG" {  } { { "DFF_REG.sv" "" { Text "U:/64-bit-Processor/DFF_REG.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265578 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_REG_testbench " "Found entity 2: DFF_REG_testbench" {  } { { "DFF_REG.sv" "" { Text "U:/64-bit-Processor/DFF_REG.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896265578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6432_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux6432_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux6432_1 " "Found entity 1: mux6432_1" {  } { { "mux6432_1.sv" "" { Text "U:/64-bit-Processor/mux6432_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265665 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux6432_1_testbench " "Found entity 2: mux6432_1_testbench" {  } { { "mux6432_1.sv" "" { Text "U:/64-bit-Processor/mux6432_1.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896265665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endecoder5_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file endecoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enDecoder5_32 " "Found entity 1: enDecoder5_32" {  } { { "enDecoder5_32.sv" "" { Text "U:/64-bit-Processor/enDecoder5_32.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896265753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endecoder4_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file endecoder4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enDecoder4_16 " "Found entity 1: enDecoder4_16" {  } { { "enDecoder4_16.sv" "" { Text "U:/64-bit-Processor/enDecoder4_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896265858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endecoder2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file endecoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enDecoder2_4 " "Found entity 1: enDecoder2_4" {  } { { "enDecoder2_4.sv" "" { Text "U:/64-bit-Processor/enDecoder2_4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896265954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896265954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endecoder1_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file endecoder1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enDecoder1_2 " "Found entity 1: enDecoder1_2" {  } { { "enDecoder1_2.sv" "" { Text "U:/64-bit-Processor/enDecoder1_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896266051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "U:/64-bit-Processor/full_adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896266145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_slice.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_slice.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Slice " "Found entity 1: Bit_Slice" {  } { { "Bit_Slice.sv" "" { Text "U:/64-bit-Processor/Bit_Slice.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896266237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.sv" "" { Text "U:/64-bit-Processor/or_32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896266326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_16 " "Found entity 1: or_16" {  } { { "or_16.sv" "" { Text "U:/64-bit-Processor/or_16.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896266417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_8 " "Found entity 1: or_8" {  } { { "or_8.sv" "" { Text "U:/64-bit-Processor/or_8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896266517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_4 " "Found entity 1: or_4" {  } { { "or_4.sv" "" { Text "U:/64-bit-Processor/or_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896266608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file zeroflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroFlag " "Found entity 1: ZeroFlag" {  } { { "ZeroFlag.sv" "" { Text "U:/64-bit-Processor/ZeroFlag.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896266696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subs.sv 1 1 " "Found 1 design units, including 1 entities, in source file subs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subs " "Found entity 1: subs" {  } { { "subs.sv" "" { Text "U:/64-bit-Processor/subs.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896266784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "U:/64-bit-Processor/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266877 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "U:/64-bit-Processor/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266877 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "U:/64-bit-Processor/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266877 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "U:/64-bit-Processor/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896266877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "U:/64-bit-Processor/regfile.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266986 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "U:/64-bit-Processor/regfile.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896266986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896266986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "U:/64-bit-Processor/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267089 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "alu.sv" "" { Text "U:/64-bit-Processor/alu.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896267089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "U:/64-bit-Processor/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267180 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "U:/64-bit-Processor/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896267180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "U:/64-bit-Processor/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267265 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "U:/64-bit-Processor/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896267265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.sv(99) " "Verilog HDL warning at Control.sv(99): extended using \"x\" or \"z\"" {  } { { "Control.sv" "" { Text "U:/64-bit-Processor/Control.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1478896267350 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.sv(125) " "Verilog HDL warning at Control.sv(125): extended using \"x\" or \"z\"" {  } { { "Control.sv" "" { Text "U:/64-bit-Processor/Control.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1478896267354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "U:/64-bit-Processor/Control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896267363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "U:/64-bit-Processor/CPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267445 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_testbench " "Found entity 2: CPU_testbench" {  } { { "CPU.sv" "" { Text "U:/64-bit-Processor/CPU.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896267445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.sv" "" { Text "U:/64-bit-Processor/SignExtend.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267535 ""} { "Info" "ISGN_ENTITY_NAME" "2 SignExtend_testbench " "Found entity 2: SignExtend_testbench" {  } { { "SignExtend.sv" "" { Text "U:/64-bit-Processor/SignExtend.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896267535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_2_1 " "Found entity 1: mux5_2_1" {  } { { "mux5_2_1.sv" "" { Text "U:/64-bit-Processor/mux5_2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896267628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64_2_1 " "Found entity 1: mux64_2_1" {  } { { "mux64_2_1.sv" "" { Text "U:/64-bit-Processor/mux64_2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896267712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file calpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calPC " "Found entity 1: calPC" {  } { { "calPC.sv" "" { Text "U:/64-bit-Processor/calPC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478896267853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1478896267853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1478896268762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_VAR DFF_VAR:cp " "Elaborating entity \"DFF_VAR\" for hierarchy \"DFF_VAR:cp\"" {  } { { "CPU.sv" "cp" { Text "U:/64-bit-Processor/CPU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896269041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF DFF_VAR:cp\|D_FF:eachDff\[0\].d1 " "Elaborating entity \"D_FF\" for hierarchy \"DFF_VAR:cp\|D_FF:eachDff\[0\].d1\"" {  } { { "DFF_VAR.sv" "eachDff\[0\].d1" { Text "U:/64-bit-Processor/DFF_VAR.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896269109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 DFF_VAR:cp\|mux2_1:eachDff\[0\].m1 " "Elaborating entity \"mux2_1\" for hierarchy \"DFF_VAR:cp\|mux2_1:eachDff\[0\].m1\"" {  } { { "DFF_VAR.sv" "eachDff\[0\].m1" { Text "U:/64-bit-Processor/DFF_VAR.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896269167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calPC calPC:cal " "Elaborating entity \"calPC\" for hierarchy \"calPC:cal\"" {  } { { "CPU.sv" "cal" { Text "U:/64-bit-Processor/CPU.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896269281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64_2_1 calPC:cal\|mux64_2_1:m0 " "Elaborating entity \"mux64_2_1\" for hierarchy \"calPC:cal\|mux64_2_1:m0\"" {  } { { "calPC.sv" "m0" { Text "U:/64-bit-Processor/calPC.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896269344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter calPC:cal\|shifter:s1 " "Elaborating entity \"shifter\" for hierarchy \"calPC:cal\|shifter:s1\"" {  } { { "calPC.sv" "s1" { Text "U:/64-bit-Processor/calPC.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896269439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu calPC:cal\|alu:add0 " "Elaborating entity \"alu\" for hierarchy \"calPC:cal\|alu:add0\"" {  } { { "calPC.sv" "add0" { Text "U:/64-bit-Processor/calPC.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896269540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 calPC:cal\|alu:add0\|mux8_1:m1 " "Elaborating entity \"mux8_1\" for hierarchy \"calPC:cal\|alu:add0\|mux8_1:m1\"" {  } { { "alu.sv" "m1" { Text "U:/64-bit-Processor/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896269595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 calPC:cal\|alu:add0\|mux8_1:m1\|mux4_1:m1 " "Elaborating entity \"mux4_1\" for hierarchy \"calPC:cal\|alu:add0\|mux8_1:m1\|mux4_1:m1\"" {  } { { "mux8_1.sv" "m1" { Text "U:/64-bit-Processor/mux8_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896269650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Slice calPC:cal\|alu:add0\|Bit_Slice:eachDff\[0\].b1 " "Elaborating entity \"Bit_Slice\" for hierarchy \"calPC:cal\|alu:add0\|Bit_Slice:eachDff\[0\].b1\"" {  } { { "alu.sv" "eachDff\[0\].b1" { Text "U:/64-bit-Processor/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896269708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder calPC:cal\|alu:add0\|Bit_Slice:eachDff\[0\].b1\|full_adder:fa " "Elaborating entity \"full_adder\" for hierarchy \"calPC:cal\|alu:add0\|Bit_Slice:eachDff\[0\].b1\|full_adder:fa\"" {  } { { "Bit_Slice.sv" "fa" { Text "U:/64-bit-Processor/Bit_Slice.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896269760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subs calPC:cal\|alu:add0\|Bit_Slice:eachDff\[0\].b1\|subs:sub " "Elaborating entity \"subs\" for hierarchy \"calPC:cal\|alu:add0\|Bit_Slice:eachDff\[0\].b1\|subs:sub\"" {  } { { "Bit_Slice.sv" "sub" { Text "U:/64-bit-Processor/Bit_Slice.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896269823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroFlag calPC:cal\|alu:add0\|ZeroFlag:z1 " "Elaborating entity \"ZeroFlag\" for hierarchy \"calPC:cal\|alu:add0\|ZeroFlag:z1\"" {  } { { "alu.sv" "z1" { Text "U:/64-bit-Processor/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896271159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1 " "Elaborating entity \"or_32\" for hierarchy \"calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\"" {  } { { "ZeroFlag.sv" "o1" { Text "U:/64-bit-Processor/ZeroFlag.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896271213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_16 calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\|or_16:o1 " "Elaborating entity \"or_16\" for hierarchy \"calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\|or_16:o1\"" {  } { { "or_32.sv" "o1" { Text "U:/64-bit-Processor/or_32.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896271286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8 calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\|or_16:o1\|or_8:o1 " "Elaborating entity \"or_8\" for hierarchy \"calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\|or_16:o1\|or_8:o1\"" {  } { { "or_16.sv" "o1" { Text "U:/64-bit-Processor/or_16.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896271358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4 calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\|or_16:o1\|or_8:o1\|or_4:o1 " "Elaborating entity \"or_4\" for hierarchy \"calPC:cal\|alu:add0\|ZeroFlag:z1\|or_32:o1\|or_16:o1\|or_8:o1\|or_4:o1\"" {  } { { "or_8.sv" "o1" { Text "U:/64-bit-Processor/or_8.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896271426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:ins " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:ins\"" {  } { { "CPU.sv" "ins" { Text "U:/64-bit-Processor/CPU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896272735 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(24) " "Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "U:/64-bit-Processor/instructmem.sv" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1478896272740 "|CPU|instructmem:ins"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 255 instructmem.sv(42) " "Verilog HDL warning at instructmem.sv(42): number of words (7) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instructmem.sv" "" { Text "U:/64-bit-Processor/instructmem.sv" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1478896272760 "|CPU|instructmem:ins"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(43) " "Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark: " {  } { { "instructmem.sv" "" { Text "U:/64-bit-Processor/instructmem.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1478896272760 "|CPU|instructmem:ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instructmem.sv(38) " "Net \"mem.data_a\" at instructmem.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "U:/64-bit-Processor/instructmem.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Design Software" 0 -1 1478896272817 "|CPU|instructmem:ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instructmem.sv(38) " "Net \"mem.waddr_a\" at instructmem.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "U:/64-bit-Processor/instructmem.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Design Software" 0 -1 1478896272817 "|CPU|instructmem:ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instructmem.sv(38) " "Net \"mem.we_a\" at instructmem.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "U:/64-bit-Processor/instructmem.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Design Software" 0 -1 1478896272817 "|CPU|instructmem:ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:c1 " "Elaborating entity \"Control\" for hierarchy \"Control:c1\"" {  } { { "CPU.sv" "c1" { Text "U:/64-bit-Processor/CPU.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896273028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SE " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SE\"" {  } { { "CPU.sv" "SE" { Text "U:/64-bit-Processor/CPU.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896273087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_2_1 mux5_2_1:mRD " "Elaborating entity \"mux5_2_1\" for hierarchy \"mux5_2_1:mRD\"" {  } { { "CPU.sv" "mRD" { Text "U:/64-bit-Processor/CPU.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896273145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:r " "Elaborating entity \"regfile\" for hierarchy \"regfile:r\"" {  } { { "CPU.sv" "r" { Text "U:/64-bit-Processor/CPU.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896273208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enDecoder5_32 regfile:r\|enDecoder5_32:a1 " "Elaborating entity \"enDecoder5_32\" for hierarchy \"regfile:r\|enDecoder5_32:a1\"" {  } { { "regfile.sv" "a1" { Text "U:/64-bit-Processor/regfile.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896273274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enDecoder1_2 regfile:r\|enDecoder5_32:a1\|enDecoder1_2:n1 " "Elaborating entity \"enDecoder1_2\" for hierarchy \"regfile:r\|enDecoder5_32:a1\|enDecoder1_2:n1\"" {  } { { "enDecoder5_32.sv" "n1" { Text "U:/64-bit-Processor/enDecoder5_32.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896273331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enDecoder4_16 regfile:r\|enDecoder5_32:a1\|enDecoder4_16:a1 " "Elaborating entity \"enDecoder4_16\" for hierarchy \"regfile:r\|enDecoder5_32:a1\|enDecoder4_16:a1\"" {  } { { "enDecoder5_32.sv" "a1" { Text "U:/64-bit-Processor/enDecoder5_32.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896273392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enDecoder2_4 regfile:r\|enDecoder5_32:a1\|enDecoder4_16:a1\|enDecoder2_4:n1 " "Elaborating entity \"enDecoder2_4\" for hierarchy \"regfile:r\|enDecoder5_32:a1\|enDecoder4_16:a1\|enDecoder2_4:n1\"" {  } { { "enDecoder4_16.sv" "n1" { Text "U:/64-bit-Processor/enDecoder4_16.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896273469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_REG regfile:r\|DFF_REG:d1 " "Elaborating entity \"DFF_REG\" for hierarchy \"regfile:r\|DFF_REG:d1\"" {  } { { "regfile.sv" "d1" { Text "U:/64-bit-Processor/regfile.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896273563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6432_1 regfile:r\|mux6432_1:m1 " "Elaborating entity \"mux6432_1\" for hierarchy \"regfile:r\|mux6432_1:m1\"" {  } { { "regfile.sv" "m1" { Text "U:/64-bit-Processor/regfile.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896276058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 regfile:r\|mux6432_1:m1\|mux32_1:eachDff\[0\].m " "Elaborating entity \"mux32_1\" for hierarchy \"regfile:r\|mux6432_1:m1\|mux32_1:eachDff\[0\].m\"" {  } { { "mux6432_1.sv" "eachDff\[0\].m" { Text "U:/64-bit-Processor/mux6432_1.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896276155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 regfile:r\|mux6432_1:m1\|mux32_1:eachDff\[0\].m\|mux16_1:m1 " "Elaborating entity \"mux16_1\" for hierarchy \"regfile:r\|mux6432_1:m1\|mux32_1:eachDff\[0\].m\|mux16_1:m1\"" {  } { { "mux32_1.sv" "m1" { Text "U:/64-bit-Processor/mux32_1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1478896276197 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1478896296277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/64-bit-Processor/DE1_SoC.map.smsg " "Generated suppressed messages file U:/64-bit-Processor/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1478896296852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1029 " "Peak virtual memory: 1029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478896298195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 12:31:37 2016 " "Processing ended: Fri Nov 11 12:31:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478896298195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478896298195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478896298195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1478896298195 ""}
