<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="circ_buff_write_128" xd:componentRef="circ_buff_write_128" xd:initiationInterval="x" xd:clockPeriod="3.333" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="*(output)" xd:originalName="output" xd:direction="inout" xd:interfaceRef="m_axi_gmem_out" xd:busTypeRef="aximm" xd:dataWidth="128" xd:bufferDirection="inout"/>
  <xd:arg xd:name="output_V" xd:originalName="output_V" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:aximmInterfaceRef="m_axi_gmem_out" xd:dataWidth="32" xd:offset="0x10" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="fifo" xd:originalName="fifo" xd:direction="in" xd:interfaceRef="stream_in_V" xd:busTypeRef="axis" xd:dataWidth="64"/>
  <xd:arg xd:name="*(reset)" xd:originalName="reset" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:dataWidth="8" xd:offset="0x18" xd:handshakeRef="ap_none"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="1834" xd:FF="1336" xd:BRAM="11" xd:DSP="0"/>
</xd:acceleratorMap>
