// Seed: 1652665209
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    output wire id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10
);
endmodule
module module_1 #(
    parameter id_1 = 32'd5
) (
    input wor id_0,
    input uwire _id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4[1 : id_1],
    output tri id_5,
    input supply1 id_6,
    input tri id_7,
    input wor id_8,
    output supply0 id_9
);
  wire [-1 'b0 : -1 'b0] id_11;
  wire id_12;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_7,
      id_7,
      id_7,
      id_2,
      id_8,
      id_9,
      id_3,
      id_6,
      id_3
  );
endmodule
