Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 18:48:04 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.174        0.000                      0                  852        0.156        0.000                      0                  852        4.500        0.000                       0                   329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.174        0.000                      0                  852        0.156        0.000                      0                  852        4.500        0.000                       0                   329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 4.732ns (48.824%)  route 4.960ns (51.176%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.572     5.156    auto/test_multiply/CLK
    SLICE_X55Y47         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=30, routed)          1.117     6.729    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X56Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.853 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__2/O
                         net (fo=1, routed)           0.454     7.307    auto/test_multiply/alu_unit/multiplyUnit/g0_b2__2_n_0
    SLICE_X57Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.431 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_4/O
                         net (fo=1, routed)           0.590     8.021    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[3]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      3.656    11.677 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[10]
                         net (fo=8, routed)           1.543    13.220    auto/test_multiply/alu_unit/multiplyUnit/out0_n_95
    SLICE_X58Y50         LUT6 (Prop_lut6_I3_O)        0.124    13.344 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_20__0/O
                         net (fo=1, routed)           0.431    13.775    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_20__0_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I5_O)        0.124    13.899 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_5/O
                         net (fo=2, routed)           0.825    14.724    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_5_n_0
    SLICE_X55Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.848 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__0/O
                         net (fo=1, routed)           0.000    14.848    auto/test_multiply/M_track_failure_d
    SLICE_X55Y51         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.443    14.847    auto/test_multiply/CLK
    SLICE_X55Y51         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X55Y51         FDRE (Setup_fdre_C_D)        0.031    15.022    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.324ns  (logic 4.439ns (53.330%)  route 3.885ns (46.670%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.570     5.154    auto/test_shifter/CLK
    SLICE_X49Y44         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  auto/test_shifter/M_current_test_case_register_q_reg[4]/Q
                         net (fo=7, routed)           0.811     6.421    auto/test_shifter/M_current_test_case_register_q_reg[4]_0[4]
    SLICE_X48Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.545 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=45, routed)          0.839     7.384    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.124     7.508 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.195     7.703    auto/M_aluUnit_a[3]
    SLICE_X44Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.283 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.283    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.440 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.403     8.843    auto/test_shifter/CO[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.640 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_3/CO[2]
                         net (fo=2, routed)           0.357     9.997    auto/test_shifter/M_reg_current_out_q_reg[7]_i_3_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.766 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.037 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_3/CO[0]
                         net (fo=2, routed)           0.541    11.578    auto/test_shifter/M_reg_current_out_q_reg[11]_i_3_n_3
    SLICE_X47Y44         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.833    12.411 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.739    13.150    auto/test_shifter/M_reg_current_out_q_reg[15]_i_3_n_5
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.328    13.478 r  auto/test_shifter/M_reg_current_out_q[13]_i_1__1/O
                         net (fo=1, routed)           0.000    13.478    auto/test_shifter/M_reg_current_out_d_reg[13]
    SLICE_X48Y44         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.451    14.856    auto/test_shifter/CLK
    SLICE_X48Y44         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[13]/C
                         clock pessimism              0.276    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)        0.075    15.172    auto/test_shifter/M_reg_current_out_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -13.478    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 4.428ns (53.797%)  route 3.803ns (46.203%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.570     5.154    auto/test_shifter/CLK
    SLICE_X49Y44         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  auto/test_shifter/M_current_test_case_register_q_reg[4]/Q
                         net (fo=7, routed)           0.811     6.421    auto/test_shifter/M_current_test_case_register_q_reg[4]_0[4]
    SLICE_X48Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.545 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=45, routed)          0.839     7.384    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.124     7.508 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.195     7.703    auto/M_aluUnit_a[3]
    SLICE_X44Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.283 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.283    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.440 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.403     8.843    auto/test_shifter/CO[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.640 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_3/CO[2]
                         net (fo=2, routed)           0.357     9.997    auto/test_shifter/M_reg_current_out_q_reg[7]_i_3_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.766 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.037 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_3/CO[0]
                         net (fo=2, routed)           0.541    11.578    auto/test_shifter/M_reg_current_out_q_reg[11]_i_3_n_3
    SLICE_X47Y44         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847    12.425 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.657    13.082    auto/test_shifter/M_reg_current_out_q_reg[15]_i_3_n_6
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.303    13.385 r  auto/test_shifter/M_reg_current_out_q[12]_i_1__1/O
                         net (fo=1, routed)           0.000    13.385    auto/test_shifter/M_reg_current_out_d_reg[12]
    SLICE_X48Y44         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.451    14.856    auto/test_shifter/CLK
    SLICE_X48Y44         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[12]/C
                         clock pessimism              0.276    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)        0.029    15.126    auto/test_shifter/M_reg_current_out_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 4.231ns (51.486%)  route 3.987ns (48.514%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.570     5.154    auto/test_shifter/CLK
    SLICE_X49Y44         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  auto/test_shifter/M_current_test_case_register_q_reg[4]/Q
                         net (fo=7, routed)           0.811     6.421    auto/test_shifter/M_current_test_case_register_q_reg[4]_0[4]
    SLICE_X48Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.545 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=45, routed)          0.839     7.384    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.124     7.508 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.195     7.703    auto/M_aluUnit_a[3]
    SLICE_X44Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.283 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.283    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.440 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.403     8.843    auto/test_shifter/CO[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.640 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_3/CO[2]
                         net (fo=2, routed)           0.357     9.997    auto/test_shifter/M_reg_current_out_q_reg[7]_i_3_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.766 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.037 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_3/CO[0]
                         net (fo=2, routed)           0.541    11.578    auto/test_shifter/M_reg_current_out_q_reg[11]_i_3_n_3
    SLICE_X47Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.407 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.841    13.248    auto/test_shifter/M_reg_current_out_q_reg[15]_i_3_n_0
    SLICE_X48Y44         LUT4 (Prop_lut4_I2_O)        0.124    13.372 r  auto/test_shifter/M_reg_current_out_q[14]_i_1__1/O
                         net (fo=1, routed)           0.000    13.372    auto/test_shifter/M_reg_current_out_d_reg[14]
    SLICE_X48Y44         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.451    14.856    auto/test_shifter/CLK
    SLICE_X48Y44         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[14]/C
                         clock pessimism              0.276    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)        0.031    15.128    auto/test_shifter/M_reg_current_out_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.749ns  (logic 4.374ns (56.445%)  route 3.375ns (43.555%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.662     5.246    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y19          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     9.255 r  manual/aluUnit/multiplyUnit/out0/P[7]
                         net (fo=1, routed)           1.274    10.529    manual/aluUnit/multiplyUnit/out0_n_98
    SLICE_X61Y46         LUT6 (Prop_lut6_I3_O)        0.124    10.653 r  manual/aluUnit/multiplyUnit/M_result_q[7]_i_3/O
                         net (fo=1, routed)           0.473    11.126    manual/aluUnit/multiplyUnit/M_result_q[7]_i_3_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.250 r  manual/aluUnit/multiplyUnit/M_result_q[7]_i_2/O
                         net (fo=2, routed)           0.772    12.022    manual/aluUnit/multiplyUnit/M_result_q[7]_i_2_n_0
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.117    12.139 r  manual/aluUnit/multiplyUnit/M_segs_q[7]_i_1/O
                         net (fo=1, routed)           0.856    12.995    manual/M_segs_d[7]
    SLICE_X59Y45         FDRE                                         r  manual/M_segs_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.518    14.923    manual/CLK
    SLICE_X59Y45         FDRE                                         r  manual/M_segs_q_reg[7]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X59Y45         FDRE (Setup_fdre_C_D)       -0.268    14.879    manual/M_segs_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 auto/test_shifter/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 4.231ns (52.530%)  route 3.823ns (47.470%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.570     5.154    auto/test_shifter/CLK
    SLICE_X49Y44         FDRE                                         r  auto/test_shifter/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  auto/test_shifter/M_current_test_case_register_q_reg[4]/Q
                         net (fo=7, routed)           0.811     6.421    auto/test_shifter/M_current_test_case_register_q_reg[4]_0[4]
    SLICE_X48Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.545 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=45, routed)          0.839     7.384    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I2_O)        0.124     7.508 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.195     7.703    auto/M_aluUnit_a[3]
    SLICE_X44Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.283 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.283    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.440 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.403     8.843    auto/test_shifter/CO[0]
    SLICE_X45Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.640 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_3/CO[2]
                         net (fo=2, routed)           0.357     9.997    auto/test_shifter/M_reg_current_out_q_reg[7]_i_3_n_1
    SLICE_X44Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.766 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.766    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.037 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_3/CO[0]
                         net (fo=2, routed)           0.541    11.578    auto/test_shifter/M_reg_current_out_q_reg[11]_i_3_n_3
    SLICE_X47Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    12.407 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_3/CO[3]
                         net (fo=2, routed)           0.678    13.085    auto/test_shifter/M_reg_current_out_q_reg[15]_i_3_n_0
    SLICE_X46Y44         LUT4 (Prop_lut4_I1_O)        0.124    13.209 r  auto/test_shifter/M_reg_current_out_q[15]_i_1__2/O
                         net (fo=1, routed)           0.000    13.209    auto/test_shifter/M_reg_current_out_d_reg[15]
    SLICE_X46Y44         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.448    14.853    auto/test_shifter/CLK
    SLICE_X46Y44         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X46Y44         FDRE (Setup_fdre_C_D)        0.077    15.154    auto/test_shifter/M_reg_current_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -13.209    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 4.484ns (57.412%)  route 3.326ns (42.588%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.572     5.156    auto/test_multiply/CLK
    SLICE_X55Y47         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=30, routed)          1.117     6.729    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X56Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.853 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__2/O
                         net (fo=1, routed)           0.454     7.307    auto/test_multiply/alu_unit/multiplyUnit/g0_b2__2_n_0
    SLICE_X57Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.431 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_4/O
                         net (fo=1, routed)           0.590     8.021    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[3]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_P[4])
                                                      3.656    11.677 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[4]
                         net (fo=17, routed)          0.695    12.372    auto/test_multiply/alu_unit/multiplyUnit/out0_n_101
    SLICE_X55Y45         LUT2 (Prop_lut2_I1_O)        0.124    12.496 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[4]_i_1__3/O
                         net (fo=1, routed)           0.471    12.967    auto/test_multiply/M_reg_current_out_d_reg[4]
    SLICE_X55Y45         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.452    14.857    auto/test_multiply/CLK
    SLICE_X55Y45         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[4]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X55Y45         FDRE (Setup_fdre_C_D)       -0.067    15.028    auto/test_multiply/M_reg_current_out_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 4.512ns (57.041%)  route 3.398ns (42.959%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.572     5.156    auto/test_multiply/CLK
    SLICE_X55Y47         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=30, routed)          1.117     6.729    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X56Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.853 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__2/O
                         net (fo=1, routed)           0.454     7.307    auto/test_multiply/alu_unit/multiplyUnit/g0_b2__2_n_0
    SLICE_X57Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.431 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_4/O
                         net (fo=1, routed)           0.590     8.021    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[3]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656    11.677 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[2]
                         net (fo=10, routed)          1.238    12.915    auto/test_multiply/alu_unit/multiplyUnit/out0_n_103
    SLICE_X57Y45         LUT2 (Prop_lut2_I1_O)        0.152    13.067 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[2]_i_1__3/O
                         net (fo=1, routed)           0.000    13.067    auto/test_multiply/M_reg_current_out_d_reg[2]
    SLICE_X57Y45         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.453    14.858    auto/test_multiply/CLK
    SLICE_X57Y45         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[2]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X57Y45         FDRE (Setup_fdre_C_D)        0.075    15.157    auto/test_multiply/M_reg_current_out_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -13.067    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 4.512ns (57.165%)  route 3.381ns (42.835%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.572     5.156    auto/test_multiply/CLK
    SLICE_X55Y47         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=30, routed)          1.117     6.729    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X56Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.853 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__2/O
                         net (fo=1, routed)           0.454     7.307    auto/test_multiply/alu_unit/multiplyUnit/g0_b2__2_n_0
    SLICE_X57Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.431 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_4/O
                         net (fo=1, routed)           0.590     8.021    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[3]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_P[5])
                                                      3.656    11.677 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[5]
                         net (fo=15, routed)          1.221    12.897    auto/test_multiply/alu_unit/multiplyUnit/out0_n_100
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.152    13.049 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[5]_i_1__3/O
                         net (fo=1, routed)           0.000    13.049    auto/test_multiply/M_reg_current_out_d_reg[5]
    SLICE_X51Y44         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.452    14.857    auto/test_multiply/CLK
    SLICE_X51Y44         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[5]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X51Y44         FDRE (Setup_fdre_C_D)        0.075    15.156    auto/test_multiply/M_reg_current_out_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -13.049    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 4.484ns (58.026%)  route 3.244ns (41.974%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.572     5.156    auto/test_multiply/CLK
    SLICE_X55Y47         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  auto/test_multiply/M_current_test_case_register_q_reg[0]/Q
                         net (fo=30, routed)          1.117     6.729    auto/test_multiply/alu_unit/multiplyUnit/Q[0]
    SLICE_X56Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.853 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b2__2/O
                         net (fo=1, routed)           0.454     7.307    auto/test_multiply/alu_unit/multiplyUnit/g0_b2__2_n_0
    SLICE_X57Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.431 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_4/O
                         net (fo=1, routed)           0.590     8.021    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_b[3]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[3]_P[1])
                                                      3.656    11.677 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[1]
                         net (fo=22, routed)          0.550    12.227    auto/test_multiply/alu_unit/multiplyUnit/out0_n_104
    SLICE_X55Y46         LUT2 (Prop_lut2_I1_O)        0.124    12.351 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[1]_i_1__3/O
                         net (fo=2, routed)           0.533    12.884    auto/test_multiply/M_reg_current_out_d_reg[1]
    SLICE_X55Y46         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.452    14.857    auto/test_multiply/CLK
    SLICE_X55Y46         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[1]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X55Y46         FDRE (Setup_fdre_C_D)       -0.067    15.028    auto/test_multiply/M_reg_current_out_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                                  2.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.363%)  route 0.336ns (61.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    auto/test_adder/CLK
    SLICE_X50Y49         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  auto/test_adder/M_current_test_case_register_q_reg[3]/Q
                         net (fo=47, routed)          0.336     2.010    auto/test_adder/M_test_adder_current_test_case[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.055 r  auto/test_adder/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.055    auto/test_adder/M_state_d__0_0[1]
    SLICE_X50Y50         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.835     2.025    auto/test_adder/CLK
    SLICE_X50Y50         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.120     1.900    auto/test_adder/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 manual/M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_result_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.227ns (42.788%)  route 0.304ns (57.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.593     1.537    manual/CLK
    SLICE_X59Y50         FDRE                                         r  manual/M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  manual/M_state_q_reg[1]/Q
                         net (fo=54, routed)          0.304     1.968    manual/aluUnit/multiplyUnit/Q[1]
    SLICE_X59Y49         LUT5 (Prop_lut5_I0_O)        0.099     2.067 r  manual/aluUnit/multiplyUnit/M_result_q[14]_i_1/O
                         net (fo=1, routed)           0.000     2.067    manual/aluUnit_n_37
    SLICE_X59Y49         FDRE                                         r  manual/M_result_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.865     2.055    manual/CLK
    SLICE_X59Y49         FDRE                                         r  manual/M_result_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.092     1.901    manual/M_result_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_current_test_case_register_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.227ns (40.499%)  route 0.334ns (59.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.569     1.513    auto/test_multiply/CLK
    SLICE_X57Y48         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  auto/test_multiply/M_current_test_case_register_q_reg[3]/Q
                         net (fo=29, routed)          0.334     1.974    auto/test_multiply/M_current_test_case_register_q_reg[4]_0[3]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.099     2.073 r  auto/test_multiply/M_current_test_case_register_q[4]_i_2__3/O
                         net (fo=1, routed)           0.000     2.073    auto/test_multiply/p_0_in__2[4]
    SLICE_X54Y50         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.835     2.025    auto/test_multiply/CLK
    SLICE_X54Y50         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.120     1.900    auto/test_multiply/M_current_test_case_register_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.444%)  route 0.146ns (43.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    auto/test_adder/CLK
    SLICE_X51Y49         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 f  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=32, routed)          0.146     1.798    auto/test_adder/M_state_q_1[0]
    SLICE_X50Y49         LUT5 (Prop_lut5_I1_O)        0.048     1.846 r  auto/test_adder/M_current_test_case_register_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.846    auto/test_adder/M_current_test_case_register_q[1]_i_1__3_n_0
    SLICE_X50Y49         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.838     2.028    auto/test_adder/CLK
    SLICE_X50Y49         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[1]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.131     1.655    auto/test_adder/M_current_test_case_register_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.051%)  route 0.146ns (43.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    auto/test_adder/CLK
    SLICE_X51Y49         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=32, routed)          0.146     1.798    auto/test_adder/M_state_q_1[0]
    SLICE_X50Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.843 r  auto/test_adder/M_current_test_case_register_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.843    auto/test_adder/M_current_test_case_register_q[0]_i_1__3_n_0
    SLICE_X50Y49         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.838     2.028    auto/test_adder/CLK
    SLICE_X50Y49         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[0]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.120     1.644    auto/test_adder/M_current_test_case_register_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.383%)  route 0.150ns (44.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.567     1.511    auto/test_adder/CLK
    SLICE_X51Y49         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=32, routed)          0.150     1.802    auto/test_adder/M_state_q_1[0]
    SLICE_X50Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.847 r  auto/test_adder/M_current_test_case_register_q[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.847    auto/test_adder/M_current_test_case_register_q[3]_i_1__3_n_0
    SLICE_X50Y49         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.838     2.028    auto/test_adder/CLK
    SLICE_X50Y49         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[3]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.121     1.645    auto/test_adder/M_current_test_case_register_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_speed_through_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.508    buttondetector_gen_0[0].buttondetector/CLK
    SLICE_X55Y55         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q
                         net (fo=1, routed)           0.136     1.785    buttondetector_gen_0[0].buttondetector/M_last_q
    SLICE_X55Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  buttondetector_gen_0[0].buttondetector/M_speed_through_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    auto/test_adder/M_speed_through_q_reg[0]_1
    SLICE_X55Y54         FDRE                                         r  auto/test_adder/M_speed_through_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     2.024    auto/test_adder/CLK
    SLICE_X55Y54         FDRE                                         r  auto/test_adder/M_speed_through_q_reg[0]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X55Y54         FDRE (Hold_fdre_C_D)         0.091     1.615    auto/test_adder/M_speed_through_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.318ns (51.683%)  route 0.297ns (48.317%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.509    auto/test_adder/CLK
    SLICE_X50Y50         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  auto/test_adder/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=32, routed)          0.240     1.913    auto/test_adder/M_state_q_1[1]
    SLICE_X52Y49         LUT3 (Prop_lut3_I0_O)        0.043     1.956 r  auto/test_adder/M_current_test_case_register_q[4]_i_6/O
                         net (fo=1, routed)           0.057     2.013    auto/test_adder/M_current_test_case_register_q[4]_i_6_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.111     2.124 r  auto/test_adder/M_current_test_case_register_q[4]_i_2/O
                         net (fo=1, routed)           0.000     2.124    auto/test_adder/M_current_test_case_register_q[4]_i_2_n_0
    SLICE_X52Y49         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.838     2.028    auto/test_adder/CLK
    SLICE_X52Y49         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.121     1.903    auto/test_adder/M_current_test_case_register_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_tester_function_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.127%)  route 0.129ns (40.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.564     1.508    auto/CLK
    SLICE_X55Y53         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  auto/FSM_sequential_M_tester_function_state_q_reg[2]/Q
                         net (fo=69, routed)          0.129     1.777    auto/M_tester_function_state_q[2]
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  auto/FSM_sequential_M_tester_function_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    auto/FSM_sequential_M_tester_function_state_q[2]_i_1_n_0
    SLICE_X55Y53         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.834     2.024    auto/CLK
    SLICE_X55Y53         FDRE                                         r  auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X55Y53         FDRE (Hold_fdre_C_D)         0.091     1.599    auto/FSM_sequential_M_tester_function_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_current_test_case_register_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.246ns (69.700%)  route 0.107ns (30.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.509    auto/test_compare/CLK
    SLICE_X54Y41         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  auto/test_compare/M_current_test_case_register_q_reg[3]/Q
                         net (fo=16, routed)          0.107     1.764    auto/test_compare/M_current_test_case_register_q_reg[3]_0[2]
    SLICE_X54Y41         LUT6 (Prop_lut6_I3_O)        0.098     1.862 r  auto/test_compare/M_current_test_case_register_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.862    auto/test_compare/p_0_in[4]
    SLICE_X54Y41         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.836     2.026    auto/test_compare/CLK
    SLICE_X54Y41         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[4]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.121     1.630    auto/test_compare/M_current_test_case_register_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y53   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y53   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y53   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y45   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y43   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y45   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y44   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y45   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   auto/test_shifter/M_current_test_case_register_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   auto/test_shifter/M_current_test_case_register_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   auto/test_shifter/M_current_test_case_register_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   auto/test_shifter/M_reg_current_out_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   auto/test_shifter/M_reg_current_out_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   auto/test_shifter/M_reg_current_out_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   auto/test_shifter/M_current_test_case_register_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   auto/test_shifter/M_current_test_case_register_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   auto/test_shifter/M_current_test_case_register_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   auto/test_shifter/M_reg_current_out_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   auto/test_shifter/M_reg_current_out_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   auto/test_shifter/M_reg_current_out_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   auto/test_shifter/M_reg_current_out_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   auto/test_shifter/M_reg_current_out_q_reg[14]/C



