

================================================================
== Vivado HLS Report for 'keccak_absorb_3199'
================================================================
* Date:           Tue Apr  4 22:25:13 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 6.352 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      115|      115| 1.150 ms | 1.150 ms |  115|  115|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      114|      114|        19|          -|          -|     6|    no    |
        | + Loop 1.1  |       16|       16|         2|          -|          -|     8|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %m_offset)" [fips202.c:380]   --->   Operation 6 'read' 'm_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.35ns)   --->   "br label %.preheader" [fips202.c:416]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = phi i3 [ %add_ln416, %load64.1.exit14 ], [ 0, %._crit_edge15.preheader ]" [fips202.c:416]   --->   Operation 9 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i_3 to i64" [fips202.c:416]   --->   Operation 10 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 11 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp eq i3 %i_3, -2" [fips202.c:416]   --->   Operation 12 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.34ns)   --->   "%add_ln416 = add i3 %i_3, 1" [fips202.c:416]   --->   Operation 13 'add' 'add_ln416' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %._crit_edge17, label %0" [fips202.c:416]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3, i3 0)" [fips202.c:417]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:30->fips202.c:417]   --->   Operation 16 'br' <Predicate = (!icmp_ln416)> <Delay = 1.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 17 'ret' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.09>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 18 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%r_0_i2 = phi i64 [ 0, %0 ], [ %r, %2 ]"   --->   Operation 19 'phi' 'r_0_i2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %i_0_i1 to i6" [fips202.c:30->fips202.c:417]   --->   Operation 20 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0_i1, -8" [fips202.c:30->fips202.c:417]   --->   Operation 21 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 22 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.49ns)   --->   "%i = add i4 %i_0_i1, 1" [fips202.c:30->fips202.c:417]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %load64.1.exit14, label %2" [fips202.c:30->fips202.c:417]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.60ns)   --->   "%add_ln31_1 = add i6 %zext_ln30, %shl_ln" [fips202.c:31->fips202.c:417]   --->   Operation 25 'add' 'add_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %add_ln31_1 to i8" [fips202.c:31->fips202.c:417]   --->   Operation 26 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.71ns)   --->   "%add_ln31 = add i8 %m_offset_read, %zext_ln31" [fips202.c:31->fips202.c:417]   --->   Operation 27 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i8 %add_ln31 to i64" [fips202.c:31->fips202.c:417]   --->   Operation 28 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [208 x i8]* %m, i64 0, i64 %zext_ln31_7" [fips202.c:31->fips202.c:417]   --->   Operation 29 'getelementptr' 'm_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:31->fips202.c:417]   --->   Operation 30 'load' 'm_load' <Predicate = (!icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln416" [fips202.c:417]   --->   Operation 31 'getelementptr' 's_addr' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:417]   --->   Operation 32 'load' 's_load' <Predicate = (icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 33 [1/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:31->fips202.c:417]   --->   Operation 33 'load' 'm_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_3 = zext i8 %m_load to i64" [fips202.c:31->fips202.c:417]   --->   Operation 34 'zext' 'zext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31 = trunc i4 %i_0_i1 to i3" [fips202.c:31->fips202.c:417]   --->   Operation 35 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln18 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)" [fips202.c:31->fips202.c:417]   --->   Operation 36 'bitconcatenate' 'shl_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_4 = zext i6 %shl_ln18 to i64" [fips202.c:31->fips202.c:417]   --->   Operation 37 'zext' 'zext_ln31_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln31 = shl i64 %zext_ln31_3, %zext_ln31_4" [fips202.c:31->fips202.c:417]   --->   Operation 38 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %shl_ln31, %r_0_i2" [fips202.c:31->fips202.c:417]   --->   Operation 39 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:30->fips202.c:417]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 6.35>
ST_5 : Operation 41 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:417]   --->   Operation 41 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 42 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %s_load, %r_0_i2" [fips202.c:417]   --->   Operation 42 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (2.77ns)   --->   "store i64 %xor_ln417, i64* %s_addr, align 8" [fips202.c:417]   --->   Operation 43 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:416]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+04ns, clock uncertainty: 1.25e+03ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_3', fips202.c:416) with incoming values : ('add_ln416', fips202.c:416) [8]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fips202.c:30->fips202.c:417) [18]  (1.35 ns)

 <State 3>: 6.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:30->fips202.c:417) [18]  (0 ns)
	'add' operation ('add_ln31_1', fips202.c:31->fips202.c:417) [26]  (1.6 ns)
	'add' operation ('add_ln31', fips202.c:31->fips202.c:417) [28]  (1.72 ns)
	'getelementptr' operation ('m_addr', fips202.c:31->fips202.c:417) [30]  (0 ns)
	'load' operation ('m_load', fips202.c:31->fips202.c:417) on array 'm' [31]  (2.77 ns)

 <State 4>: 5.19ns
The critical path consists of the following:
	'load' operation ('m_load', fips202.c:31->fips202.c:417) on array 'm' [31]  (2.77 ns)
	'shl' operation ('shl_ln31', fips202.c:31->fips202.c:417) [36]  (0 ns)
	'or' operation ('r', fips202.c:31->fips202.c:417) [37]  (2.42 ns)

 <State 5>: 6.35ns
The critical path consists of the following:
	'load' operation ('s_load', fips202.c:417) on array 's' [41]  (2.77 ns)
	'xor' operation ('xor_ln417', fips202.c:417) [42]  (0.808 ns)
	'store' operation ('store_ln417', fips202.c:417) of variable 'xor_ln417', fips202.c:417 on array 's' [43]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
