# SOIC - small outline integrated circuit
#
# This file cointains JEDEC SOIC and JEITA/EIAJ P-SOP (or simplifying SOP) packages with lead space / pitch 1.27 mm (and some 2.54 mm), and maximum height greater than 1.70 mm
#
# Here some definitions of a JEDEC SOIC package (see JEP95 from JEDEC JC-11 committee for more info):
#
# standard  | width                                             | height (max)     | leads (N)                   | PS
# MS-012    | 150 mil (3.81 mm) / 3.75 mm / 3.90 mm (de facto)  | 1.75 mm          | 8, 14, 16                   |
# MS-013    | 300 mil (7.62 mm) / 7.50 mm                       | 2.65 mm          | 8, 14, 16, 18, 20, 24, 28   | has thermal variations
# MO-046    | 200 mil (5.08 mm) / 5.30 mm                       | 1.80 mm          | 14, 16, 20                  |
# MO-059    | 8.4 mm (330 mil)                                  | 2.54 / 3.05 mm   | 24, 28                      |
# MO-099    | 11.2 mm (440 mil)                                 | 3.04 mm          | 28, 32                      |
# MO-119    | 300 mil (7.62 mm)                                 | 2.64 mm          | 24, 28, 32, 36              |
# MO-120    | 350 mil (8.89 mm)                                 | 2.64 mm          | 24, 28, 32, 36              |
# MO-155    | 4.40 mm                                           | 3.00 mm          | 5                           |
# MO-166    | 11.00 mm                                          | 3.60 mm          | 20                          | heat slug / thermal pad on top; see [1]
# MO-175    | 12.60 mm                                          | 3.10 mm          | 44, 48                      |
# MO-180    | 13.30 mm                                          | 2.80 mm          | 44                          | see [1]
# MO-184    | 9.40 mm                                           | 3.70 mm          | 10                          | heat slug / thermal pad on bottom; see [1]
# MO-230    | 11.00 mm                                          | 3.60 mm          | 20                          | heat slug / thermal pad on bottom; see [1]
#
# [1] there are other packages with pitch different from 1.27 mm, please do not add them to this file
#
# For more info about JEITA/EIAJ SOP packages, see ED-7311-19, ED-7311-21**, EDR-7320 and EDR-7326A** standards
# ** packages with top / bottom heat sink (HSOP), but there are also other packages with a pitch smaller than 1.00 mm (HSSOP)
#
# If you are making a new SOP package (from JEITA), do this:
# - name it as 'SOIC-...' for example
# - include 'P-SOP', 'SOP', 'SOP-4', 'SOP-8' and others designators in compatible_mpns,
# - as well put info about JEITA in size_source, example : 'JEITA/EIAJ variation xx-xxx-BBA, ...'


FileHeader:
  library_Suffix: 'SO'
  device_type: 'SOIC' # Use this in each new footprint definition for now, until refactor is completely


##############################################################################
# 2.54 PITCH
##############################################################################

SOP-4_3.8x4.1mm_P2.54mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'http://www.ixysic.com/home/pdfs.nsf/www/CPC1017N.pdf/$file/CPC1017N.pdf'
  body_size_x:
    nominal: 3.8 #rounded to avoid changing the symbol (given as 3.81)
    tolerance: 0.025
  body_size_y:
    nominal: 4.1 #rounded to avoid changing the symbol (givne as 4.089)
    tolerance: 0.025
  overall_height:
    # calculated from (2.03 +/-0.025) + (0.64 +/-0.04)
    nominal: 2.094
    tolerance: 0.047

  overall_size_x:
    nominal: 6.096
    tolerance: 0.102
  lead_width:
    nominal: 0.381
    tolerance: 0 # not given
  lead_len:
    nominal: 0.559
    tolerance: 0.127

  pitch: 2.54
  num_pins_x: 0
  num_pins_y: 2

OnSemi_SOIC-4_751EP:
  # it was previously in bridge_rectifier.yaml file, generates OnSemi_751EP_SOIC-4_3.9x4.725mm_P2.54mm
  device_type: 'SOIC'
  size_source: 'https://www.onsemi.com/pdf/datasheet/mb8s-d.pdf'
  manufacturer: 'OnSemi'
  part_number: '751EP'
  body_size_x:
    minimum: 3.6
    maximum: 4.2
  body_size_y:
    minimum: 4.5
    maximum: 4.95
  overall_height:
    minimum: 2.4
    maximum: 2.9

  overall_size_x:
    # Actually 6.4..7.0mm but modified so it fits the mfr land pattern better!!
    # (because of huuuuuge tolerance of the overall size X)
    nominal: 7.8
  lead_width:
    # Actually 0.43..0.84mm but modified so it fits the mfr land pattern better!!
    # (because of huuuuuge tolerance of the pitch)
    nominal: 1.4
  lead_len:
    # Actually 0.48..1.1mm but modified so it fits the mfr land pattern better!!
    # (because of huuuuuge tolerance of all parameters)
    nominal: 1.3

  pitch: 2.54 # Datasheet: 2.2 .. 2.7
  num_pins_x: 0
  num_pins_y: 2

  compatible_mpns:
    - OnSemi_MB8S
    - OnSemi_SOIC4W

SOIC-4_4.55x3.7mm_P2.54mm:
  device_type: 'SOIC' # temporary
  custom_name_format: 'SOIC-4_4.55x3.7mm_P2.54mm' #does not take into account the excluded pins
  size_source: 'https://toshiba.semicon-storage.com/info/docget.jsp?did=11791&prodName=TLP185'
  body_size_x:
    minimum: 4.4
    nominal: 4.55
    maximum: 4.8
  body_size_y:
    minimum: 3.45
    nominal: 3.7
    maximum: 3.95
  overall_size_x:
    minimum: 6.6
    nominal: 7.0
    maximum: 7.4
  lead_width:
    nominal: 0.4
  lead_len:
    nominal: 0.5
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 3
  hidden_pins: [2, 5]

SO-4_4.4x3.9mm_P2.54mm:
  # it was previously in so.yaml file
  device_type: 'SO' # temporary
  size_source: 'https://toshiba.semicon-storage.com/info/docget.jsp?did=10047&prodName=TLP3123'
  body_size_x:
    nominal: 4.4
    tolerance: 0.25
  body_size_y:
    nominal: 3.9
    tolerance: 0.25
  overall_size_x:
    nominal: 7.0
    tolerance: 0.4
  lead_width:
    nominal: 0.4
    tolerance: 0.1
  lead_len:
    nominal: 0.6
    tolerance: 0.3
  pitch: 2.54
  num_pins_x: 0
  num_pins_y: 2

SOP-4_7.5x4.1mm_P2.54mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'https://www.vishay.com/docs/83515/tclt1000.pdf'
  body_size_x:
    nominal: 7.5
    tolerance: 0.2
  body_size_y:
    maximum: 4.1 # Including protrusion
    nominal: 4.1 # Not given in datasheet, assuming = maximum
  overall_height:
    maximum: 2.3

  overall_size_x:
    # Datasheet: tolerance: +0.3/-0.4
    minimum: 9.8
    nominal: 10.2
    maximum: 10.5
  lead_width:
    nominal: 0.45
    tolerance: 0.10
  lead_len:
    # Datasheet: tolerance: +0.3/-0.4
    minimum: 0.3
    nominal: 0.7
    maximum: 1.0

  pitch: 2.54
  num_pins_x: 0
  num_pins_y: 2

  compatible_mpns:
    - Vishay_TCLT100x

SO-4_7.6x3.6mm_P2.54mm:
  # it was previously in so.yaml file
  # EL101X-G datasheet
  device_type: 'SO' # temporary
  size_source: 'https://everlightamericas.com/index.php?controller=attachment&id_attachment=3535'
  body_size_x:
    nominal: 7.6
    tolerance: 0.2
  body_size_y:
    nominal: 3.6
    tolerance: 0.2
  overall_height:
    maximum: 2.2

  overall_size_x:
    nominal: 10.2
    tolerance: 0.3
  lead_width:
    nominal: 0.40
    tolerance: 0.10
  lead_len:
    # Only minimum given in datasheet.
    # We need to assume that users will use this for other (similar) parts
    # so the pad can't be too small!
    minimum: 0.5
    nominal: 0.7 # Not given, assumption based on Vishay TCLT1000
    maximum: 1.0

  pitch: 2.54
  num_pins_x: 0
  num_pins_y: 2

  compatible_mpns:
    - Everlight_EL101X-G

SSO-8-N7_9.78x6.4mm_P2.54mm:
  # it was previously in sso.yaml file, generates SSO-7-8_6.4x9.78mm_P2.54mm
  device_type: 'SSO' # temporary
  size_source: 'https://b2b-api.panasonic.eu/file_stream/pids/fileversion/2787'
  # New datasheet link, old is broken https://mediap.industry.panasonic.eu/assets/imported/industrial.panasonic.com/ac/cdn/e/control/relay/solid-state/catalog/semi_eng_aqh.pdf#page=5
  body_size_y:
    nominal: 9.78
    tolerance: 0.1
  body_size_x:
    nominal: 6.4
    tolerance: 0.1
  overall_size_x:
    nominal: 9.62 # 7.62 + 1 + 1 +/- 0.1
    tolerance: 0.1
  lead_width:
    nominal: 1.2 # refers to fatter part of the lead, not the 0.5 at the lead ends
    tolerance: 0.1
  lead_len:
    nominal: 1
    tolerance: 0.1 # refers to area that can contact pad
  pitch: 2.54
  num_pins_y: 4
  num_pins_x: 0
  hidden_pins: [7]

SSO-7_6.4x9.7mm_P2.54mm:
  # it was previously in sso.yaml file
  device_type: 'SSO' # temporary
  size_source: 'https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2312161855_BC-BC2213A_C596512.pdf'
  body_size_y:
    nominal: 9.7
    tolerance: 0.2
  body_size_x:
    nominal: 6.4
    tolerance: 0.3
  overall_size_x:
    nominal: 10
    tolerance: 0.3
  lead_width:
    nominal: 1.2
    tolerance: 0.1
  lead_len:
    nominal: 1.3
    tolerance: 0.4
  pitch: 2.54
  num_pins_y: 4
  num_pins_x: 0
  deleted_pins: [7]

SOP-8_6.62x9.15mm_P2.54mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'http://www.ti.com/lit/ds/symlink/iso1050.pdf'
  body_size_x:
    minimum: 6.37
    maximum: 6.87
  body_size_y:
    minimum: 8.75
    maximum: 9.55
  overall_height:
    maximum: 4.85

  overall_size_x:
    minimum: 10.1
    maximum: 10.7
  lead_width:
    minimum: 0.355
    maximum: 0.555
  lead_len:
    minimum: 1.15
    maximum: 1.45

  pitch: 2.54
  num_pins_x: 0
  num_pins_y: 4

SOP-8_6.605x9.655mm_P2.54mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'https://www.onsemi.com/pdf/datasheet/hcpl2631m-d.pdf'
  body_size_x: 6.35 .. 6.86
  body_size_y: 9.40 .. 9.91
  overall_height: 4.19 .. 5.08
  overall_size_x: 8.8 .. 10.30
  lead_width: 1.14 .. 1.78
  lead_len: 0.40 .. 1.15

  pitch: 2.54
  num_pins_x: 0
  num_pins_y: 4


##############################################################################
# 1.27 PITCH
##############################################################################

SOP-4_4.4x2.6mm_P1.27mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'http://www.vishay.com/docs/83510/tcmt1100.pdf'
  body_size_x:
    nominal: 4.4
    tolerance: 0 # only typical size given
  body_size_y:
    nominal: 2.6
    tolerance: 0.2
  overall_height:
    # calculated from (2.0 +/-0.1) + (0.1 +/-0.1)
    nominal: 2.1
    tolerance: 0.14

  overall_size_x:
    nominal: 7
    tolerance: 0.3
  lead_width:
    nominal: 0.4
    tolerance: 0.1
  lead_len:
    nominal: 0.6
    tolerance: [-0.3, 0.2]

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 2

SSOP-4_4.4x2.6mm_P1.27mm:
  # it was previously in ssop.yaml file
  device_type: 'SSOP' # temporary
  size_source: 'https://www.vishay.com/docs/83465/vos618a.pdf'
  body_size_x: 4.2 .. 4.4 .. 4.6
  body_size_y: 2.3 .. 2.6 .. 2.9
  overall_size_x: 6.3 .. 7.0 .. 7.2
  lead_width: 0.3 .. 0.4 .. 0.5
  lead_len: 0.5
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 2

SOIC-4_4.55x2.6mm_P1.27mm:
  device_type: 'SOIC' # temporary
  size_source: 'https://toshiba.semicon-storage.com/info/docget.jsp?did=12884&prodName=TLP291'
  body_size_x:
    minimum: 4.4
    nominal: 4.55
    maximum: 4.8
  body_size_y:
    minimum: 2.45
    nominal: 2.6
    maximum: 2.85
  overall_size_x:
    minimum: 6.6
    nominal: 7.0
    maximum: 7.4
  lead_width:
    minimum: 0.37
    maximum: 0.39
  lead_len:
    nominal: 0.5
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 2

SO-5-6_4.55x3.7mm_P1.27mm:
  # it was previously in so.yaml file
  device_type: 'SO' # temporary
  size_source: 'https://toshiba.semicon-storage.com/us/semiconductor/design-development/package/detail.5pin%20SO6.html'
  body_size_x: 4.55 -0.15 + 0.25
  body_size_y: 3.7 -0.15 + 0.25
  overall_size_x: 7.0 +/-0.4
  lead_width: 0.4
  lead_len:  0.5
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 3
  hidden_pins: [2,]

  pad_to_pad_min_x_overwrite: 5.1
  pad_to_pad_max_x_overwrite: 7.5
  pad_size_y_overwrite: 0.8

  compatible_mpns: ['TLP2310', ]
  additional_tags: ['Toshiba', ]

SOP-8_3.76x4.96mm_P1.27mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'https://ww2.minicircuits.com/case_style/XX211.pdf'
  body_size_x:
    nominal: 3.76 # max (4.14) - tolerance, rounded to 2 digits (+10um)
    tolerance: 0.381
  body_size_y:
    nominal: 4.96 # max (5.33) - tolerance, rounded to 2 digits (+10um)
    tolerance: 0.381
  overall_height:
    maximum: 1.96
  overall_size_x:
    minimum: 5.59
    maximum: 6.35
  lead_width:
    nominal: 0.43
    tolerance: 0.127
  lead_len:
    nominal: 0.76
    tolerance: 0.381
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

SOIC-8_3.9x4.9mm_P1.27mm:
  device_type: 'SOIC' # temporary
  size_source: 'JEDEC MS-012AA, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_8.pdf'
  body_size_x: # from JEDEC
    nominal: 3.9
    tolerance: 0.1
  body_size_y:
    minimum: 4.8
    maximum: 5.0
  overall_height:
    minimum: 1.35
    maximum: 1.75

  overall_size_x: # from JEDEC (agrees with linked datasheet)
    nominal: 6
    tolerance: 0.2
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width: # from JEDEC (agrees with linked datasheet)
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

SOP-8_3.9x4.9mm_P1.27mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'http://www.macronix.com/Lists/Datasheet/Attachments/7534/MX25R3235F,%20Wide%20Range,%2032Mb,%20v1.6.pdf#page=79'
  body_size_x:
    minimum: 3.80
    maximum: 4.00
  body_size_y:
    minimum: 4.77
    maximum: 5.03
  overall_height:
    minimum: 1.45 # not specified, min.A1(0.10) + min.A2(1.35) gives this value
    maximum: 1.75
  overall_size_x:
    minimum: 5.80
    maximum: 6.20
  lead_width:
    minimum: 0.36
    maximum: 0.51
  lead_len:
    minimum: 0.46
    maximum: 0.86
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

SSOP-8_3.9x5.05mm_P1.27mm:
  # it was previously in ssop.yaml file
  device_type: 'SSOP' # temporary
  size_source: 'https://www.fujitsu.com/uk/Images/MB85RS16.pdf'
  # old datasheet: 'http://www.fujitsu.com/ca/en/Images/MB85RS16-DS501-00014-6v0-E.pdf'
  body_size_x:
    minimum: 3.60
    maximum: 4.20
  body_size_y:
    minimum: 4.80
    maximum: 5.30
  overall_size_x:
    minimum: 5.80
    maximum: 6.20
  lead_width:
    minimum: 0.36
    maximum: 0.52
  lead_len:
    minimum: 0.45
    maximum: 0.75
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3.0mm:
  device_type: 'SOIC' # temporary
  size_source: 'https://www.analog.com/media/en/technical-documentation/data-sheets/ada4898-1_4898-2.pdf#page=29'
  body_size_x:
    minimum: 3.8
    nominal: 3.9
    maximum: 4.0
  body_size_y:
    minimum: 4.8
    nominal: 4.9
    maximum: 5.0
  overall_height:
    minimum: 1.25
    maximum: 1.65

  overall_size_x:
    minimum: 5.8
    nominal: 6.0
    maximum: 6.2
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width:
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

  EP_size_x:
    nominal: 2.29
    tolerance: 0 # no tolerance given
  #EP_size_x_overwrite:
  #EP_mask_x:

  EP_size_y:
    nominal: 3.0 # 2.29+2*0.356 = 3.002 rounded to 3.0
    tolerance: 0 # no tolerance given
  #EP_size_y_overwrite:
  #EP_mask_y:

  # EP_paste_coverage: 0.65
  EP_num_paste_pads: [2, 2]

  thermal_vias:
    count: [2, 3]
    drill: 0.2
    # min_annular_ring: 0.15
    paste_via_clearance: 0.1
    EP_num_paste_pads: [2, 2]
    # paste_between_vias: 1
    # paste_rings_outside: 1
    EP_paste_coverage: 0.7
    grid: [1.3, 1]
    # bottom_pad_size:
    paste_avoid_via: False

HSOP-8-1EP_3.9x4.9mm_P1.27mm_EP2.3x2.3mm_ThermalVias:
# it was previously in hsop.yaml file
  device_type: 'HSOP' # temporary
  size_source: 'https://www.st.com/resource/en/datasheet/l7980.pdf'
  body_size_x:
    nominal: 3.9
    tolerance: 0.1
  body_size_y:
    nominal: 4.9
    tolerance: 0.1
  overall_size_x:
    nominal: 6
    tolerance: 0.2
  lead_width:
    minimum: 0.31
    maximum: 0.51
  lead_len:
    minimum: 0.40
    maximum: 1.27
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

  EP_size_x:
    nominal: 2.3
  EP_size_y:
    nominal: 2.3
  EP_num_paste_pads: [2, 2]

  thermal_vias:
    count: [2, 2]
    drill: 0.2
    # min_annular_ring: 0.15
    paste_via_clearance: 0.1
    EP_num_paste_pads: [2, 2]
    # paste_between_vias: 1
    # paste_rings_outside: 1
    EP_paste_coverage: 0.65
    # grid: [1.5, 1.5]
    # bottom_pad_size:
    paste_avoid_via: False

HTSOP-8-1EP_3.9x4.9mm_P1.27mm_EP2.4x3.2mm:
# probably out of standard (width 3.9 mm does not match any TSOP-II standard, which has some some 1.27mm pitch packages),
# and does not match SSOP which has pitch smaller than 1.00 mm, there was no better place to put it,
# it was previously in htsop.yaml file, height = 1.0mm max
  device_type: 'HTSOP'
  size_source: 'https://media.digikey.com/pdf/Data%20Sheets/Rohm%20PDFs/BD9G341EFJ.pdf' # page 23
  body_size_x:
    nominal: 3.9
    tolerance: 0.1
  body_size_y:
    nominal: 4.9
    tolerance: 0.1
  overall_size_x:
    nominal: 6
    tolerance: 0.2
  lead_width:
    nominal: 0.42
    tolerance: [0.04, 0.05]
  lead_len:
    nominal: 0.65
    tolerance: 0.15
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

  EP_size_x: 2.4
  EP_size_y: 3.2
  # EP_paste_coverage: 0.65
  EP_num_paste_pads: [2, 2]
  #heel_reduction: 0.1 #for relatively large EP pads (increase clearance)
  # EP_size_limit_x: 3.6  #for relatively large EP pads (increase clearance)
  # EP_size_limit_y: 3.6  #for relatively large EP pads (increase clearance)

  thermal_vias:
    count: [2, 3]
    drill: 0.2
    # min_annular_ring: 0.15
    paste_via_clearance: 0.1
    EP_num_paste_pads: [2, 2]
    # paste_between_vias: 1
    # paste_rings_outside: 1
    EP_paste_coverage: 0.65
    # grid: [1.5, 1.5]
    # bottom_pad_size:
    paste_avoid_via: False

SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.81mm:
  device_type: 'SOIC' # temporary
  size_source: 'https://www.analog.com/media/en/technical-documentation/data-sheets/ada4898-1_4898-2.pdf#page=29'
  body_size_x:
    minimum: 3.8
    nominal: 3.9
    maximum: 4.0
  body_size_y:
    minimum: 4.8
    nominal: 4.9
    maximum: 5.0
  overall_height:
    minimum: 1.25
    maximum: 1.65

  overall_size_x:
    minimum: 5.8
    nominal: 6.0
    maximum: 6.2
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width:
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

  EP_size_x:
    nominal: 2.41
    tolerance: 0 # no tolerance given
  # EP_size_x_overwrite: 2.41
  #EP_mask_x:

  EP_size_y:
    nominal: 3.81 # 3.098+2*0.356
    tolerance: 0 # no tolerance given
  # EP_size_y_overwrite: 3.1
  #EP_mask_y:

  # EP_paste_coverage: 0.65
  EP_num_paste_pads: [2, 2]

  thermal_vias:
    count: [2, 3]
    drill: 0.2
    # min_annular_ring: 0.15
    paste_via_clearance: 0.1
    EP_num_paste_pads: [2, 2]
    # paste_between_vias: 1
    # paste_rings_outside: 1
    EP_paste_coverage: 0.7
    grid: [1.4, 1.4]
    # bottom_pad_size:
    paste_avoid_via: False

SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.1mm:
  device_type: 'SOIC' # temporary
  size_source: 'http://www.ti.com/lit/ds/symlink/lm5017.pdf#page=31'
  body_size_x:
    minimum: 3.8
    maximum: 4.0
  body_size_y:
    minimum: 4.8
    maximum: 5.0
  overall_height:
    maximum: 1.7

  overall_size_x:
    minimum: 5.8
    maximum: 6.2
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width:
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

  EP_size_x:
    minimum: 2.11
    maximum: 2.71
  EP_size_x_overwrite: 2.95
  EP_mask_x: 2.71

  EP_size_y:
    minimum: 2.8
    maximum: 3.4
  EP_size_y_overwrite: 4.9
  EP_mask_y: 3.4

  # EP_paste_coverage: 0.65
  EP_num_paste_pads: [2, 2]

  thermal_vias:
    count: [2, 4]
    drill: 0.2
    # min_annular_ring: 0.15
    paste_via_clearance: 0.1
    EP_num_paste_pads: [2, 2]
    # paste_between_vias: 1
    # paste_rings_outside: 1
    EP_paste_coverage: 0.7
    grid: [1.3, 1.3]
    # bottom_pad_size:
    paste_avoid_via: False

HSOP-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.1mm_ThermalVias:
# it was previously in hsop.yaml file
  device_type: 'HSOP' # temporary
  size_source: 'https://www.st.com/resource/en/datasheet/l5973d.pdf'
  body_size_x:
    nominal: 3.9
    tolerance: 0.1
  body_size_y:
    nominal: 4.9
    tolerance: 0.1
  overall_size_x:
    nominal: 6
    tolerance: 0.2
  lead_width:
    nominal: 0.42
    tolerance: [0.04, 0.05]
  lead_len:
    nominal: 0.65
    tolerance: 0.15
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

  EP_size_x:
    nominal: 2.41
    tolerance: 0.1
  EP_size_y:
    nominal: 3.1
    tolerance: 0.1
  # EP_paste_coverage: 0.65
  EP_num_paste_pads: [2, 2]
  #heel_reduction: 0.1 #for relatively large EP pads (increase clearance)
  # EP_size_limit_x: 3.6  #for relatively large EP pads (increase clearance)
  # EP_size_limit_y: 3.6  #for relatively large EP pads (increase clearance)

  thermal_vias:
    count: [2, 3]
    drill: 0.2
    # min_annular_ring: 0.15
    paste_via_clearance: 0.1
    EP_num_paste_pads: [2, 2]
    # paste_between_vias: 1
    # paste_rings_outside: 1
    EP_paste_coverage: 0.65
    # grid: [1.5, 1.5]
    # bottom_pad_size:
    paste_avoid_via: False

SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.3mm:
  device_type: 'SOIC' # temporary
  size_source: 'http://www.allegromicro.com/~/media/Files/Datasheets/A4950-Datasheet.ashx#page=8'
  body_size_x:
    nominal: 3.9
    tolerance: 0.1
  body_size_y:
    nominal: 4.9
    tolerance: 0.1
  overall_height:
    maximum: 1.7

  overall_size_x:
    nominal: 6.0
    tolerance: 0.2
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width:
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

  EP_size_x:
    nominal: 2.41
    tolerance: 0 # no tolerance given
  # EP_size_x_overwrite: 2.41
  #EP_mask_x:

  EP_size_y:
    nominal: 3.3
    tolerance: 0 # no tolerance given
  # EP_size_y_overwrite: 3.1
  #EP_mask_y:

  # EP_paste_coverage: 0.65
  EP_num_paste_pads: [2, 2]

  thermal_vias:
    count: [2, 3]
    drill: 0.2
    # min_annular_ring: 0.15
    paste_via_clearance: 0.1
    EP_num_paste_pads: [2, 2]
    # paste_between_vias: 1
    # paste_rings_outside: 1
    EP_paste_coverage: 0.7
    grid: [1.4, 1.2]
    # bottom_pad_size:
    paste_avoid_via: False

SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.514x3.2mm:
  device_type: 'SOIC' # temporary
  size_source: 'https://www.renesas.com/eu/en/www/doc/datasheet/hip2100.pdf#page=13'
  body_size_x:
    minimum: 3.8 # rounded from 3.811
    maximum: 4.0 # rounded from 3.99
  body_size_y:
    minimum: 4.8
    maximum: 5.0 # rounded from 4.98
  overall_height:
    minimum: 1.43
    maximum: 1.68

  overall_size_x:
    minimum: 5.84
    maximum: 6.2
  lead_len:
    minimum: 0.41
    maximum: 0.89
  lead_width:
    minimum: 0.35
    maximum: 0.49

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

  EP_size_x:
    nominal: 2.514 # only maximum given but that is not supported by the script
    tolerance: 0
  # EP_size_x_overwrite:
  #EP_mask_x:

  EP_size_y:
    nominal: 3.2 # only maximum given but that is not supported by the script
    tolerance: 0
  # EP_size_y_overwrite:
  #EP_mask_y:

  # EP_paste_coverage: 0.65
  EP_num_paste_pads: [2, 2]

  thermal_vias:
    count: [2, 3]
    drill: 0.2
    # min_annular_ring: 0.15
    paste_via_clearance: 0.1
    EP_num_paste_pads: [2, 2]
    # paste_between_vias: 1
    # paste_rings_outside: 1
    EP_paste_coverage: 0.7
    grid: [1.4, 1.0]
    # bottom_pad_size:
    paste_avoid_via: False

SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.62x3.51mm:
  device_type: 'SOIC' # temporary
  size_source: 'https://www.monolithicpower.com/en/documentview/productdocument/index/version/2/document_type/Datasheet/lang/en/sku/MP2303A/document_id/494#page=14'
  body_size_x:
    minimum: 3.8
    maximum: 4.0
  body_size_y:
    minimum: 4.8
    maximum: 5.0
  overall_height:
    minimum: 1.3
    maximum: 1.7

  overall_size_x:
    minimum: 5.8
    maximum: 6.2
  lead_len:
    minimum: 0.41
    maximum: 1.27
  lead_width:
    minimum: 0.33
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

  EP_size_x:
    minimum: 2.26
    maximum: 2.56

  EP_size_y:
    minimum: 3.15
    maximum: 3.45

  EP_size_x_overwrite: 2.62
  EP_size_y_overwrite: 3.51

  # EP_paste_coverage: 0.65
  EP_num_paste_pads: [2, 2]

  thermal_vias:
    count: [2, 3]
    drill: 0.2
    # min_annular_ring: 0.15
    paste_via_clearance: 0.1
    EP_num_paste_pads: [2, 2]
    # paste_between_vias: 1
    # paste_rings_outside: 1
    EP_paste_coverage: 0.7
    grid: [1.4, 1.0]
    # bottom_pad_size:
    paste_avoid_via: False

Infineon_PG-DSO-8-27:
  # it was previously in infineon.yaml file, generates 'Infineon_PG-DSO-8-27_3.9x4.9mm_EP2.65x3mm'
  device_type: 'PG-DSO' # temporary
  size_source: 'https://www.infineon.com/cms/en/product/packages/PG-DSO/PG-DSO-8-27'
  manufacturer: Infineon
  custom_name_format: '{man}_PG-DSO-{pincount}-27_{size_x:g}x{size_y:g}mm_EP{ep_size_x:g}x{ep_size_y:g}mm{vias:s}'

  body_size_x: 3.9 +/-0.1
  body_size_y: 4.9 +/-0.1
  overall_height:
    maximum: 1.7

  overall_size_x: 6.0 +/-0.2
  lead_width: 0.41 +/-0.09
  lead_len: 0.64 +/-0.25

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

  EP_size_x: 2.65 +/-0.2
  EP_size_y: 3.0 +/-0.2
  EP_num_paste_pads: [2, 2]

  thermal_vias:
    count: [3, 3]
    drill: 0.2
    # min_annular_ring: 0.15
    paste_via_clearance: 0.1
    EP_num_paste_pads: [2, 2]
    # paste_between_vias: 1
    # paste_rings_outside: 1
    EP_paste_coverage: 0.7
    # grid: [1.3, 1.3]
    # bottom_pad_size:
    paste_avoid_via: False

Texas_R-PDSO-G8_EP2.95x4.9mm_Mask2.4x3.1mm:
  # SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.95x4.9mm_Mask2.4x3.1mm, we should rename it and use compatible_mpns
  # it was previously in hsoic.yaml file
  device_type: 'HSOIC' # temporary
  size_source: 'http://www.ti.com/lit/ds/symlink/lmr14030.pdf#page=28, http://www.ti.com/lit/ml/msoi002j/msoi002j.pdf'
  custom_name_format: 'Texas_R-PDSO-G{pincount}_EP{ep_size_x:g}x{ep_size_y:g}mm_Mask{mask_size_x:g}x{mask_size_y:g}mm{vias:s}'
  body_size_x:
    minimum: 3.8
    maximum: 4
  body_size_y:
    minimum: 4.8
    maximum: 5

  overall_size_x:
    minimum: 5.8
    maximum: 6.2
  lead_width:
    minimum: 0.31
    maximum: 0.51
  lead_len:
    minimum: 0.4
    maximum: 1.27
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

  EP_size_x:
    minimum: 1.65
    maximum: 2.4
  EP_size_x_overwrite: 2.95
  EP_mask_x: 2.4

  EP_size_y:
    minimum: 2.65
    maximum: 3.1
  EP_size_y_overwrite: 4.9
  EP_mask_y: 3.1

  # EP_paste_coverage: 0.65
  EP_num_paste_pads: [2, 3]

  thermal_vias:
    count: [2, 3]
    drill: 0.2
    # min_annular_ring: 0.15
    paste_via_clearance: 0.1
    EP_num_paste_pads: [2, 3]
    # paste_between_vias: 1
    # paste_rings_outside: 1
    EP_paste_coverage: 0.75
    grid: [1.3, 1.3]
    # bottom_pad_size:
    paste_avoid_via: False

SO-8_4.0x5.0mm_P1.27mm:
  # it was previously in so.yaml file
  device_type: 'SO' # temporary
  size_source: 'https://www.nxp.com/docs/en/data-sheet/PCF8523.pdf'
  body_size_x:
    minimum: 3.8
    maximum: 4.0
    # alternatively one can also specify the tolerance instead of minimum and maximum values.
    # If minimum and maximum values are given then the nominal value is optional.
    # It should only be included if it is given in the datasheet.
    # (If it is in the datasheet then it must be included.)
  body_size_y:
    minimum: 4.8
    maximum: 5.0
  overall_size_x:
    minimum: 5.8
    maximum: 6.2
  lead_width:
    minimum: 0.36
    maximum: 0.49
  lead_len:
    minimum: 0.4
    maximum: 1.0
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

Infineon_PG-DSO-8-24:
  # it was previously in infineon.yaml file, generates 'Infineon_PG-DSO-8-24_4x5mm'
  # NOTE: This is a SOIC-8 variant without EP
  device_type: 'PG-DSO' # temporary
  manufacturer: Infineon
  custom_name_format: '{man}_PG-DSO-{pincount}-24_{size_x:g}x{size_y:g}mm'
  size_source: 'https://www.infineon.com/dgdl/Infineon-BSP752R-DS-v01_02-EN.pdf?fileId=db3a304316f112290116f233cbd271e9#page=17'
  body_size_x:
    nominal: 4
    tolerance: [0, -0.2]
  body_size_y:
    nominal: 5
    tolerance: [0, -0.2]
  overall_size_x:
    nominal: 6.0
    tolerance: 0.2

  lead_width:
    nominal: 0.41
    tolerance: [-0.06, +0.1]
  lead_len:
    nominal: 0.64
    tolerance: 0.25
  pitch: 1.27

  num_pins_x: 0
  num_pins_y: 4

SOP-8-1EP_4.57x4.57mm_P1.27mm_EP4.57x4.45mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'https://ww2.minicircuits.com/case_style/XX112.pdf'
  body_size_x:
    nominal: 4.57
    tolerance: 0.254
  body_size_y:
    nominal: 4.57
    tolerance: 0.254
  overall_size_x:
    nominal: 10.16
    tolerance: 0.254
  lead_width:
    nominal: 0.38
    tolerance: 0.254
  lead_len:
    nominal: 1.78
    tolerance: 0.254
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

  EP_size_x:
    nominal: 4.57
    tolerance: 0.254
  EP_size_y:
    # not directly given in datasheet. EP edge coincides with pads. (3*1.27+0.64 = 4.45)
    nominal: 4.45
    tolerance: 0.254
  # EP_paste_coverage: 0.65
  EP_num_paste_pads: [2, 2]
  #heel_reduction: 0.1 #for relatively large EP pads (increase clearance)
  # EP_size_limit_x: 3.6  #for relatively large EP pads (increase clearance)
  # EP_size_limit_y: 3.6  #for relatively large EP pads (increase clearance)

  thermal_vias:
    count: [2, 3]
    drill: 0.51
    # min_annular_ring: 0.15
    paste_via_clearance: 0.1
    EP_num_paste_pads: [2, 2]
    # paste_between_vias: 1
    # paste_rings_outside: 1
    EP_paste_coverage: 0.70
    grid: [2.54, 1.27]
    # bottom_pad_size:
    paste_avoid_via: False

SOIC-8_5.3x5.3mm_P1.27mm:
  device_type: 'SOIC' # temporary
  # formerly SOIC-8W_5.3x5.3mm_P1.27mm, 208 mils width, we are removing 'W' since it does not make sense in this package width
  # it replaces:
  # - SOP-8_5.28x5.23mm_P1.27mm
  # - SOIC-8_5.23x5.23mm_P1.27mm
  # - SOIC-8_5.275x5.275mm_P1.27mm
  # - SOIC-8W_5.3x5.3mm_P1.27mm
  # - SSOP-8_5.25x5.24mm_P1.27mm
  #
  # based on JEITA/EIAJ 08-001-BBA + Atmel/Microchip + others manufacturers
  size_source: 'JEITA/EIAJ ED-7311-19 variation 08-001-BBA and Atmel/Microchip, 208 mils width, https://www.jeita.or.jp/japanese/standard/book/ED-7311-19/#target/page_no=21, https://ww1.microchip.com/downloads/en/DeviceDoc/20005045C.pdf#page=23, https://ww1.microchip.com/downloads/en/DeviceDoc/doc2535.pdf#page=162'
  compatible_mpns:
    - 'P-SOP SOP SOP-8'
    - 'SO SO-8'
    - '8S2'              # Atmel/Microchip, see link above
    - 'S2AE/F'           # Microchip, https://ww1.microchip.com/downloads/aemDocuments/documents/corporate-responsibilty/environmental/material-compliance-documents/8L_SOIC_point208inch_S2AE_F_C0414500A.pdf
    - 'K04-056'          # Microchip, https://ww1.microchip.com/downloads/en/devicedoc/40139e.pdf#page=102
    - 'CASE-751BE'       # Onsemi, https://www.onsemi.com/pdf/datasheet/cat24m01-d.pdf#page=12
    - 'SO8W'             # Micron, https://www.mouser.de/datasheet/2/671/M25PX32-1282938.pdf#page=59
    - '8-Pin-SOIC'       # Winbond, https://www.winbond.com/resource-files/w25q32jv%20revg%2003272018%20plus.pdf#page=68
    - 'PSA'              # Texas, https://www.ti.com/lit/ml/mpds329/mpds329.pdf, https://www.ti.com/lit/ds/symlink/amc1203.pdf#page=29
    - 'W8-2 W8-4 W8MS-1' # Maxim/Analog, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic/21-0262.pdf
    - 'FPT-8P-M08'       # Fujitsu, https://www.fujitsu.com/us/Images/MB85RS2MT-DS501-00023-5v0-E.pdf
  body_size_x: 5.15 .. 5.30 .. 5.40 # 5.30mm from JEITA
  body_size_y: 5.15 .. 5.30 .. 5.40 # 5.30mm nominal is good for all manufacturers sources used here, but "out of the standard" in JEITA, same value of old SOIC-8W
  overall_size_x: 7.70 .. 7.80 .. 8.10 # minimum / maximum from manufacturers, nominal from JEITA; Fujitsu FPT-8P-M08 says 8.25 mm maximum here, but this is an extreme case for an obsolete part
  overall_height: 1.75 .. 2.16 # JEITA is 2.15mm, manufacturers use 2.16mm
  lead_width: 0.35 .. 0.55  # JEITA bp
  lead_len: 0.45 .. 0.85 # JEITA Lp minimum value .. Atmel '8S2' L maximum value
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

#SOP-8_5.28x5.23mm_P1.27mm:
#  # originaly it was in sop.yaml
#  # old link, 'http://www.macronix.com/Lists/Datasheet/Attachments/7534/MX25R3235F,%20Wide%20Range,%2032Mb,%20v1.6.pdf#page=80'
#  # they call SOP-8, 'official name - 209MIL' which is = 5.308mm
#  # second source, https://www.macronix.com/Lists/ApplicationNote/Attachments/1886/AN182V1-209mil%208-SOP%20and%206x5mm%208-WSON%20Dual%20Layout%20Guide.pdf
#  size_source: 'https://web.archive.org/web/20190226212332/http://www.macronix.com/Lists/Datasheet/Attachments/7534/MX25R3235F,%20Wide%20Range,%2032Mb,%20v1.6.pdf#page=80'
#  body_size_x: 5.18 .. 5.28 .. 5.38
#  body_size_y: 5.13 .. 5.23 .. 5.33
#  overall_height: 1.75 .. 1.95 .. 2.16
#  overall_size_x: 7.70 .. 7.90 .. 8.10
#  lead_width: 0.36 .. 0.41 .. 0.51
#  lead_len: 0.50 .. 0.65 .. 0.80

#SOP-8_5.29x5.24mm_P1.27mm:
#  # this one is just for reference (never existed in the library),
#  # many ATtiny in lib use Package_SO:SOIC-8W_5.3x5.3mm_P1.27mm, manually created, its source is https://ww1.microchip.com/downloads/en/PackagingSpec/00000049BQ.pdf#page=174
#  # but then on their datasheet you can find Atmel 8S2 package, 208 mils == 5.283 mm
#  size_source: 'https://ww1.microchip.com/downloads/en/DeviceDoc/doc2535.pdf#page=162'
#  # other source that mentions '8S2', here it's 210 mils == 5.334 mm and has different measures, older? https://datasheet.octopart.com/AT86RF233-ZU-Atmel-datasheet-22122754.pdf#page=27
#  compatible_mpns:
#    - '8S2'
#  body_size_x: 5.18 .. 5.40
#  body_size_y: 5.13 .. 5.35
#  overall_height: 1.70 .. 2.16
#  overall_size_x: 7.70 .. 8.26
#  lead_width: 0.35 .. 0.48
#  lead_len: 0.51 .. 0.85

#SOIC-8_5.28x5.28mm_P1.27mm:
#  # formerly SOIC-8_5.23x5.23mm_P1.27mm (it was using E1 and D1 by mistake in name), replaced by/see: SOIC-8_5.3x5.3mm_P1.27mm
#  size_source: 'http://www.winbond.com/resource-files/w25q32jv%20revg%2003272018%20plus.pdf#page=68'
#  body_size_x: 5.18 .. 5.28 .. 5.38 # E
#  body_size_y: 5.18 .. 5.28 .. 5.38 # D
#  overall_height: 1.75 .. 1.95 .. 2.16
#  overall_size_x: 7.7 .. 7.9 .. 8.1
#  lead_len: 0.5 .. 0.65 .. 0.8
#  lead_width: 0.35 .. 0.42 .. 0.48

#SOIC-8_5.275x5.275mm_P1.27mm:
#  # replaced by/see: SOIC-8_5.3x5.3mm_P1.27mm
#  size_source: 'http://ww1.microchip.com/downloads/en/DeviceDoc/20005045C.pdf#page=23'
#  body_size_x: 5.15 .. 5.4
#  body_size_y: 5.15 .. 5.4
#  overall_size_x: 7.7 .. 8.1
#  overall_height: 1.75 .. 2.16
#  lead_width: 0.35 .. 0.5
#  lead_len: 0.5 .. 0.8

#SSOP-8_5.25x5.24mm_P1.27mm:
# it was previously in ssop.yaml file, replaced by/see: SOIC-8_5.3x5.3mm_P1.27mm
#  size_source: 'http://www.fujitsu.com/ca/en/Images/MB85RS2MT-DS501-00023-1v0-E.pdf'
#  body_size_x: 5.20 .. 5.30
#  body_size_y: 5.14 .. 5.34
#  overall_size_x: 7.70 .. 8.25
#  lead_width: 0.38 .. 0.48
#  lead_len: 0.55 .. 0.85

SOIC-8_5.3x6.2mm_P1.27mm:
  device_type: 'SOIC' # temporary
  # formerly SO-8_5.3x6.2mm_P1.27mm
  # similar to JEITA/EIAJ 08-001-BBA, which is E=5.30mm, D=6.10mm, A=2.15mm
  # see https://www.ti.com/packaging/docs/searchtipackages.tsp?packageName=SO, they call this package SOP
  size_source: 'Texas Instruments (based on JEITA/EIAJ 08-001-BBA), 208 mils width, https://www.ti.com/lit/ml/msop001a/msop001a.pdf'
  compatible_mpns:
    - 'P-SOP SOP SOP-8'
    - 'SO SO-8'
    - 'PS' # Texas, https://www.ti.com/lit/ds/symlink/lm2904.pdf#page=61
  body_size_x: 5.00 .. 5.60
  body_size_y: 5.90 .. 6.50
  overall_height: 2.00
  overall_size_x: 7.40 .. 8.20
  lead_width: 0.35 .. 0.51
  lead_len: 0.55 .. 0.95 # JEITA Lp is maximum 0.75
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

SOIC-8_7.5x5.85mm_P1.27mm:
  device_type: 'SOIC' # temporary
  size_source: 'http://www.ti.com/lit/ml/mpds382b/mpds382b.pdf'
  body_size_x:
    minimum: 7.4
    maximum: 7.6
  body_size_y:
    minimum: 5.75
    maximum: 5.95
  overall_height:
    maximum: 2.8
  overall_size_x:
    nominal: 11.5
    tolerance: 0.25
  lead_len:
    minimum: 0.5
    maximum: 1.0
  lead_width:
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

Infineon_PG-DSO-8-59:
  # it was previously in infineon.yaml file, generates 'Infineon_PG-DSO-8-59_7.5x6.3mm'
  device_type: 'PG-DSO' # temporary
  size_source: 'https://www.infineon.com/dgdl/Infineon-1EDCxxI12AH-DS-v02_00-EN.pdf'
  manufacturer: Infineon
  custom_name_format: '{man}_PG-DSO-{pincount}-59_{size_x:g}x{size_y:g}mm'

  body_size_x:
    minimum: 7.4
    maximum: 7.6
  body_size_y:
    minimum: 6.2
    maximum: 6.4
  overall_height:
    maximum: 2.65

  overall_size_x:
    minimum: 10.0
    maximum: 10.6
  lead_width:
    minimum: 0.3
    maximum: 0.5
  lead_len:
    minimum: 0.5
    maximum: 0.9

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 4

SO-14_3.9x8.65mm_P1.27mm:
  # it was previously in so.yaml file
  device_type: 'SO' # temporary
  size_source: 'https://www.st.com/resource/en/datasheet/l6491.pdf'
  body_size_x: 3.80 .. 4.00
  body_size_y: 8.55 .. 8.75
  overall_height: 1.75
  overall_size_x: 5.80 .. 6.20
  lead_width: 0.33 .. 0.51
  lead_len: 0.4 .. 1.27
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 7

SOIC-14_3.9x8.7mm_P1.27mm:
  device_type: 'SOIC' # temporary
  #round to two significant digits to comply with old name
  custom_name_format: SOIC-{pincount}_{size_x:.2g}x{size_y:.2g}mm_P{pitch:g}mm
  size_source: 'JEDEC MS-012AB, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_14.pdf'
  body_size_x: # from JEDEC
    nominal: 3.9
    tolerance: 0.1
  body_size_y:
    minimum: 8.55
    maximum: 8.75
  overall_height:
    maximum: 1.75

  overall_size_x: # from JEDEC (agrees with linked datasheet)
    nominal: 6
    tolerance: 0.2
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width: # from JEDEC (agrees with linked datasheet)
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 7

SO-14_5.3x10.2mm_P1.27mm:
  # it was previously in so.yaml file
  device_type: 'SO' # temporary
  size_source: 'https://www.ti.com/lit/ml/msop002a/msop002a.pdf'
  body_size_x: 5.00 .. 5.60
  body_size_y: 9.90 .. 10.50
  overall_height: 2.00
  overall_size_x: 7.40 .. 8.20
  lead_width: 0.35 .. 0.51
  lead_len: 0.55 .. 1.05
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 7

SOIC-14W_7.5x9.0mm_P1.27mm:
  device_type: 'SOIC' # temporary
  custom_name_format: SOIC-{pincount}W_{size_x:g}x{size_y:g}mm_P{pitch:g}mm
  size_source: 'JEDEC MS-013AF, https://www.analog.com/media/en/package-pcb-resources/package/54614177245586rw_14.pdf'
  body_size_x: # from JEDEC (agrees with linked datasheet)
    nominal: 7.5
    tolerance: 0.1
  body_size_y:
    minimum: 8.8
    maximum: 9.2
  overall_height:
    minimum: 2.35
    maximum: 2.65

  overall_size_x: # from JEDEC
    nominal: 10.3
    tolerance: 0.33
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width: # from JEDEC (agrees with linked datasheet)
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 7

SOIC-16_3.9x9.9mm_P1.27mm:
  device_type: 'SOIC' # temporary
  size_source: 'JEDEC MS-012, variation AC, https://www.jedec.org/document_search?search_api_views_fulltext=MS-012, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_16.pdf'
  compatible_mpns:
    - '16-pin-NSOP'   # https://www.holtek.com/webapi/116711/HT42B534-xv120.pdf#page=15
    - 'R-16'          # https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_16.pdf
    - 'R-16-S'        # https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic-narrow-sensor/R-16-S.pdf
    - 'D0016A'        # https://www.ti.com/lit/ml/mpds432a/mpds432a.pdf
    - 'M2B'           # https://ww1.microchip.com/downloads/aemDocuments/documents/package-outline-drawings/c04-21317a.pdf
    - 'SO16 SOT109-1' # https://www.nxp.com/docs/en/package-information/SOT109-1.pdf
    - '751B'          # https://www.onsemi.com/download/package-drawing/pdf/751b.pdf
    - 'SOIC_N'        # '_N' stands for narrow, used by some manufacturers
  additional_tags:
    - 'narrow'
  body_size_x: 3.90 +/- 0.10 # JEDEC + tolerance from Analog Devices
  body_size_y: 9.90 +/- 0.10
  overall_height:
    maximum: 1.75

  overall_size_x: 6.00 +/- 0.20 # JEDEC + tolerance from Analog Devices
  lead_len: 0.835 +/- 0.435 # the same as 0.40 .. 1.27
  lead_width: 0.31 .. 0.51 # from JEDEC (agrees with linked datasheet)

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 8

SO-16_3.9x9.9mm_P1.27mm:
  # it was previously in so.yaml file
  device_type: 'SO' # temporary
  size_source: 'https://www.nxp.com/docs/en/package-information/SOT109-1.pdf'
  body_size_x: 3.8 .. 3.9 .. 4.0
  body_size_y: 9.8 .. 9.9 .. 10.0
  overall_height: 1.75
  overall_size_x: 5.8 .. 6.2
  lead_width: 0.36 .. 0.49
  lead_len: 0.4 .. 1.0
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 8
  compatible_mpns:
    - "SOT109-1"

STC_SOP-16_3.9x9.9mm_P1.27mm:
  # it was previously in sop.yaml file
  # it can be JEDEC MS-012 (max height match, but not lead length)
  # and also JEITA 16-001-ABA (but max height = 2.00 there; lead length match better here)
  device_type: 'SOP' # temporary
  size_source: 'https://www.stcmicro.com/datasheet/STC15F2K60S2-en.pdf#page=156'
  manufacturer: 'STC'
  body_size_x: # E1
    minimum: 3.80
    nominal: 3.90
    maximum: 4.00
  body_size_y: # D
    minimum: 9.80
    nominal: 9.90
    maximum: 10.00
  overall_height: # A
    minimum: 1.35
    nominal: 1.60
    maximum: 1.75
  overall_size_x: # E
    minimum: 5.80
    nominal: 6.00
    maximum: 6.20
  lead_len: # L
    minimum: 0.45
    nominal: 0.60
    maximum: 0.80
  lead_width: # b
    minimum: 0.35
    nominal: 0.40
    maximum: 0.45

  pitch: 1.27 # e
  num_pins_x: 0
  num_pins_y: 8

SOP-16_3.9x9.9mm_P1.27mm:
  # it was previously in sop.yaml file
  # probably JEDEC MS-012, should be SOIC, see lead length (it's 0.835 +/- 0.435 mm), JEITA is tighter (0.45 .. 0.75mm)
  # height also does not match, in JEITA 16-001-ABA it's max 2.00mm
  device_type: 'SOP' # temporary
  size_source: 'https://www.diodes.com/assets/Datasheets/PAM8403.pdf'
  body_size_x: # E1
    minimum: 3.80
    maximum: 4.00
  body_size_y: # D
    minimum: 9.80
    maximum: 10.00
  overall_height: # A
    minimum: 1.35
    maximum: 1.75
  overall_size_x: # E
    minimum: 5.80
    maximum: 6.30
  lead_len: # L
    minimum: 0.40
    maximum: 1.27
  lead_width: # b
    minimum: 0.33
    maximum: 0.51

  pitch: 1.27 # e
  num_pins_x: 0
  num_pins_y: 8

SOP-16_4.4x10.4mm_P1.27mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'https://www.vishay.com/docs/83513/tcmd1000.pdf'
  body_size_x:
    nominal: 4.40
    tolerance: 0.20
  body_size_y:
    nominal: 10.4
  overall_height:
    nominal: 2.1
  overall_size_x:
    minimum: 6.6
    nominal: 7
    maximum: 7.3
  lead_len:
    minimum: 0.30
    nominal: 0.70
    maximum: 1.00
  lead_width:
    nominal: 0.45
    tolerance: 0.10

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 8

SOP-16_4.55x10.3mm_P1.27mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'https://toshiba.semicon-storage.com/info/docget.jsp?did=12855&prodName=TLP290-4'
  body_size_x:
    nominal: 4.55
    tolerance: [-0.15, 0.25]
  body_size_y:
    nominal: 10.3
    tolerance: [-0.15, 0.25]
  overall_height:
    nominal: 2.1
    tolerance: 0.14

  overall_size_x:
    nominal: 7
    tolerance: 0.4
  lead_width:
    nominal: 0.4
    tolerance: 0.1
  lead_len:
    minimum: 0.5
    maximum: 0.5
    # Only minimum given in the datasheet.
    # With 0 tolerance we already get longer pads than suggested by the datasheet -> should be ok

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 8

SOIC-16_4.55x10.3mm_P1.27mm:
  device_type: 'SOIC' # temporary
  size_source: 'https://toshiba.semicon-storage.com/info/docget.jsp?did=12858&prodName=TLP291-4'
  body_size_x:
    minimum: 4.4
    nominal: 4.55
    maximum: 4.8
  body_size_y:
    minimum: 10.15
    nominal: 10.3
    maximum: 10.55
  overall_size_x:
    minimum: 6.6
    nominal: 7.0
    maximum: 7.4
  lead_width:
    minimum: 0.39
    maximum: 0.41
  lead_len:
    nominal: 0.5
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 8

SOIC-16W_5.3x10.2mm_P1.27mm:
  device_type: 'SOIC' # temporary
  custom_name_format: SOIC-{pincount}W_{size_x:g}x{size_y:g}mm_P{pitch:g}mm
  # NOTE: Part: AM26LV32INS: https://www.ti.com/lit/ds/symlink/am26lv32.pdf
  # (same drawing as size_source)
  size_source: 'http://www.ti.com/lit/ml/msop002a/msop002a.pdf'
  body_size_x: # from JEDEC (agrees with linked datasheet)
    minimum: 5.0
    maximum: 5.6
  body_size_y:
    minimum: 9.9
    maximum: 10.5
  overall_height: # Datasheet only specifies maximum
    nominal: 2.0
    maximum: 2.0
  overall_size_x:
    minimum: 7.4
    maximum: 8.2
  lead_len:
    minimum: 1.05 # From overall_size_x[min] - body_size_x[nominal]
    maximum: 1.45 # From overall_size_x[max] - body_size_x[nominal]
  lead_width:
    minimum: 0.35
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 8

  compatible_mpns:
    - Texas_NS
    - Texas_NS0016A

SO-16_5.3x10.2mm_P1.27mm:
  # it was previously in so.yaml file
  device_type: 'SO' # temporary
  size_source: 'https://www.ti.com/lit/ml/msop002a/msop002a.pdf'
  body_size_x: 5.00 .. 5.60
  body_size_y: 9.90 .. 10.50
  overall_height: 2.00
  overall_size_x: 7.40 .. 8.20
  lead_width: 0.35 .. 0.51
  lead_len: 0.55 .. 1.05
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 8

SOIC-16W_7.5x10.3mm_P1.27mm:
  device_type: 'SOIC' # temporary
  custom_name_format: SOIC-{pincount}W_{size_x:g}x{size_y:g}mm_P{pitch:g}mm
  size_source: 'JEDEC MS-013AA, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_wide-rw/rw_16.pdf'
  body_size_x: # from JEDEC (agrees with linked datasheet)
    nominal: 7.5
    tolerance: 0.1
  body_size_y:
    minimum: 10.1
    maximum: 10.5
  overall_height:
    minimum: 2.35
    maximum: 2.65

  overall_size_x: # from JEDEC
    nominal: 10.3
    tolerance: 0.33
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width: # from JEDEC (agrees with linked datasheet)
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 8

SOIC-16W_7.5x12.8mm_P1.27mm:
  device_type: 'SOIC' # temporary
  #round to two significant digits to comply with old name
  custom_name_format: SOIC-{pincount}W_{size_x:.2g}x{size_y:.3g}mm_P{pitch:g}mm
  size_source: 'https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/ri_soic_ic/ri_16_1.pdf'
  body_size_x:
    minimum: 7.4
    maximum: 7.6
  body_size_y:
    minimum: 12.6
    maximum: 13
  overall_height:
    minimum: 2.35
    maximum: 2.65

  overall_size_x: # from JEDEC
    nominal: 10.3
    tolerance: 0.33
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width: # from JEDEC (agrees with linked datasheet)
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 8

SOP-18_7.0x12.5mm_P1.27mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'https://toshiba.semicon-storage.com/info/docget.jsp?did=30523'
  body_size_x:
    nominal: 7
    tolerance: 0.2
  body_size_y:
    nominal: 12.5
    tolerance: 0.2
  overall_height:
    maximum: 2.45

  overall_size_x:
    nominal: 10.3
    tolerance: 0.3
  lead_width:
    nominal: 0.4
    tolerance: 0.1
  lead_len:
    nominal: 0.7
    tolerance: 0.2

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 9

SOP-18_7.495x11.515mm_P1.27mm:
  # it was previously in sop.yaml file
  # mpn: 'P-SOP18-0812-1.27-001'
  device_type: 'SOP' # temporary
  size_source: 'https://toshiba.semicon-storage.com/info/docget.jsp?did=30523'
  body_size_x:
    minimum: 7.37
    maximum: 7.62
  body_size_y:
    minimum: 11.35
    maximum: 11.68
  overall_height:
    maximum: 2.85

  overall_size_x:
    minimum: 10.01
    maximum: 10.64
  lead_width:
    minimum: 0.36
    maximum: 0.51
  lead_len:
    nominal: 0.85
    tolerance: 0.15

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 9

SOIC-18W_7.5x11.6mm_P1.27mm:
  device_type: 'SOIC' # temporary
  #round to two significant digits to comply with old name
  custom_name_format: SOIC-{pincount}W_{size_x:.2g}x{size_y:.3g}mm_P{pitch:g}mm
  size_source: 'JEDEC MS-013AB, https://www.analog.com/media/en/package-pcb-resources/package/33254132129439rw_18.pdf'
  body_size_x: # from JEDEC (agrees with linked datasheet)
    nominal: 7.5
    tolerance: 0.1
  body_size_y:
    minimum: 11.35
    maximum: 11.75
  overall_height:
    minimum: 2.35
    maximum: 2.65

  overall_size_x: # from JEDEC
    nominal: 10.3
    tolerance: 0.33
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width: # from JEDEC (agrees with linked datasheet)
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 9

SO-20_5.3x12.6mm_P1.27mm:
  # it was previously in so.yaml file
  device_type: 'SO' # temporary
  size_source: 'https://www.ti.com/lit/ml/msop002a/msop002a.pdf'
  body_size_x: 5.00 .. 5.60
  body_size_y: 12.30 .. 12.90
  overall_height: 2.00
  overall_size_x: 7.40 .. 8.20
  lead_width: 0.35 .. 0.51
  lead_len: 0.55 .. 1.05
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 10

SOIC-20W_7.5x12.8mm_P1.27mm:
  device_type: 'SOIC' # temporary
  #round to two significant digits to comply with old name
  custom_name_format: SOIC-{pincount}W_{size_x:.2g}x{size_y:.3g}mm_P{pitch:g}mm
  size_source: 'JEDEC MS-013AC, https://www.analog.com/media/en/package-pcb-resources/package/233848rw_20.pdf'
  body_size_x: # from JEDEC (agrees with linked datasheet)
    nominal: 7.5
    tolerance: 0.1
  body_size_y:
    minimum: 12.6
    maximum: 13.0
  overall_height:
    minimum: 2.35
    maximum: 2.65

  overall_size_x: # from JEDEC
    nominal: 10.3
    tolerance: 0.33
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width: # from JEDEC (agrees with linked datasheet)
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 10

SOP-20_7.5x12.8mm_P1.27mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'https://www.holtek.com/documents/10179/116723/sop20-300.pdf'
  body_size_x:
    nominal: 7.50
  body_size_y:
    nominal: 12.80
  overall_height:
    maximum: 2.65

  overall_size_x:
    nominal: 10.30

  lead_width:
    minimum: 0.31
    maximum: 0.51
  lead_len:
    minimum: 0.40
    maximum: 1.27

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 10

Infineon_SOIC-20W_7.6x12.8mm_P1.27mm:
  device_type: 'SOIC' # temporary
  # similar to JEDEC MS-013G / variation AC, but body_size_x (E1 dimension) close to 300 mil
  # inherit: SOIC-20W_7.5x12.8mm_P1.27mm
  custom_name_format: '{man}_SOIC-{pincount}W_{size_x:.2g}x{size_y:.3g}mm_P{pitch:g}mm'
  size_source: 'https://www.infineon.com/dgdl/Infineon-PG-DSO-20-77_SPO_PDF-Package-v15_00-EN.pdf?fileId=5546d4625c54d85b015c627e1a0c23b3, https://www.infineon.com/dgdl/Infineon-PG-DSO-20-77_FPD_PDF-Footprint-v15_00-EN.pdf?fileId=5546d4625c54d85b015c5f0f49614324'
  manufacturer: 'Infineon'
  compatible_mpns:
    - 'PG-DSO-20'
    - 'PG-DSO-20-6'
    - 'PG-DSO-20-9'
    - 'PG-DSO-20-31'
    - 'PG-DSO-20-32'
    - 'PG-DSO-20-36'
    - 'PG-DSO-20-43'
    - 'PG-DSO-20-45'
    - 'PG-DSO-20-55'
    - 'PG-DSO-20-66'
    - 'PG-DSO-20-77'

  body_size_x: 7.6 +0.0 -0.2
  body_size_y: 12.8 +0.0 -0.2
  overall_height:
    maximum: 2.65
  overall_size_x: 10.3 +/-0.3

  lead_len: 0.4 +0.8 -0.0 # first source
  lead_width: 0.35 +0.15 -0.0

  pad_size_y_overwrite: 0.65 # second source, pad width
  pad_to_pad_min_x_overwrite: 8.06 # = 9.73 - 1.67
  pad_to_pad_max_x_overwrite: 11.4 # = 9.73 + 1.67, see second source

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 10

Texas_PowerPAD_SO-20-1EP_7.52x12.83mm_P1.27mm:
  # it was previously in so.yaml file
  # Generates SO-20-1EP_7.52x12.825mm_P1.27mm_EP6.045x12.09mm_Mask3.56x4.47mm
  device_type: 'SO' # temporary
  size_source: 'http://www.ti.com/lit/ds/symlink/opa569.pdf, http://www.ti.com/lit/an/slma004b/slma004b.pdf'
  #custom_name_format: Texas_PowerPAD_SO-{pincount:d}-1EP_{size_x:.2g}x{size_y:.2g}mm_P{pitch:.2g}mm
  body_size_x:
    minimum: 7.45
    maximum: 7.59
  body_size_y:
    minimum: 12.7
    maximum: 12.95
  overall_size_x:
    minimum: 10.16
    maximum: 10.65
  overall_height:
    nominal: 2.65
    tolerance: 0
  lead_width:
    minimum: 0.35
    maximum: 0.51
  lead_len:
    minimum: 0.4
    maximum: 1.27
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 10

  # EP_size from OPA569 datasheet
  # _overwrite from PowerPad app note slma004b.pdf
  # mask size from OPA569 datasheet Figure 16: 3.56 mm x 4.47 mm
  # Thermal vias from OPA569 datasheet Figure 16: 3x8=24pcs 13mil
  EP_size_x:
    minimum: 2.72
    maximum: 3.81
  EP_size_x_overwrite: 6.045 # 0.238"
  EP_mask_x: 3.56
  EP_size_y:
    minimum: 3.49
    maximum: 4.32
  EP_size_y_overwrite: 12.09 # 0.476"
  EP_mask_y: 4.47

  thermal_vias:
    count: [3, 8]
    # x-pitch 0.026" = 0.66 mm
    # y-pitch 0.039"/2 = 0.495 mm
    drill: 0.33 # 0.013"
    min_annular_ring: 0.08 # (0.495 spacing - 0.33 drill)/2 =  0.08 mm max ring
    paste_via_clearance: 0.1
    EP_paste_coverage: 0.75
    grid: [0.66, 0.495]
    paste_avoid_via: False
    EP_num_paste_pads: [2, 2]

SOIC-20W_7.5x15.4mm_P1.27mm:
  device_type: 'SOIC' # temporary
  #round to two significant digits to comply with old name
  custom_name_format: SOIC-{pincount}W_{size_x:.2g}x{size_y:.3g}mm_P{pitch:g}mm
  size_source: 'JEDEC MS-013AD, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_wide-rw/RI_20_1.pdf'
  body_size_x:
    minimum: 7.39
    maximum: 7.59
  body_size_y:
    minimum: 15.27
    maximum: 15.54
  overall_height:
    minimum: 2.36
    maximum: 2.64

  overall_size_x: # from JEDEC
    nominal: 10.3
    tolerance: 0.24
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width:
    minimum: 0.36
    maximum: 0.48

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 10

SO-24_5.3x15mm_P1.27mm:
  # it was previously in so.yaml file
  device_type: 'SO' # temporary
  size_source: 'https://www.ti.com/lit/ml/msop002a/msop002a.pdf'
  body_size_x: 5.00 .. 5.60
  body_size_y: 14.70 .. 15.30
  overall_height: 2.00
  overall_size_x: 7.40 .. 8.20
  lead_width: 0.35 .. 0.51
  lead_len: 0.55 .. 1.05
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 12

SOIC-24W_7.5x15.4mm_P1.27mm:
  device_type: 'SOIC' # temporary
  #round to two significant digits to comply with old name
  custom_name_format: SOIC-{pincount}W_{size_x:.2g}x{size_y:.3g}mm_P{pitch:g}mm
  size_source: 'JEDEC MS-013AD, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_wide-rw/RW_24.pdf'
  body_size_x: # from JEDEC (agrees with linked datasheet)
    nominal: 7.5
    tolerance: 0.1
  body_size_y:
    minimum: 15.2
    maximum: 15.6
  overall_height:
    minimum: 2.35
    maximum: 2.65

  overall_size_x: # from JEDEC
    nominal: 10.3
    tolerance: 0.33
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width: # from JEDEC (agrees with linked datasheet)
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 12

SOP-24_7.5x15.4mm_P1.27mm:
  # it was previously in sop.yaml file
  # JEDEC MS-013, it's SOIC actually
  device_type: 'SOP' # temporary
  size_source: 'http://www.issi.com/WW/pdf/31FL3218.pdf#page=14'
  body_size_x:
    minimum: 7.4
    nominal: 7.5
    maximum: 7.6
  body_size_y:
    minimum: 15.2
    nominal: 15.4
    maximum: 15.6
  overall_height:
    maximum: 2.65

  overall_size_x:
    minimum: 10.1
    nominal: 10.3
    maximum: 10.61
  lead_width:
    minimum: 0.27
    maximum: 0.48
  lead_len:
    minimum: 0.4
    maximum: 1.27

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 12

SOIC-28W_7.5x17.9mm_P1.27mm:
  device_type: 'SOIC' # temporary
  #round to two significant digits to comply with old name
  custom_name_format: SOIC-{pincount}W_{size_x:.2g}x{size_y:.3g}mm_P{pitch:g}mm
  size_source: 'JEDEC MS-013AE, https://www.analog.com/media/en/package-pcb-resources/package/35833120341221rw_28.pdf'
  body_size_x: # from JEDEC (agrees with linked datasheet)
    nominal: 7.5
    tolerance: 0.1
  body_size_y:
    minimum: 17.7
    maximum: 18.1
  overall_height:
    minimum: 2.35
    maximum: 2.65

  overall_size_x: # from JEDEC
    nominal: 10.3
    tolerance: 0.33
  lead_len:
    minimum: 0.4
    maximum: 1.27
  lead_width: # from JEDEC (agrees with linked datasheet)
    minimum: 0.31
    maximum: 0.51

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 14

SOIC-28W_7.5x18.7mm_P1.27mm:
  device_type: 'SOIC' # temporary
  #round to two significant digits to comply with old name
  custom_name_format: SOIC-{pincount}W_{size_x:.2g}x{size_y:.3g}mm_P{pitch:g}mm
  size_source: 'https://www.akm.com/akm/en/file/datasheet/AK5394AVS.pdf#page=23'
  body_size_x:
    nominal: 7.5
    tolerance: 0.2
  body_size_y:
    nominal: 18.7
    tolerance: 0.3
  overall_height:
    nominal: 2.2
    tolerance: 0.1

  overall_size_x:
    nominal: 10.4
    tolerance: 0.3
  lead_len:
    nominal: 0.75
    tolerance: 0.2
  lead_width:
    nominal: 0.4
    tolerance: 0.1

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 14

SOP-28_8.4x18.16mm_P1.27mm:
  # it was previously in sop.yaml file
  # JEDEC MO-059, it's SOIC actually
  device_type: 'SOP' # temporary
  size_source: 'https://www.issi.com/WW/pdf/62-65C256AL.pdf#page=12'
  body_size_x:
    minimum: 8.23
    nominal: 8.4
    maximum: 8.9
  body_size_y:
    minimum: 17.70
    maximum: 18.62
  overall_height:
    minimum: 2.55
    maximum: 3.05

  overall_size_x:
    minimum: 11.50
    maximum: 12.7
  lead_width:
    minimum: 0.35
    maximum: 0.50
  lead_len:
    minimum: 0.4
    maximum: 1.27

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 14

SOIC-32_7.518x20.777mm_P1.27mm:
  device_type: 'SOIC' # temporary
  # .300" width body, .818" lenght, .050" pitch
  size_source: 'JEDEC MO-119-B, 300 mils width, variation AC, https://www.jedec.org/system/files/docs/Mo-119b.pdf'
  # second source: https://www.mouser.com/ds/2/100/STK14C88-3_001-50592-356490.pdf
  body_size_x:
    minimum: 7.417
    nominal: 7.518
    maximum: 7.595
  body_size_y:
    minimum: 20.625
    nominal: 20.777
    maximum: 20.930
  overall_height:
    maximum: 2.6416
  overall_size_x:
    minimum: 10.287
    nominal: 10.465
    maximum: 10.643
  lead_len:
    minimum: 0.533
    nominal: 0.787
    maximum: 1.041
  lead_width:
    minimum: 0.355
    nominal: 0.406
    maximum: 0.508
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 16

SOP-32_11.3x20.495mm_P1.27mm:
  # it was previously in sop.yaml file
  # similar to JEITA/EIAJ P-SOP08, ED-7311-19: 32-001-EAA
  device_type: 'SOP' # temporary
  size_source: 'http://www.issi.com/WW/pdf/61-64C5128AL.pdf'
  body_size_x:
    minimum: 11.18
    maximum: 11.43
  body_size_y:
    minimum: 20.24
    maximum: 20.75
  overall_size_x:
    minimum: 13.79
    maximum: 14.45
  lead_width:
    minimum: 0.33
    maximum: 0.51
  overall_height:
    maximum: 3.05
  lead_len:
    minimum: 0.38
    maximum: 1.27
  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 16

Renesas_SOP-32_11.4x20.75mm_P1.27mm:
  # it was previously in sop.yaml file
  device_type: 'SOP' # temporary
  size_source: 'https://www.renesas.com/en/document/psc/package-drawing-sop-32pin-prsp0032df'
  manufacturer: 'Renesas'
  body_size_x:
    minimum: 11.3
    nominal: 11.4
    maximum: 11.5
  body_size_y:
    minimum: 20.55
    nominal: 20.75
    maximum: 20.95
  overall_height:
    maximum: 3.05

  overall_size_x:
    minimum: 13.8
    nominal: 14.1
    maximum: 14.4
  lead_width:
    minimum: 0.35
    nominal: 0.4
    maximum: 0.5
  lead_len:
    minimum: 0.6
    nominal: 0.8
    maximum: 1.0

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 16

SOP-44_12.6x28.5mm_P1.27mm:
  # it was previously in sop.yaml file
  # JEDEC MO-175 (see datasheet), it's SOIC actually
  device_type: 'SOP' # temporary
  size_source: 'https://www.mxic.com.tw/Lists/Datasheet/Attachments/8177/MX23C6410,%205V,%2064Mb,%20v3.1.pdf#page=5'
  body_size_x:
    minimum: 12.47
    nominal: 12.6
    maximum: 12.73
  body_size_y:
    minimum: 28.37
    nominal: 28.5
    maximum: 28.63
  overall_height:
    maximum: 3

  overall_size_x:
    minimum: 15.83
    nominal: 16.03
    maximum: 16.23
  lead_width:
    minimum: 0.36
    nominal: 0.41
    maximum: 0.51
  lead_len:
    minimum: 0.56
    nominal: 0.76
    maximum: 0.96

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 22

SOP-44_13.3x28.2mm_P1.27mm:
  # it was previously in sop.yaml file
  # JEDEC MO-180, it's SOIC actually
  # Am29F400B datasheet
  device_type: 'SOP' # temporary
  size_source: 'https://www.mouser.com/datasheet/2/380/AM29F400B_EOL_21505e8-9219.pdf'
  body_size_x:
    minimum: 13.10
    nominal: 13.30
    maximum: 13.50
  body_size_y:
    minimum: 28.00
    nominal: 28.20
    maximum: 28.40
  overall_height:
    maximum: 2.80

  overall_size_x:
    minimum: 15.70
    nominal: 16.00
    maximum: 16.30
  lead_width:
    # nominal not given in datasheet, symbol/dimension b
    minimum: 0.35
    maximum: 0.50
  lead_len:
    # symbol/dimension L in datasheet
    minimum: 0.60
    nominal: 0.80
    maximum: 1.00

  pitch: 1.27
  num_pins_x: 0
  num_pins_y: 22
