
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
Options:	
Date:		Sat Feb  3 13:07:01 2024
Host:		phoenix (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (6cores*6cpus*11th Gen Intel(R) Core(TM) i7-11700K @ 3.60GHz 16384KB)
OS:		CentOS Linux 7 (Core)

License:
		[13:07:01.088417] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 23.10 fill procedures
<CMD> win
<CMD> setOaxMode -compressLevel 0
<CMD> setOaxMode -allowBitConnection true
<CMD> setOaxMode -allowTechUpdate false
<CMD> setOaxMode -updateMode true
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setViaGenMode -symmetrical_via_only true
<CMD> set_table_style -no_frame_fix_width
<CMD> set_global timing_report_enable_auto_column_width true
<CMD> setMultiCpuUsage -localCpu 4
<CMD> set init_gnd_net gnd3i
<CMD> set init_verilog ../genus/genus_output/counter_synth.v
<CMD> set init_mmmc_file xh018_ji3v.view
<CMD> set init_oa_ref_lib {D_CELLS_JI3V COUNTER_JI3}
<CMD> set init_pwr_net vdd3i
<CMD> init_design
#% Begin Load MMMC data ... (date=02/03 13:28:10, mem=853.8M)
#% End Load MMMC data ... (date=02/03 13:28:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=854.0M, current mem=854.0M)
min_rc max_rc typ_rc
Reading tech data from OA library 'D_CELLS_JI3V' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
**WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
**WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
**WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec_HD' and library 'TECH_XH018_HD'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.

##  Check design process and node:  
##  Design tech node is not set.

**WARN: (IMPOAX-740):	Viarule 'ND_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
**WARN: (IMPOAX-740):	Viarule 'PD_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
**WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
**WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUJI3VX8' from library 'D_CELLS_JI3V', shape with bounding box '11.46 -0.56 18.345 5.04' is found on layer 'MET5'. This will be ignored by tool.
**WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUJI3VX8'  as layer 'MET5' is not defined in Innovus database.
**WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
**WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEJI3V' from library 'D_CELLS_JI3V', shape with bounding box '0.28 -0.56 7.165 5.04' is found on layer 'MET5'. This will be ignored by tool.
**WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEJI3V'  as layer 'MET5' is not defined in Innovus database.
Reading OA reference library 'COUNTER_JI3' ...
**WARN: (IMPOAX-773):	Pin 'A' in macro 'MPROBEJI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLP2JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLP5JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLNP2JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN2JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
**WARN: (IMPOAX-773):	Pin 'A' in macro 'ANTENNACELLN5JI3V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly. 
Type 'man IMPOAX-773' for more detail.
Loading view definition file from xh018_ji3v.view
Starting library reading in 'Multi-threaded flow' (with '4' threads)
Reading slow_liberty timing library /home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib.
Read 304 cells in library D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '4' threads)
Reading fast_liberty timing library /home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.lib.
Read 304 cells in library D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.
Library reading multithread flow ended.
*** End library_loading (cpu=0.01min, real=0.00min, mem=36.0M, fe_cpu=3.53min, fe_real=21.15min, fe_mem=1098.0M) ***
#% Begin Load netlist data ... (date=02/03 13:28:10, mem=895.4M)
*** Begin netlist parsing (mem=1098.0M) ***
Searching cell 'CLKVBUFJI3V' in refLibs ...
Created 304 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../genus/genus_output/counter_synth.v'

*** Memory Usage v#1 (Current mem = 1098.039M, initial mem = 478.105M) ***
*** End netlist parsing (cpu=0:00:00.6, real=0:00:01.0, mem=1098.0M) ***
#% End Load netlist data ... (date=02/03 13:28:11, total cpu=0:00:00.6, real=0:00:01.0, peak res=902.6M, current mem=902.6M)
Top level cell is counter.
Hooked 608 DB cells to tlib cells.
** Removed 1 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell counter ...
*** Netlist is unique.
** info: there are 607 modules.
** info: there are 43 stdCell insts.

*** Memory Usage v#1 (Current mem = 1123.453M, initial mem = 478.105M) ***
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File CAPTBL/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
Process name: XH018.
Reading Capacitance Table File CAPTBL/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
Process name: XX018.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: slow_functional_mode
    RC-Corner Name        : max_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'CAPTBL/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: fast_functional_mode
    RC-Corner Name        : min_rc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'CAPTBL/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../genus/genus_output/design.sdc' ...
Current (total cpu=0:03:33, real=0:21:11, peak res=1194.7M, current mem=1194.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/genus_output/design.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../genus/genus_output/design.sdc, Line 10).

counter
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../genus/genus_output/design.sdc, Line 53).

**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
INFO (CTE): Reading of timing constraints file ../genus/genus_output/design.sdc completed, with 3 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1214.1M, current mem=1214.1M)
Current (total cpu=0:03:33, real=0:21:11, peak res=1214.1M, current mem=1214.1M)
Total number of combinational cells: 147
Total number of sequential cells: 76
Total number of tristate cells: 8
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 72
List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1
Total number of identified usable delay cells: 4
List of identified unusable delay cells: STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
Total number of identified unusable delay cells: 4

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
WARNING   IMPOAX-773           6  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
WARNING   IMPCTE-290          12  Could not locate cell %s in any library ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
*** Message Summary: 35 warning(s), 0 error(s)

<CMD> clearGlobalNets
<CMD> globalNetConnect gnd3i -type pgpin -pin gnd3i -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vdd3i -type pgpin -pin vdd3i -instanceBasename * -hierarchicalInstance {}
<CMD> saveDesign counter_ld
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=02/03 13:32:26, mem=1250.4M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 0 strips and 0 vias are created in OpenAccess database.
Signal Routes: Created 0 routes.
Created 43 insts; 86 instTerms; 48 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save ccopt configuration ... (date=02/03 13:32:26, mem=1252.9M)
% End Save ccopt configuration ... (date=02/03 13:32:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1253.7M, current mem=1253.7M)
% Begin Save AAE data ... (date=02/03 13:32:26, mem=1253.7M)
Saving AAE Data ...
% End Save AAE data ... (date=02/03 13:32:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1253.7M, current mem=1253.7M)
Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save power constraints data ... (date=02/03 13:32:26, mem=1256.7M)
% End Save power constraints data ... (date=02/03 13:32:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1256.8M, current mem=1256.8M)
min_rc max_rc typ_rc
Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1489.0M) ***
#% End save design ... (date=02/03 13:32:26, total cpu=0:00:00.3, real=0:00:00.0, peak res=1287.5M, current mem=1254.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_ji3v -r 0.945646437995 0.4 10 10 10 10
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> saveDesign counter_ld_fp
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=02/03 13:33:28, mem=1257.0M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 0 strips and 0 vias are created in OpenAccess database.
Signal Routes: Created 0 routes.
Created 43 insts; 86 instTerms; 48 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save ccopt configuration ... (date=02/03 13:33:28, mem=1257.0M)
% End Save ccopt configuration ... (date=02/03 13:33:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1257.0M, current mem=1257.0M)
% Begin Save AAE data ... (date=02/03 13:33:28, mem=1257.0M)
Saving AAE Data ...
% End Save AAE data ... (date=02/03 13:33:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1257.0M, current mem=1257.0M)
Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save power constraints data ... (date=02/03 13:33:29, mem=1264.3M)
% End Save power constraints data ... (date=02/03 13:33:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1264.3M, current mem=1264.3M)
min_rc max_rc typ_rc
Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1517.7M) ***
#% End save design ... (date=02/03 13:33:29, total cpu=0:00:00.3, real=0:00:01.0, peak res=1292.4M, current mem=1264.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0

viaInitial starts at Sat Feb  3 13:34:44 2024
viaInitial ends at Sat Feb  3 13:34:44 2024
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {gnd3i vdd3i} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 3.5 bottom 3.5 left 3.5 right 3.5} -spacing {top 0.23 bottom 0.23 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1527.5M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |        4       |       NA       |
|  VIA1  |        8       |        0       |
|  MET2  |        4       |       NA       |
+--------+----------------+----------------+
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
setViaGenMode -parameterized_via_only is reset to default value: true.
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {gnd3i vdd3i} -layer MET2 -direction vertical -width 1.8 -spacing 0.28 -number_of_sets 1 -start_from left -start_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1534.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |        4       |        0       |
|  MET2  |        2       |       NA       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {gnd3i vdd3i} -layer MET2 -direction vertical -width 1.8 -spacing 0.28 -number_of_sets 1 -start_from left -start_offset 20 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1534.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |        4       |        0       |
|  MET2  |        2       |       NA       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {gnd3i vdd3i} -layer MET2 -direction vertical -width 1.8 -spacing 0.28 -number_of_sets 1 -start_from left -start_offset 25 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1534.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1534.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |        4       |        0       |
|  MET2  |        2       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) METTPL(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) METTPL(6) } -nets { gnd3i vdd3i } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) METTPL(6) }
*** Begin SPECIAL ROUTE on Sat Feb  3 13:37:36 2024 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/mytests/test_mix/innovus
SPECIAL ROUTE ran on machine: phoenix (Linux 3.10.0-1160.105.1.el7.x86_64 x86_64 3.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd3i vdd3i"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3027.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 303 macros, 13 used
Read in 8 components
  8 core components: 8 unplaced, 0 placed, 0 fixed
Read in 11 logical pins
Read in 11 nets
Read in 2 special nets, 2 routed
Read in 16 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd3i net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd3i net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd3i. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd3i net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd3i net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd3i. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vdd3i FollowPin 0 seconds
CPU time for gnd3i FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 22
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 11
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3081.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 33 wires.
ViaGen created 33 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MET1  |       33       |       NA       |
|  VIA1  |       33       |        0       |
+--------+----------------+----------------+
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report counter.drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 1589.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> saveDesign counter_ld_fp_pw
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=02/03 13:38:11, mem=1313.2M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp_pw
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 43 strips and 45 vias are created in OpenAccess database.
Signal Routes: Created 0 routes.
Created 43 insts; 86 instTerms; 48 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save ccopt configuration ... (date=02/03 13:38:11, mem=1313.5M)
% End Save ccopt configuration ... (date=02/03 13:38:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.7M, current mem=1313.7M)
% Begin Save AAE data ... (date=02/03 13:38:11, mem=1313.7M)
Saving AAE Data ...
% End Save AAE data ... (date=02/03 13:38:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.7M, current mem=1313.7M)
Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save power constraints data ... (date=02/03 13:38:11, mem=1314.3M)
% End Save power constraints data ... (date=02/03 13:38:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1314.3M, current mem=1314.3M)
min_rc max_rc typ_rc
Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1594.4M) ***
#% End save design ... (date=02/03 13:38:12, total cpu=0:00:00.4, real=0:00:01.0, peak res=1345.1M, current mem=1315.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType start -spacing 0.56 -start 0.0 0.0 -pin {clk enable reset}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1599.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.56 -pin {clk enable reset}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1594.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.56 -pin {clk enable reset}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1594.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 2 -pin {clk enable reset}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1594.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 2.24 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
Selected [8] pin for spreading. Could not spread (6 out of 8) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  out[0]
  out[1]
  out[2]
  out[5]
  out[6]
  out[7]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1594.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 2.24 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
Selected [8] pin for spreading. Could not spread (6 out of 8) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  out[0]
  out[1]
  out[2]
  out[5]
  out[6]
  out[7]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1593.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 2.24 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
Successfully spread [8] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1594.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 2 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
Successfully spread [8] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1594.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report counter.drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 1598.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> saveDesign counter_ld_fp_pw_pn
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=02/03 13:41:19, mem=1324.0M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp_pw_pn
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 43 strips and 45 vias are created in OpenAccess database.
Signal Routes: Created 0 routes.
Created 43 insts; 86 instTerms; 48 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save ccopt configuration ... (date=02/03 13:41:19, mem=1324.0M)
% End Save ccopt configuration ... (date=02/03 13:41:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1324.1M, current mem=1324.1M)
% Begin Save AAE data ... (date=02/03 13:41:19, mem=1324.1M)
Saving AAE Data ...
% End Save AAE data ... (date=02/03 13:41:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1324.1M, current mem=1324.1M)
Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
% Begin Save power constraints data ... (date=02/03 13:41:19, mem=1324.4M)
% End Save power constraints data ... (date=02/03 13:41:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1324.4M, current mem=1324.4M)
min_rc max_rc typ_rc
Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1600.8M) ***
#% End save design ... (date=02/03 13:41:20, total cpu=0:00:00.3, real=0:00:01.0, peak res=1355.2M, current mem=1324.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_prePlace -outDir timingReports
*** timeDesign #1 [begin] : totSession cpu/real = 0:05:04.3/0:36:03.3 (0.1), mem = 1605.9M
Multithreaded Timing Analysis is initialized with 4 threads

Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1988.97 CPU=0:00:00.0 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=1988.97)
Total number of fetched objects 46
End delay calculation. (MEM=2305.72 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2234.02 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:05:05 mem=2265.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.416  |  0.416  |  2.551  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 39.895%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 0.91 sec
Total Real time: 1.0 sec
Total Memory Usage: 2099.972656 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.9/0:00:01.0 (1.0), totSession cpu/real = 0:05:05.2/0:36:04.2 (0.1), mem = 2100.0M
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule virtuosoDefaultSetup
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setTieHiLoMode -reset
<CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_place_io_pins -quiet
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -quiet -place_global_exp_enable_3d
*** placeDesign #1 [begin] : totSession cpu/real = 0:05:16.0/0:38:06.3 (0.1), mem = 2104.1M
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD_INTERNAL> colorizeGeometry
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.606 -from {0x63 0x66} -to 0x67 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.606 -from {0x6e 0x71} -to 0x72 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.606 -from 0x78 -to 0x7d
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.606 -from 0x88 -to 0x8d
<CMD> setPathGroupOptions reg2reg_tmp.606 -effortLevel high
Effort level <high> specified for reg2reg_tmp.606 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2097.16)
Total number of fetched objects 46
End delay calculation. (MEM=2248.36 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2248.36 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> reset_path_group -name reg2out_tmp.606
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.606
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.606
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.606
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
<CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
Deleted 0 physical inst  (cell - / prefix -).
**Info: 'setTieHiLoMode -cell' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
  Deleted 0 logical insts of cell LOGIC1JI3V
  Deleted 0 logical insts of cell LOGIC0JI3V
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#4 (mem=2238.8M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.2 mem=2270.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.2 mem=2270.9M) ***
No user-set net weight.
Net fanout histogram:
2		: 23 (50.0%) nets
3		: 11 (23.9%) nets
4     -	14	: 12 (26.1%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=43 (0 fixed + 43 movable) #buf cell=0 #inv cell=6 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=46 #term=154 #term/net=3.35, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=11
stdCell: 43 single + 0 double + 0 multi
Total standard cell length = 0.2122 (mm), area = 0.0010 (mm^2)
Average module density = 0.399.
Density for the design = 0.399.
       = stdcell_area 379 sites (951 um^2) / alloc_area 950 sites (2383 um^2).
Pin Density = 0.1621.
            = total # of pins 154 / total area 950.
Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 5.746e+02 (7.30e+01 5.02e+02)
              Est.  stn bbox = 6.401e+02 (8.13e+01 5.59e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2269.7M
Iteration  2: Total net bbox = 5.746e+02 (7.30e+01 5.02e+02)
              Est.  stn bbox = 6.401e+02 (8.13e+01 5.59e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2269.7M
Iteration  3: Total net bbox = 5.226e+02 (8.31e+01 4.39e+02)
              Est.  stn bbox = 5.979e+02 (9.60e+01 5.02e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2269.7M
Active setup views:
    slow_functional_mode
Iteration  4: Total net bbox = 8.455e+02 (3.52e+02 4.94e+02)
              Est.  stn bbox = 9.723e+02 (4.04e+02 5.68e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2269.7M
Iteration  5: Total net bbox = 1.070e+03 (4.51e+02 6.19e+02)
              Est.  stn bbox = 1.211e+03 (5.11e+02 7.00e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2269.7M
Iteration  6: Total net bbox = 1.103e+03 (4.90e+02 6.13e+02)
              Est.  stn bbox = 1.247e+03 (5.53e+02 6.94e+02)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2269.7M
*** cost = 1.103e+03 (4.90e+02 6.13e+02) (cpu for global=0:00:00.2) real=0:00:01.0***
Placement multithread real runtime: 0:00:01.0 with 4 threads.
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
Solver runtime cpu: 0:00:00.1 real: 0:00:00.2
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:17 mem=2285.7M) ***
Total net bbox length = 1.103e+03 (4.900e+02 6.131e+02) (ext = 3.104e+02)
Move report: Detail placement moves 43 insts, mean move: 2.43 um, max move: 13.38 um 
	Max move on inst (g219__4733): (59.03, 28.85) --> (49.28, 32.48)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2259.7MB
Summary Report:
Instances move: 43 (out of 43 movable)
Instances flipped: 0
Mean displacement: 2.43 um
Max displacement: 13.38 um (Instance: g219__4733) (59.028, 28.85) -> (49.28, 32.48)
	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: NO2JI3VX0
Total net bbox length = 1.148e+03 (4.754e+02 6.730e+02) (ext = 2.923e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2259.7MB
*** Finished refinePlace (0:05:17 mem=2259.7M) ***
*** End of Placement (cpu=0:00:00.6, real=0:00:02.0, mem=2254.7M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=2286.7M)
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.606 -from {0xb2 0xb5} -to 0xb6 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.606 -from {0xbd 0xc0} -to 0xc1 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.606 -from 0xc7 -to 0xcc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.606 -from 0xd7 -to 0xdc
<CMD> setPathGroupOptions reg2reg_tmp.606 -effortLevel high
Effort level <high> specified for reg2reg_tmp.606 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2275.23)
Total number of fetched objects 46
End delay calculation. (MEM=2416.9 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2416.9 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> reset_path_group -name reg2out_tmp.606
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.606
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.606
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.606
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> congRepair
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 46 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 46
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.348480e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2439.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   143 
[NR-eGR]  MET2    (2V)           708   198 
[NR-eGR]  MET3    (3H)           587    19 
[NR-eGR]  MET4    (4V)           110     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1405   360 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1148um
[NR-eGR] Total length: 1405um, number of vias: 360
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 124um, number of vias: 14
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 2242.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 2242.4M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
*** placeDesign #1 [finish] : cpu/real = 0:00:01.2/0:00:02.2 (0.5), totSession cpu/real = 0:05:17.2/0:38:08.5 (0.1), mem = 2242.4M
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> checkPlace output/TM_select_3.checkPlace
** NOTE: Created directory path 'output' for file 'output/TM_select_3.checkPlace'.
Begin checking placement ... (start mem=2242.4M, init mem=2242.4M)
*info: Placed = 43            
*info: Unplaced = 0           
Placement Density:39.89%(951/2383)
Placement Density (including fixed std cells):39.89%(951/2383)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2210.4M)
<CMD> setDrawView place
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix TM_select_3_preCTS -outDir timingReports
*** timeDesign #2 [begin] : totSession cpu/real = 0:05:17.2/0:38:08.6 (0.1), mem = 2210.4M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2208.4M)
Extraction called for design 'counter' of instances=43 and nets=48 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2216.391M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2278.59)
Total number of fetched objects 46
End delay calculation. (MEM=2429.8 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2429.8 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:05:17 mem=2460.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.143  | -0.143  |  2.507  |
|           TNS (ns):| -0.143  | -0.143  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.35 sec
Total Real time: 1.0 sec
Total Memory Usage: 2305.570312 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.3/0:00:01.1 (0.3), totSession cpu/real = 0:05:17.6/0:38:09.7 (0.1), mem = 2305.6M
<CMD> addTieHiLo -cell {LOGIC1JI3V LOGIC0JI3V} -prefix LTIE
Options: No distance constraint, Max Fan-out = 10.
INFO: Total Number of Tie Cells (LOGIC1JI3V) placed: 0  
INFO: Total Number of Tie Cells (LOGIC0JI3V) placed: 0  
<CMD> zoomBox 3.06400 2.67000 71.65700 64.07500
<CMD> zoomBox 13.62800 12.45900 63.18600 56.82400
<CMD> setLayerPreference node_overlay -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> fit
<CMD> zoomBox -3.66800 -3.64000 77.02800 68.60000
<CMD> zoomBox -3.66900 -3.58200 77.02800 68.65900
<CMD> setLayerPreference node_overlay -isVisible 0
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir timingReports
*** timeDesign #3 [begin] : totSession cpu/real = 0:06:04.2/0:46:56.0 (0.1), mem = 2316.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2312.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.143  | -0.143  |  2.507  |
|           TNS (ns):| -0.143  | -0.143  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.13 sec
Total Real time: 1.0 sec
Total Memory Usage: 2317.015625 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:00.1/0:00:00.9 (0.1), totSession cpu/real = 0:06:04.4/0:46:57.0 (0.1), mem = 2317.0M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir timingReports
*** timeDesign #4 [begin] : totSession cpu/real = 0:06:05.0/0:47:00.7 (0.1), mem = 2317.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2269.5M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2311.46)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 46
End delay calculation. (MEM=2470.66 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2470.66 CPU=0:00:00.0 REAL=0:00:00.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:06:05 mem=2493.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.967  | -0.027  | -0.967  |
|           TNS (ns):| -7.682  | -0.153  | -7.682  |
|    Violating Paths:|    8    |    8    |    8    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 39.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.29 sec
Total Real time: 1.0 sec
Total Memory Usage: 2292.613281 Mbytes
*** timeDesign #4 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:06:05.3/0:47:01.0 (0.1), mem = 2292.6M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix counter_preCTS -outDir timingReports
*** timeDesign #5 [begin] : totSession cpu/real = 0:06:06.0/0:47:04.9 (0.1), mem = 2292.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2292.6M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2332.55)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 46
End delay calculation. (MEM=2483.76 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2483.76 CPU=0:00:00.0 REAL=0:00:00.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:06 mem=2514.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.967  | -0.027  | -0.967  |
|           TNS (ns):| -7.682  | -0.153  | -7.682  |
|    Violating Paths:|    8    |    8    |    8    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 39.895%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.29 sec
Total Real time: 1.0 sec
Total Memory Usage: 2312.230469 Mbytes
*** timeDesign #5 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.1), totSession cpu/real = 0:06:06.3/0:47:05.1 (0.1), mem = 2312.2M
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -fixCap                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       false
setAnalysisMode -clockPropagation                 forcedIdeal
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            3
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:06:13.1/0:48:12.2 (0.1), mem = 2316.3M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:13.2/0:48:12.2 (0.1), mem = 2312.3M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:13.2/0:48:12.2 (0.1), mem = 2312.3M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1637.8M, totSessionCpu=0:06:13 **
GigaOpt running with 4 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:13.2/0:48:12.2 (0.1), mem = 2312.3M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1646.9M, totSessionCpu=0:06:14 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2320.34 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 46 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 46
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.335040e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   143 
[NR-eGR]  MET2    (2V)           815   218 
[NR-eGR]  MET3    (3H)           591     0 
[NR-eGR]  MET4    (4V)             0     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1406   361 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1148um
[NR-eGR] Total length: 1406um, number of vias: 361
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 129um, number of vias: 16
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2320.34 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'counter' of instances=43 and nets=48 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2320.344M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2361.79)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 46
End delay calculation. (MEM=2513 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2513 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:15 mem=2544.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.145  |
|           TNS (ns):| -0.145  |
|    Violating Paths:|    1    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.895%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1737.0M, totSessionCpu=0:06:15 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:14.6/0:48:13.6 (0.1), mem = 2391.5M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2391.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2391.5M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:14.6/0:48:13.6 (0.1), mem = 2391.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.6), totSession cpu/real = 0:06:14.6/0:48:13.6 (0.1), mem = 2450.9M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:14.6/0:48:13.6 (0.1), mem = 2450.9M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 9 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:15.3/0:48:14.3 (0.1), mem = 2420.5M

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:15.3/0:48:14.3 (0.1), mem = 2515.9M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack -0.145  TNS Slack -0.145 
+--------+--------+---------+------------+--------+--------------------+---------+--------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point   |
+--------+--------+---------+------------+--------+--------------------+---------+--------------+
|  -0.145|  -0.145|   39.89%|   0:00:00.0| 2665.8M|slow_functional_mode|  default| out_reg[7]/D |
|  -0.145|  -0.145|   39.89%|   0:00:00.0| 2752.1M|slow_functional_mode|  default| out_reg[7]/D |
|   0.000|   0.000|   41.47%|   0:00:00.0| 2761.1M|                  NA|       NA| NA           |
+--------+--------+---------+------------+--------+--------------------+---------+--------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2761.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2761.1M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:06:16.0/0:48:15.0 (0.1), mem = 2469.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:16.0/0:48:15.0 (0.1), mem = 2676.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 41.47
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   41.47%|        -|   0.000|   0.000|   0:00:00.0| 2678.5M|
|   41.47%|        0|   0.000|   0.000|   0:00:00.0| 2678.5M|
|   41.47%|        0|   0.000|   0.000|   0:00:00.0| 2678.5M|
|   41.47%|        0|   0.000|   0.000|   0:00:00.0| 2678.5M|
|   40.32%|        2|   0.000|   0.000|   0:00:00.0| 2739.7M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2739.7M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2739.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.32

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:16.7/0:48:15.6 (0.1), mem = 2739.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2476.02M, totSessionCpu=0:06:17).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:16.7/0:48:15.6 (0.1), mem = 2476.0M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  slow_functional_mode
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.348480e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2480.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.6, real=0:00:01.0)***
Iteration  4: Total net bbox = 7.958e+02 (2.68e+02 5.28e+02)
              Est.  stn bbox = 9.071e+02 (3.06e+02 6.01e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2805.0M
Iteration  5: Total net bbox = 8.445e+02 (2.89e+02 5.55e+02)
              Est.  stn bbox = 9.621e+02 (3.32e+02 6.30e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2805.0M
Iteration  6: Total net bbox = 1.037e+03 (4.04e+02 6.33e+02)
              Est.  stn bbox = 1.163e+03 (4.54e+02 7.09e+02)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2805.0M
Iteration  7: Total net bbox = 9.568e+02 (3.29e+02 6.28e+02)
              Est.  stn bbox = 1.074e+03 (3.72e+02 7.02e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2837.0M
Move report: Timing Driven Placement moves 44 insts, mean move: 10.53 um, max move: 26.70 um 
	Max move on inst (g226__7410): (59.36, 45.92) --> (37.19, 41.39)

Finished Incremental Placement (cpu=0:00:01.2, real=0:00:02.0, mem=2709.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:06:18 mem=2837.0M) ***
Total net bbox length = 1.011e+03 (3.943e+02 6.166e+02) (ext = 2.693e+02)
Move report: Detail placement moves 44 insts, mean move: 1.16 um, max move: 9.87 um 
	Max move on inst (g187__2398): (24.41, 32.49) --> (14.56, 32.48)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2805.0MB
Summary Report:
Instances move: 44 (out of 44 movable)
Instances flipped: 0
Mean displacement: 1.16 um
Max displacement: 9.87 um (Instance: g187__2398) (24.411, 32.495) -> (14.56, 32.48)
	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: NO2JI3VX0
Total net bbox length = 9.781e+02 (3.450e+02 6.331e+02) (ext = 2.706e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2805.0MB
*** Finished refinePlace (0:06:18 mem=2805.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.079680e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         1( 0.44%)   ( 0.44%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.22%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.41% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2837.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   145 
[NR-eGR]  MET2    (2V)           700   231 
[NR-eGR]  MET3    (3H)           466     0 
[NR-eGR]  MET4    (4V)             0     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1166   376 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 978um
[NR-eGR] Total length: 1166um, number of vias: 376
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 109um, number of vias: 24
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 2837.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:02.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2702.0M)
Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2702.000M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1747.5M, totSessionCpu=0:06:18 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2710.95)
Total number of fetched objects 47
End delay calculation. (MEM=2862.15 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2862.15 CPU=0:00:00.0 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.7 (0.9), totSession cpu/real = 0:06:18.3/0:48:17.4 (0.1), mem = 2893.2M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:18.3/0:48:17.4 (0.1), mem = 3005.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.32
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   40.32%|        -|   0.000|   0.000|   0:00:00.0| 3005.9M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3005.9M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3005.9M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3005.9M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3005.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.32

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:06:18 mem=2942.9M) ***
Total net bbox length = 9.781e+02 (3.450e+02 6.331e+02) (ext = 2.706e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2910.9MB
Summary Report:
Instances move: 0 (out of 44 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.781e+02 (3.450e+02 6.331e+02) (ext = 2.706e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2910.9MB
*** Finished refinePlace (0:06:18 mem=2910.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2910.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2942.9M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:18.4/0:48:17.5 (0.1), mem = 2942.9M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2736.16M, totSessionCpu=0:06:18).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:18.4/0:48:17.6 (0.1), mem = 2736.2M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.17|     0.00|       0|       0|       0| 40.32%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.17|     0.00|       0|       0|       0| 40.32%| 0:00:00.0|  2943.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2943.3M) ***

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:18.5/0:48:17.7 (0.1), mem = 2736.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:06:19 mem=2736.5M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2736.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2704.5MB
Summary Report:
Instances move: 0 (out of 44 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2704.5MB
*** Finished refinePlace (0:06:19 mem=2704.5M) ***
Register exp ratio and priority group on 0 nets on 47 nets : 

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2687.422M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2720.83)
Total number of fetched objects 47
End delay calculation. (MEM=2872.04 CPU=0:00:00.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2872.04 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:06:19 mem=2903.0M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.079680e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         1( 0.44%)   ( 0.44%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.22%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.41% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2904.05 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1834.5M, totSessionCpu=0:06:19 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.165  |  0.165  |  2.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.316%
Routing Overflow: 0.00% H and 0.41% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1834.5M, totSessionCpu=0:06:19 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 2709.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 1 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:05.9/0:00:06.7 (0.9), totSession cpu/real = 0:06:19.0/0:48:18.9 (0.1), mem = 2709.3M
<CMD> zoomBox 4.48900 2.61900 73.08200 64.02400
<CMD> zoomBox 17.31800 12.36900 66.87700 56.73500
<CMD> zoomBox 11.42200 7.94500 69.72800 60.14100
<CMD> zoomBox 4.48700 2.76700 73.08200 64.17400
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { fast_functional_mode }
setOptMode -activeSetupViews                      { slow_functional_mode }
setOptMode -autoSetupViews                        { slow_functional_mode}
setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       false
setAnalysisMode -clockPropagation                 forcedIdeal
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            3
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

*** place_opt_design #2 [begin] : totSession cpu/real = 0:06:24.9/0:51:25.6 (0.1), mem = 2713.4M
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:24.9/0:51:25.6 (0.1), mem = 2709.4M
*** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:24.9/0:51:25.6 (0.1), mem = 2709.4M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1796.8M, totSessionCpu=0:06:25 **
GigaOpt running with 4 threads.
*** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:24.9/0:51:25.6 (0.1), mem = 2709.4M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1803.5M, totSessionCpu=0:06:26 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2717.44 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.106560e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         1( 0.44%)   ( 0.44%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.22%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.41% V
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   145 
[NR-eGR]  MET2    (2V)           758   236 
[NR-eGR]  MET3    (3H)           443     0 
[NR-eGR]  MET4    (4V)             0     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1201   381 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 978um
[NR-eGR] Total length: 1201um, number of vias: 381
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 115um, number of vias: 25
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.05 sec, Curr Mem: 2671.93 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2671.926M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2699.05)
Total number of fetched objects 47
End delay calculation. (MEM=2850.26 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2850.26 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:06:26 mem=2881.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.182  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.316%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1816.9M, totSessionCpu=0:06:26 **
*** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:26.3/0:51:27.0 (0.1), mem = 2722.3M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2722.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2722.3M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:26.3/0:51:27.1 (0.1), mem = 2722.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:06:26.4/0:51:27.1 (0.1), mem = 2781.6M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:26.4/0:51:27.1 (0.1), mem = 2781.6M
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.7/0:00:00.6 (1.0), totSession cpu/real = 0:06:27.1/0:51:27.8 (0.1), mem = 2751.3M

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:27.1/0:51:27.8 (0.1), mem = 2846.7M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+--------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point   |
+--------+--------+---------+------------+--------+--------------------+---------+--------------+
|   0.000|   0.000|   40.32%|   0:00:00.0| 2996.5M|slow_functional_mode|       NA| NA           |
+--------+--------+---------+------------+--------+--------------------+---------+--------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2996.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2996.5M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:06:27.8/0:51:28.4 (0.1), mem = 2769.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:27.8/0:51:28.5 (0.1), mem = 2976.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.32
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   40.32%|        -|   0.000|   0.000|   0:00:00.0| 2978.9M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2982.9M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2982.9M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2982.9M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2982.9M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 2982.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.32

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:28.4/0:51:29.1 (0.1), mem = 2982.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2774.21M, totSessionCpu=0:06:28).
*** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:28.4/0:51:29.1 (0.1), mem = 2774.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  slow_functional_mode
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.079680e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         1( 0.44%)   ( 0.44%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.22%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.41% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2777.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:02.0, real=0:00:01.0)***
Iteration  4: Total net bbox = 7.750e+02 (2.50e+02 5.25e+02)
              Est.  stn bbox = 8.847e+02 (2.87e+02 5.98e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2974.2M
Iteration  5: Total net bbox = 8.459e+02 (2.81e+02 5.64e+02)
              Est.  stn bbox = 9.616e+02 (3.23e+02 6.38e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2974.2M
Iteration  6: Total net bbox = 1.048e+03 (4.06e+02 6.43e+02)
              Est.  stn bbox = 1.172e+03 (4.56e+02 7.16e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2974.2M
Iteration  7: Total net bbox = 9.836e+02 (3.64e+02 6.20e+02)
              Est.  stn bbox = 1.104e+03 (4.10e+02 6.94e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 3006.2M
Move report: Timing Driven Placement moves 44 insts, mean move: 5.34 um, max move: 16.26 um 
	Max move on inst (g221__2883): (29.68, 19.04) --> (17.92, 14.54)

Finished Incremental Placement (cpu=0:00:02.7, real=0:00:03.0, mem=2878.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:06:31 mem=2878.2M) ***
Total net bbox length = 1.024e+03 (4.146e+02 6.091e+02) (ext = 2.789e+02)
Move report: Detail placement moves 44 insts, mean move: 0.77 um, max move: 6.19 um 
	Max move on inst (g187__2398): (22.95, 36.95) --> (29.12, 36.96)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2846.2MB
Summary Report:
Instances move: 44 (out of 44 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 6.19 um (Instance: g187__2398) (22.95, 36.945) -> (29.12, 36.96)
	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: NO2JI3VX0
Total net bbox length = 1.004e+03 (3.717e+02 6.318e+02) (ext = 2.854e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2846.2MB
*** Finished refinePlace (0:06:31 mem=2846.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.142400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2878.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   145 
[NR-eGR]  MET2    (2V)           726   240 
[NR-eGR]  MET3    (3H)           495     0 
[NR-eGR]  MET4    (4V)             0     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1222   385 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1004um
[NR-eGR] Total length: 1222um, number of vias: 385
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 112um, number of vias: 26
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 2878.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.8, real=0:00:03.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2741.1M)
Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2741.133M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1798.6M, totSessionCpu=0:06:31 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2758.04)
Total number of fetched objects 47
End delay calculation. (MEM=2909.24 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2909.24 CPU=0:00:00.0 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:03.1/0:00:03.3 (0.9), totSession cpu/real = 0:06:31.5/0:51:32.4 (0.1), mem = 2940.2M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:31.5/0:51:32.4 (0.1), mem = 3053.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.32
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   40.32%|        -|   0.000|   0.000|   0:00:00.0| 3053.0M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3053.0M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3053.0M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3053.0M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3053.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.32

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:06:32 mem=2993.0M) ***
Total net bbox length = 1.004e+03 (3.717e+02 6.318e+02) (ext = 2.854e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2961.0MB
Summary Report:
Instances move: 0 (out of 44 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.004e+03 (3.717e+02 6.318e+02) (ext = 2.854e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2961.0MB
*** Finished refinePlace (0:06:32 mem=2961.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2961.0M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2993.0M) ***
*** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:31.6/0:51:32.5 (0.1), mem = 2993.0M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2784.25M, totSessionCpu=0:06:32).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:06:31.6/0:51:32.6 (0.1), mem = 2784.2M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0| 40.32%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0| 40.32%| 0:00:00.0|  2991.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2991.4M) ***

*** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:06:31.8/0:51:32.6 (0.1), mem = 2784.6M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 0 nets on 47 nets : 

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2752.516M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2774.87)
Total number of fetched objects 47
End delay calculation. (MEM=2926.08 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2926.08 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:06:32 mem=2957.1M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.142400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2958.09 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1880.9M, totSessionCpu=0:06:32 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.234  |  0.234  |  2.086  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.316%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1881.1M, totSessionCpu=0:06:32 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:07, real = 0:00:09, mem = 2770.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 1 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:00:07.3/0:00:08.5 (0.9), totSession cpu/real = 0:06:32.2/0:51:34.1 (0.1), mem = 2770.4M
<CMD> saveDesign counter_ld_fp_pw_pn_pl
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=02/03 13:59:04, mem=1844.2M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp_pw_pn_pl
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 43 strips and 45 vias are created in OpenAccess database.
Signal Routes: Created 170 routes.
Created 44 insts; 88 instTerms; 49 nets; 0 routes.
**WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OpenAccess database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save ccopt configuration ... (date=02/03 13:59:04, mem=1844.6M)
% End Save ccopt configuration ... (date=02/03 13:59:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1844.8M, current mem=1844.8M)
% Begin Save AAE data ... (date=02/03 13:59:04, mem=1844.8M)
Saving AAE Data ...
% End Save AAE data ... (date=02/03 13:59:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1844.9M, current mem=1844.9M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving rc congestion map /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl/counter.congmap.gz ...
Saving thumbnail file...
% Begin Save power constraints data ... (date=02/03 13:59:04, mem=1845.6M)
% End Save power constraints data ... (date=02/03 13:59:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.6M, current mem=1845.6M)
min_rc max_rc typ_rc
Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=2783.1M) ***
#% End save design ... (date=02/03 13:59:05, total cpu=0:00:00.4, real=0:00:01.0, peak res=1876.3M, current mem=1845.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { fast_functional_mode }
setOptMode -activeSetupViews                      { slow_functional_mode }
setOptMode -autoSetupViews                        { slow_functional_mode}
setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       false
setAnalysisMode -clockPropagation                 forcedIdeal
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            4
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

*** place_opt_design #3 [begin] : totSession cpu/real = 0:06:38.6/0:53:48.9 (0.1), mem = 2788.2M
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:38.7/0:53:49.0 (0.1), mem = 2780.2M
*** GlobalPlace #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:38.7/0:53:49.0 (0.1), mem = 2780.2M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1845.9M, totSessionCpu=0:06:39 **
GigaOpt running with 4 threads.
*** InitOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:38.7/0:53:49.0 (0.1), mem = 2780.2M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1852.5M, totSessionCpu=0:06:39 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2788.20 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.151360e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   145 
[NR-eGR]  MET2    (2V)           589   207 
[NR-eGR]  MET3    (3H)           491    25 
[NR-eGR]  MET4    (4V)           149     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1229   377 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1004um
[NR-eGR] Total length: 1229um, number of vias: 377
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 122um, number of vias: 26
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2756.69 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2756.688M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2774.52)
Total number of fetched objects 47
End delay calculation. (MEM=2925.72 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2925.72 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:40 mem=2956.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.237  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.316%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1870.0M, totSessionCpu=0:06:40 **
*** InitOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:40.1/0:53:50.4 (0.1), mem = 2799.3M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2799.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2799.3M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:40.1/0:53:50.4 (0.1), mem = 2799.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:06:40.2/0:53:50.4 (0.1), mem = 2875.8M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:40.2/0:53:50.4 (0.1), mem = 2875.8M
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:06:40.9/0:53:51.1 (0.1), mem = 2838.4M

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:40.9/0:53:51.1 (0.1), mem = 2933.8M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+--------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point   |
+--------+--------+---------+------------+--------+--------------------+---------+--------------+
|   0.000|   0.000|   40.32%|   0:00:00.0| 3064.6M|slow_functional_mode|       NA| NA           |
+--------+--------+---------+------------+--------+--------------------+---------+--------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3064.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3064.6M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.7/0:00:00.7 (1.1), totSession cpu/real = 0:06:41.6/0:53:51.8 (0.1), mem = 2855.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:41.6/0:53:51.8 (0.1), mem = 3063.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.32
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   40.32%|        -|   0.000|   0.000|   0:00:00.0| 3065.0M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3066.0M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3066.0M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3066.0M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3066.0M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3066.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.32

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:42.2/0:53:52.4 (0.1), mem = 3066.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2859.31M, totSessionCpu=0:06:42).
*** IncrReplace #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:42.2/0:53:52.4 (0.1), mem = 2859.3M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  slow_functional_mode
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.142400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2861.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
Iteration  4: Total net bbox = 6.232e+02 (1.27e+02 4.96e+02)
              Est.  stn bbox = 7.152e+02 (1.46e+02 5.70e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3063.3M
Iteration  5: Total net bbox = 7.178e+02 (2.53e+02 4.64e+02)
              Est.  stn bbox = 8.302e+02 (2.93e+02 5.37e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3063.3M
Iteration  6: Total net bbox = 8.462e+02 (2.71e+02 5.76e+02)
              Est.  stn bbox = 9.592e+02 (3.06e+02 6.53e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 3063.3M
Iteration  7: Total net bbox = 8.426e+02 (2.72e+02 5.70e+02)
              Est.  stn bbox = 9.515e+02 (3.05e+02 6.46e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3095.3M
Move report: Timing Driven Placement moves 44 insts, mean move: 6.61 um, max move: 17.30 um 
	Max move on inst (g193__4319): (16.80, 45.92) --> (25.14, 36.96)

Finished Incremental Placement (cpu=0:00:01.6, real=0:00:02.0, mem=2967.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:06:44 mem=2967.2M) ***
Total net bbox length = 8.947e+02 (3.290e+02 5.657e+02) (ext = 2.596e+02)
Move report: Detail placement moves 44 insts, mean move: 1.00 um, max move: 14.51 um 
	Max move on inst (g217__9315): (35.84, 10.13) --> (41.44, 19.04)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2938.3MB
Summary Report:
Instances move: 44 (out of 44 movable)
Instances flipped: 0
Mean displacement: 1.00 um
Max displacement: 14.51 um (Instance: g217__9315) (35.837, 10.13) -> (41.44, 19.04)
	Length: 4 sites, height: 1 rows, site name: core_ji3v, cell type: NA2JI3VX0
Total net bbox length = 8.888e+02 (3.002e+02 5.886e+02) (ext = 2.625e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2938.3MB
*** Finished refinePlace (0:06:44 mem=2938.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.003520e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2965.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   145 
[NR-eGR]  MET2    (2V)           518   204 
[NR-eGR]  MET3    (3H)           387    23 
[NR-eGR]  MET4    (4V)           189     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1095   372 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 889um
[NR-eGR] Total length: 1095um, number of vias: 372
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 99um, number of vias: 24
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 2965.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.8, real=0:00:02.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2830.3M)
Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2830.270M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1857.0M, totSessionCpu=0:06:44 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2846.42)
Total number of fetched objects 47
End delay calculation. (MEM=3016.7 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3016.7 CPU=0:00:00.0 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #3) : cpu/real = 0:00:02.0/0:00:02.3 (0.9), totSession cpu/real = 0:06:44.2/0:53:54.7 (0.1), mem = 3047.7M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:44.3/0:53:54.8 (0.1), mem = 3160.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.32
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   40.32%|        -|   0.000|   0.000|   0:00:00.0| 3160.4M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3160.4M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3160.4M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3160.4M|
|   40.32%|        0|   0.000|   0.000|   0:00:00.0| 3160.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.32

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:06:44 mem=3077.4M) ***
Total net bbox length = 8.888e+02 (3.002e+02 5.886e+02) (ext = 2.625e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3045.4MB
Summary Report:
Instances move: 0 (out of 44 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.888e+02 (3.002e+02 5.886e+02) (ext = 2.625e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3045.4MB
*** Finished refinePlace (0:06:44 mem=3045.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3045.4M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:01.0 mem=3077.4M) ***
*** AreaOpt #2 [finish] (place_opt_design #3) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:44.4/0:53:54.9 (0.1), mem = 3077.4M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2868.71M, totSessionCpu=0:06:44).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #1 [begin] (place_opt_design #3) : totSession cpu/real = 0:06:44.4/0:53:54.9 (0.1), mem = 2868.7M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.25|     0.00|       0|       0|       0| 40.32%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.25|     0.00|       0|       0|       0| 40.32%| 0:00:00.0|  3075.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3075.8M) ***

*** DrvOpt #1 [finish] (place_opt_design #3) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:44.5/0:53:55.0 (0.1), mem = 2869.1M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 0 nets on 47 nets : 

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2839.973M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2857.8)
Total number of fetched objects 47
End delay calculation. (MEM=3028.09 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3028.09 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:45 mem=3059.1M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.003520e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3060.11 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1942.9M, totSessionCpu=0:06:45 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.250  |  0.250  |  2.099  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.316%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1942.5M, totSessionCpu=0:06:45 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:06, real = 0:00:07, mem = 2844.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 1 warning(s), 0 error(s)

*** place_opt_design #3 [finish] : cpu/real = 0:00:06.3/0:00:07.4 (0.9), totSession cpu/real = 0:06:45.0/0:53:56.3 (0.1), mem = 2844.4M
<CMD> create_route_type -name LeafUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
<CMD> set_ccopt_property -route_type LeafUnshield -net_type leaf
<CMD> create_route_type -name TrunkUnshield -bottom_preferred_layer 2 -top_preferred_layer 4
<CMD> set_ccopt_property -route_type TrunkUnshield -net_type trunk
<CMD> timeDesign -preCTS
*** timeDesign #6 [begin] : totSession cpu/real = 0:07:14.4/1:00:59.2 (0.1), mem = 2848.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2844.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.250  |  0.250  |  2.099  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.316%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.13 sec
Total Real time: 1.0 sec
Total Memory Usage: 2845.742188 Mbytes
*** timeDesign #6 [finish] : cpu/real = 0:00:00.1/0:00:00.9 (0.2), totSession cpu/real = 0:07:14.5/1:01:00.0 (0.1), mem = 2845.7M
<CMD> timeDesign -preCTS -hold
*** timeDesign #7 [begin] : totSession cpu/real = 0:07:14.5/1:01:00.0 (0.1), mem = 2845.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2816.2M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2834.3)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 47
End delay calculation. (MEM=3004.59 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3004.59 CPU=0:00:00.0 REAL=0:00:00.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:15 mem=3035.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.976  | -0.065  | -0.976  |
|           TNS (ns):| -7.785  | -0.248  | -7.785  |
|    Violating Paths:|    8    |    8    |    8    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 40.316%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.28 sec
Total Real time: 0.0 sec
Total Memory Usage: 2820.535156 Mbytes
*** timeDesign #7 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.1), totSession cpu/real = 0:07:14.8/1:01:00.3 (0.1), mem = 2820.5M
<CMD> delete_ccopt_clock_tree_spec
<CMD> create_ccopt_clock_tree_spec -file output/ccopt.spec
Creating clock tree spec for modes (timing configs): functional_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: output/ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name CLK -source clk -no_skew_group
Extracting original clock gating for CLK...
  clock_tree CLK contains 8 sinks and 0 clock gates.
Extracting original clock gating for CLK done.
<CMD> set_ccopt_property source_driver -clock_tree CLK {BUJI3VX16/A BUJI3VX16/Q}
<CMD> set_ccopt_property clock_period -pin clk 10
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name CLK/functional_mode -sources clk -auto_sinks
The skew group CLK/functional_mode was created. It contains 8 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group CLK/functional_mode 0.800
<CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_mode CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/functional_mode functional_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_mode {slow_corner fast_corner}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> set_ccopt_property allow_resize_of_dont_touch_cells false
**WARN: (IMPCCOPT-2033):	The property allow_resize_of_dont_touch_cells is obsolete. The value is not stored, and setting the value has no effect.
Remove references to this property from any scripts.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=02/03 14:08:12, mem=1840.9M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:07:14.9/1:01:00.4 (0.1), mem = 2820.6M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               91
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              4
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2820.6M, init mem=2820.6M)
*info: Placed = 44            
*info: Unplaced = 0           
Placement Density:40.32%(961/2383)
Placement Density (including fixed std cells):40.32%(961/2383)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2788.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:14.9/1:01:00.4 (0.1), mem = 2788.6M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 8 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 8 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2786.55 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.003520e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   145 
[NR-eGR]  MET2    (2V)           518   204 
[NR-eGR]  MET3    (3H)           387    23 
[NR-eGR]  MET4    (4V)           189     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1095   372 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 889um
[NR-eGR] Total length: 1095um, number of vias: 372
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 99um, number of vias: 24
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2818.57 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
  No private non-default CCOpt properties
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
Original list had 8 cells:
INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
New trimmed list has 6 cells:
INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
Clock tree balancer configuration for clock_tree CLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): LeafUnshield (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): TrunkUnshield (default: default)
    source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
  Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2383.360um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner slow_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.622ns
  Slew time target (trunk):   0.622ns
  Slew time target (top):     0.622ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.286ns
  Buffer max distance: 2158.170um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2158.170um, saturatedSlew=0.445ns, speed=3667.239um per ns, cellArea=33.712um^2 per 1000um}
  Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1278.452um, saturatedSlew=0.448ns, speed=2842.584um per ns, cellArea=23.548um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for slow_corner:setup.late...
Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group CLK/functional_mode:
  Sources:                     pin clk
  Total number of sinks:       8
  Delay constrained sinks:     8
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_corner:setup.late:
  Skew target:                 0.286ns
  Insertion delay target:      0.800ns
Primary reporting skew groups are:
skew_group CLK/functional_mode with 8 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.8)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree CLK...
      Clustering clock_tree CLK done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:07:16 mem=2911.7M) ***
Total net bbox length = 8.888e+02 (3.002e+02 5.886e+02) (ext = 2.625e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2879.7MB
Summary Report:
Instances move: 0 (out of 44 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.888e+02 (3.002e+02 5.886e+02) (ext = 2.625e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2879.7MB
*** Finished refinePlace (0:07:16 mem=2879.7M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow_corner:setup.late...
    Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Primary reporting skew groups after 'Clustering':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 6 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 47 nets ( ignored 46 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.030400e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   145 
[NR-eGR]  MET2    (2V)           495   199 
[NR-eGR]  MET3    (3H)           391    24 
[NR-eGR]  MET4    (4V)           211     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1098   368 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 889um
[NR-eGR] Total length: 1098um, number of vias: 368
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 102um, number of vias: 20
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0     8 
[NR-eGR]  MET2    (2V)            10     8 
[NR-eGR]  MET3    (3H)            53     4 
[NR-eGR]  MET4    (4V)            39     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total          102    20 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 72um
[NR-eGR] Total length: 102um, number of vias: 20
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 102um, number of vias: 20
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2909.89 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:07:16.0/1:01:01.4 (0.1), mem = 2909.9M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 19
[NR-eGR] Read 47 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 46
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.049600e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2909.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   145 
[NR-eGR]  MET2    (2V)           499   201 
[NR-eGR]  MET3    (3H)           391    21 
[NR-eGR]  MET4    (4V)           207     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1098   367 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 889um
[NR-eGR] Total length: 1098um, number of vias: 367
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 2909.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:07:16.0/1:01:01.5 (0.1), mem = 2909.9M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.0)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=44 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2909.887M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Skew group summary after 'Removing longest path buffering':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Skew group summary after 'Improving clock tree routing':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002], skew [0.001 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group CLK/functional_mode: insertion delay [min=0.001, max=0.002, avg=0.002, sd=0.000], skew [0.001 vs 0.286], 100% {0.001, 0.002} (wid=0.002 ws=0.001) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.655ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.014pF, total=0.014pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=96.040um, total=96.040um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.622ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
          misc counts      : r=1, pp=0
          cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
          cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
          sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
          wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
          hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUJI3VX1: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
          misc counts      : r=1, pp=0
          cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
          cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
          sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
          wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
          hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: BUJI3VX1: 2 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
      wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
      hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUJI3VX1: 2 
    Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
    misc counts      : r=1, pp=0
    cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
    cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
    sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
    wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
    hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUJI3VX1: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
  Skew group summary after Approximately balancing fragments:
    skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
      wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
      hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUJI3VX1: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
    Skew group summary after 'Improving fragments clock skew':
      skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
          misc counts      : r=1, pp=0
          cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
          cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
          sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
          wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
          hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUJI3VX1: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
      wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
      hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUJI3VX1: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
    Skew group summary after 'Approximately balancing step':
      skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
      wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
      hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUJI3VX1: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
    Skew group summary after 'Fixing clock tree overload':
      skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665], skew [0.001 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
      wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
      hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUJI3VX1: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665, avg=0.665, sd=0.000], skew [0.001 vs 0.286], 100% {0.664, 0.665} (wid=0.003 ws=0.001) (gid=0.662 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group CLK/functional_mode: insertion delay [min=0.664, max=0.665, avg=0.665, sd=0.000], skew [0.001 vs 0.286], 100% {0.664, 0.665} (wid=0.003 ws=0.001) (gid=0.662 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
    misc counts      : r=1, pp=0
    cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
    cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
    sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
    wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
    hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUJI3VX1: 2 
  Primary reporting skew groups before polishing:
    skew_group CLK/functional_mode: insertion delay [min=0.665, max=0.665], skew [0.001 vs 0.286]
  Skew group summary before polishing:
    skew_group CLK/functional_mode: insertion delay [min=0.665, max=0.665], skew [0.001 vs 0.286]
  Merging balancing drivers for power...
    Tried: 4 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
      wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
      hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUJI3VX1: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group CLK/functional_mode: insertion delay [min=0.665, max=0.665], skew [0.001 vs 0.286]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group CLK/functional_mode: insertion delay [min=0.665, max=0.665], skew [0.001 vs 0.286]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
      wire lengths     : top=0.000um, trunk=92.425um, leaf=102.735um, total=195.160um
      hp wire lengths  : top=0.000um, trunk=50.400um, leaf=70.560um, total=120.960um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=1 avg=0.421ns sd=0.000ns min=0.421ns max=0.421ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUJI3VX1: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group CLK/functional_mode: insertion delay [min=0.665, max=0.665, avg=0.665, sd=0.000], skew [0.001 vs 0.286], 100% {0.665, 0.665} (wid=0.003 ws=0.001) (gid=0.662 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group CLK/functional_mode: insertion delay [min=0.665, max=0.665, avg=0.665, sd=0.000], skew [0.001 vs 0.286], 100% {0.665, 0.665} (wid=0.003 ws=0.001) (gid=0.662 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        ...40% ...60% ...80% ...100% 
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=84.255um, leaf=101.665um, total=185.920um
      hp wire lengths  : top=0.000um, trunk=50.400um, leaf=68.040um, total=118.440um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.622ns count=2 avg=0.085ns sd=0.061ns min=0.042ns max=0.128ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=1 avg=0.419ns sd=0.000ns min=0.419ns max=0.419ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUJI3VX1: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group CLK/functional_mode: insertion delay [min=0.660, max=0.661, avg=0.661, sd=0.000], skew [0.001 vs 0.286], 100% {0.660, 0.661} (wid=0.003 ws=0.001) (gid=0.658 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group CLK/functional_mode: insertion delay [min=0.660, max=0.661, avg=0.661, sd=0.000], skew [0.001 vs 0.286], 100% {0.660, 0.661} (wid=0.003 ws=0.001) (gid=0.658 gs=0.000)
    Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.041pF fall=0.042pF).
    Resizing gates:     ...20% Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=84.255um, leaf=101.665um, total=185.920um
      hp wire lengths  : top=0.000um, trunk=50.400um, leaf=68.040um, total=118.440um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.622ns count=2 avg=0.085ns sd=0.061ns min=0.042ns max=0.128ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=1 avg=0.419ns sd=0.000ns min=0.419ns max=0.419ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUJI3VX1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group CLK/functional_mode: insertion delay [min=0.660, max=0.661, avg=0.661, sd=0.000], skew [0.001 vs 0.286], 100% {0.660, 0.661} (wid=0.003 ws=0.001) (gid=0.658 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group CLK/functional_mode: insertion delay [min=0.660, max=0.661, avg=0.661, sd=0.000], skew [0.001 vs 0.286], 100% {0.660, 0.661} (wid=0.003 ws=0.001) (gid=0.658 gs=0.000)
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.025pF
      wire lengths     : top=0.000um, trunk=84.255um, leaf=101.665um, total=185.920um
      hp wire lengths  : top=0.000um, trunk=50.400um, leaf=68.040um, total=118.440um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.622ns count=2 avg=0.085ns sd=0.061ns min=0.042ns max=0.128ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=1 avg=0.419ns sd=0.000ns min=0.419ns max=0.419ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUJI3VX1: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group CLK/functional_mode: insertion delay [min=0.660, max=0.661, avg=0.661, sd=0.000], skew [0.001 vs 0.286], 100% {0.660, 0.661} (wid=0.003 ws=0.001) (gid=0.658 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group CLK/functional_mode: insertion delay [min=0.660, max=0.661, avg=0.661, sd=0.000], skew [0.001 vs 0.286], 100% {0.660, 0.661} (wid=0.003 ws=0.001) (gid=0.658 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=3, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=6, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=3, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=1
        Max accepted move=14.560um, total accepted move=14.560um, average move=14.560um
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=1, computed=1, moveTooSmall=5, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=3, filtered=3, permitted=2, cannotCompute=0, computed=2, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
        misc counts      : r=1, pp=0
        cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
        cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
        sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.014pF, total=0.024pF
        wire lengths     : top=0.000um, trunk=81.455um, leaf=91.585um, total=173.040um
        hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Leaf  : target=0.622ns count=1 avg=0.410ns sd=0.000ns min=0.410ns max=0.410ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUJI3VX1: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group CLK/functional_mode: insertion delay [min=0.658, max=0.658, avg=0.658, sd=0.000], skew [0.001 vs 0.286], 100% {0.658, 0.658} (wid=0.003 ws=0.001) (gid=0.656 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group CLK/functional_mode: insertion delay [min=0.658, max=0.658, avg=0.658, sd=0.000], skew [0.001 vs 0.286], 100% {0.658, 0.658} (wid=0.003 ws=0.001) (gid=0.656 gs=0.000)
      Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Constraints Broken = 2 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.014pF, total=0.024pF
      wire lengths     : top=0.000um, trunk=81.455um, leaf=91.585um, total=173.040um
      hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=1 avg=0.410ns sd=0.000ns min=0.410ns max=0.410ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUJI3VX1: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group CLK/functional_mode: insertion delay [min=0.658, max=0.658, avg=0.658, sd=0.000], skew [0.001 vs 0.286], 100% {0.658, 0.658} (wid=0.003 ws=0.001) (gid=0.656 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group CLK/functional_mode: insertion delay [min=0.658, max=0.658, avg=0.658, sd=0.000], skew [0.001 vs 0.286], 100% {0.658, 0.658} (wid=0.003 ws=0.001) (gid=0.656 gs=0.000)
    Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.065pF fall=0.066pF), of which (rise=0.024pF fall=0.024pF) is wire, and (rise=0.041pF fall=0.042pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 2 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:07:16 mem=2913.5M) ***
Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2913.5MB
Summary Report:
Instances move: 0 (out of 46 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2913.5MB
*** Finished refinePlace (0:07:16 mem=2913.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 10).
  Restoring pStatusCts on 2 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=3, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 6 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 49 nets ( ignored 46 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.747200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   149 
[NR-eGR]  MET2    (2V)           539   208 
[NR-eGR]  MET3    (3H)           449    19 
[NR-eGR]  MET4    (4V)           181     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1169   376 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 954um
[NR-eGR] Total length: 1169um, number of vias: 376
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 173um, number of vias: 29
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0    12 
[NR-eGR]  MET2    (2V)            50    15 
[NR-eGR]  MET3    (3H)           111     2 
[NR-eGR]  MET4    (4V)            12     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total          173    29 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 137um
[NR-eGR] Total length: 173um, number of vias: 29
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 173um, number of vias: 29
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2913.47 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
      Routing using eGR only done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=46 and nets=51 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2913.469M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_corner:setup.late...
        Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
          misc counts      : r=1, pp=0
          cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
          cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
          sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
          wire lengths     : top=0.000um, trunk=81.455um, leaf=91.535um, total=172.990um
          hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.622ns count=2 avg=0.087ns sd=0.064ns min=0.042ns max=0.132ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=1 avg=0.420ns sd=0.000ns min=0.420ns max=0.420ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUJI3VX1: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666, avg=0.666, sd=0.000], skew [0.001 vs 0.286], 100% {0.666, 0.666} (wid=0.002 ws=0.001) (gid=0.664 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666, avg=0.666, sd=0.000], skew [0.001 vs 0.286], 100% {0.666, 0.666} (wid=0.002 ws=0.001) (gid=0.664 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
            misc counts      : r=1, pp=0
            cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
            cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
            sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
            wire lengths     : top=0.000um, trunk=81.455um, leaf=91.535um, total=172.990um
            hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.622ns count=2 avg=0.087ns sd=0.064ns min=0.042ns max=0.132ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
            Leaf  : target=0.622ns count=1 avg=0.420ns sd=0.000ns min=0.420ns max=0.420ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUJI3VX1: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666], skew [0.001 vs 0.286]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666], skew [0.001 vs 0.286]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
            misc counts      : r=1, pp=0
            cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
            cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
            sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
            wire lengths     : top=0.000um, trunk=81.455um, leaf=91.535um, total=172.990um
            hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.622ns count=2 avg=0.087ns sd=0.064ns min=0.042ns max=0.132ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
            Leaf  : target=0.622ns count=1 avg=0.420ns sd=0.000ns min=0.420ns max=0.420ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUJI3VX1: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666], skew [0.001 vs 0.286]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666], skew [0.001 vs 0.286]
          Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
            sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
            misc counts      : r=1, pp=0
            cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
            cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
            sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
            wire lengths     : top=0.000um, trunk=81.455um, leaf=91.535um, total=172.990um
            hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.622ns count=2 avg=0.087ns sd=0.064ns min=0.042ns max=0.132ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
            Leaf  : target=0.622ns count=1 avg=0.420ns sd=0.000ns min=0.420ns max=0.420ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUJI3VX1: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666], skew [0.001 vs 0.286]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666], skew [0.001 vs 0.286]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
          sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
          misc counts      : r=1, pp=0
          cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
          cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
          sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.015pF, total=0.026pF
          wire lengths     : top=0.000um, trunk=81.455um, leaf=91.535um, total=172.990um
          hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.622ns count=2 avg=0.087ns sd=0.064ns min=0.042ns max=0.132ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
          Leaf  : target=0.622ns count=1 avg=0.420ns sd=0.000ns min=0.420ns max=0.420ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUJI3VX1: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666, avg=0.666, sd=0.000], skew [0.001 vs 0.286], 100% {0.666, 0.666} (wid=0.002 ws=0.001) (gid=0.664 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group CLK/functional_mode: insertion delay [min=0.666, max=0.666, avg=0.666, sd=0.000], skew [0.001 vs 0.286], 100% {0.666, 0.666} (wid=0.002 ws=0.001) (gid=0.664 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 2 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:07:16 mem=2817.6M) ***
Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2785.6MB
Summary Report:
Instances move: 0 (out of 46 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2785.6MB
*** Finished refinePlace (0:07:16 mem=2785.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 10).
  Restoring pStatusCts on 2 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 3 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 3 nets for routing of which 3 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 3 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 6 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 49 nets ( ignored 46 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.747200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0   149 
[NR-eGR]  MET2    (2V)           539   208 
[NR-eGR]  MET3    (3H)           449    19 
[NR-eGR]  MET4    (4V)           181     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1169   376 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 954um
[NR-eGR] Total length: 1169um, number of vias: 376
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 173um, number of vias: 29
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             0    12 
[NR-eGR]  MET2    (2V)            50    15 
[NR-eGR]  MET3    (3H)           111     2 
[NR-eGR]  MET4    (4V)            12     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total          173    29 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 137um
[NR-eGR] Total length: 173um, number of vias: 29
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 173um, number of vias: 29
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2817.62 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 3 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=02/03 14:08:13, mem=1854.7M)

globalDetailRoute

#Start globalDetailRoute on Sat Feb  3 14:08:13 2024
#
#num needed restored net=0
#need_extraction net=0 (total=51)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total wire length = 173 um.
#Total half perimeter of net bounding box = 141 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 50 um.
#Total wire length on LAYER MET3 = 111 um.
#Total wire length on LAYER MET4 = 12 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 29
#Up-Via Summary (total 29):
#           
#-----------------------
# MET1               12
# MET2               15
# MET3                2
#-----------------------
#                    29 
#
#Start routing data preparation on Sat Feb  3 14:08:13 2024
#
#VS-NDR VOLTAGE_SPACING_0 is found to be trivial
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 49 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
#shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=6(METTPL)
#pin_access_rlayer=2(MET2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.87 (MB), peak = 1997.82 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1869.79 (MB), peak = 1997.82 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 49 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2              25 ( 49.0%)
#          3              12 ( 23.5%)
#          4               2 (  3.9%)
#          5               6 ( 11.8%)
#          8               1 (  2.0%)
#          9               2 (  3.9%)
#  10  -  19               1 (  2.0%)
#     >=2000               0 (  0.0%)
#
#Total: 51 nets, 49 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed            3 ( 6.1%)
#  Clock                          3
#  Prefer layer range             3
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#           2 MET2           4 MET4             3 (  6.1%)
#
#3 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.85 (MB)
#Total memory = 1881.54 (MB)
#Peak memory = 1997.82 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --0.80 [4]--
#
#Wire/Via statistics after line assignment ...
#Total wire length = 172 um.
#Total half perimeter of net bounding box = 141 um.
#Total wire length on LAYER MET1 = 1 um.
#Total wire length on LAYER MET2 = 50 um.
#Total wire length on LAYER MET3 = 109 um.
#Total wire length on LAYER MET4 = 12 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 29
#Up-Via Summary (total 29):
#           
#-----------------------
# MET1               12
# MET2               15
# MET3                2
#-----------------------
#                    29 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 19.68 (MB)
#Total memory = 1875.38 (MB)
#Peak memory = 1997.82 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 4 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 49 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 49 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 49 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 49 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1879.54 (MB), peak = 1997.82 (MB)
#Complete Detail Routing.
#Total wire length = 181 um.
#Total half perimeter of net bounding box = 141 um.
#Total wire length on LAYER MET1 = 1 um.
#Total wire length on LAYER MET2 = 55 um.
#Total wire length on LAYER MET3 = 113 um.
#Total wire length on LAYER MET4 = 12 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 25
#Up-Via Summary (total 25):
#           
#-----------------------
# MET1               12
# MET2               11
# MET3                2
#-----------------------
#                    25 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.19 (MB)
#Total memory = 1879.57 (MB)
#Peak memory = 1997.82 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.20 (MB)
#Total memory = 1879.57 (MB)
#Peak memory = 1997.82 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 31.54 (MB)
#Total memory = 1886.33 (MB)
#Peak memory = 1997.82 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Feb  3 14:08:16 2024
#
% End globalDetailRoute (date=02/03 14:08:16, total cpu=0:00:02.4, real=0:00:03.0, peak res=1997.8M, current mem=1886.1M)
        NanoRoute done. (took cpu=0:00:02.4 real=0:00:02.3)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 3 net(s)
Set FIXED placed status on 2 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2833.88 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 32
[NR-eGR] Read 49 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 46
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.049600e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             1   149 
[NR-eGR]  MET2    (2V)           544   201 
[NR-eGR]  MET3    (3H)           451    19 
[NR-eGR]  MET4    (4V)           180     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1176   369 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 954um
[NR-eGR] Total length: 1176um, number of vias: 369
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 2833.88 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.5 real=0:00:02.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'counter' of instances=46 and nets=51 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2833.875M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
    misc counts      : r=1, pp=0
    cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
    cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
    sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
    wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
    hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUJI3VX1: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:02.5 real=0:00:02.5)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
        misc counts      : r=1, pp=0
        cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
        cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
        sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
        wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
        hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUJI3VX1: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674], skew [0.001 vs 0.286]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674], skew [0.001 vs 0.286]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
        misc counts      : r=1, pp=0
        cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
        cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
        sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
        wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
        hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUJI3VX1: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674], skew [0.001 vs 0.286]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674], skew [0.001 vs 0.286]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 3, nets tested: 3, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
      wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
      hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUJI3VX1: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
        sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
        misc counts      : r=1, pp=0
        cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
        cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
        sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
        wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
        hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
        Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUJI3VX1: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    48 (unrouted=2, trialRouted=46, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
    misc counts      : r=1, pp=0
    cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
    cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
    sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
    wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
    hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
    Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUJI3VX1: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                     2      25.088       0.009
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                         2      25.088       0.009
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular               8
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Total                 8
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk       80.640
  Leaf       100.240
  Total      180.880
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk        44.800
  Leaf         57.960
  Total       102.760
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.009    0.011    0.020
  Leaf     0.032    0.016    0.049
  Total    0.042    0.028    0.069
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.032     0.004       0.000      0.004    0.004
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.622       2       0.086       0.063      0.042    0.131    {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}         -
  Leaf        0.622       1       0.434       0.000      0.434    0.434    {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  BUJI3VX1    buffer      2        25.088
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    CLK/functional_mode    0.673     0.674     0.001       0.286         0.001           0.001           0.674        0.000     100% {0.673, 0.674}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    CLK/functional_mode    0.673     0.674     0.001       0.286         0.001           0.001           0.674        0.000     100% {0.673, 0.674}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=2920.76)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 49
Total number of fetched objects 49
End delay calculation. (MEM=3091.14 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3091.14 CPU=0:00:00.0 REAL=0:00:00.0)
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 0.8, Propagated Latency: 0.682963
	 Executing: set_clock_latency -source -early -max -rise 0.117037 [get_pins clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 0.8, Propagated Latency: 0.682963
	 Executing: set_clock_latency -source -late -max -rise 0.117037 [get_pins clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 0.8, Propagated Latency: 0.721563
	 Executing: set_clock_latency -source -early -max -fall 0.0784371 [get_pins clk]
	Clock: CLK, View: slow_functional_mode, Ideal Latency: 0.8, Propagated Latency: 0.721563
	 Executing: set_clock_latency -source -late -max -fall 0.0784371 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 0.8, Propagated Latency: 0.30485
	 Executing: set_clock_latency -source -early -min -rise 0.49515 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 0.8, Propagated Latency: 0.30485
	 Executing: set_clock_latency -source -late -min -rise 0.49515 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 0.8, Propagated Latency: 0.33335
	 Executing: set_clock_latency -source -early -min -fall 0.46665 [get_pins clk]
	Clock: CLK, View: fast_functional_mode, Ideal Latency: 0.8, Propagated Latency: 0.33335
	 Executing: set_clock_latency -source -late -min -fall 0.46665 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
  sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
  misc counts      : r=1, pp=0
  cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
  cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
  sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
  wire capacitance : top=0.000pF, trunk=0.011pF, leaf=0.016pF, total=0.028pF
  wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
  hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.622ns count=2 avg=0.086ns sd=0.063ns min=0.042ns max=0.131ns {2 <= 0.373ns, 0 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
  Leaf  : target=0.622ns count=1 avg=0.434ns sd=0.000ns min=0.434ns max=0.434ns {0 <= 0.373ns, 1 <= 0.498ns, 0 <= 0.560ns, 0 <= 0.591ns, 0 <= 0.622ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUJI3VX1: 2 
Primary reporting skew groups after update timingGraph:
  skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
Skew group summary after update timingGraph:
  skew_group CLK/functional_mode: insertion delay [min=0.673, max=0.674, avg=0.674, sd=0.000], skew [0.001 vs 0.286], 100% {0.673, 0.674} (wid=0.002 ws=0.001) (gid=0.672 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.2)
Runtime done. (took cpu=0:00:04.3 real=0:00:04.2)
Runtime Summary
===============
Clock Runtime:  (28%) Core CTS           1.18 (Init 0.86, Construction 0.05, Implementation 0.12, eGRPC 0.03, PostConditioning 0.03, Other 0.09)
Clock Runtime:  (62%) CTS services       2.58 (RefinePlace 0.07, EarlyGlobalClock 0.12, NanoRoute 2.32, ExtractRC 0.07, TimingAnalysis 0.00)
Clock Runtime:   (9%) Other CTS          0.38 (Init 0.05, CongRepair/EGR-DP 0.09, TimingUpdate 0.24, Other 0.00)
Clock Runtime: (100%) Total              4.14

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.2/0:00:04.1 (1.0), totSession cpu/real = 0:07:19.1/1:01:04.6 (0.1), mem = 2833.0M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         11  Found use of '%s'. This will continue to...
*** Message Summary: 15 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:04.3/0:00:04.2 (1.0), totSession cpu/real = 0:07:19.1/1:01:04.6 (0.1), mem = 2833.0M
#% End ccopt_design (date=02/03 14:08:16, total cpu=0:00:04.3, real=0:00:04.0, peak res=1997.8M, current mem=1914.5M)
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1914.5M, totSessionCpu=0:07:19 **
*** optDesign #1 [begin] : totSession cpu/real = 0:07:19.1/1:01:04.6 (0.1), mem = 2831.0M
GigaOpt running with 4 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:19.1/1:01:04.6 (0.1), mem = 2831.0M
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeHoldViews                       { fast_functional_mode }
setOptMode -activeSetupViews                      { slow_functional_mode }
setOptMode -autoSetupViews                        { slow_functional_mode}
setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 false
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            4
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1976.2M, totSessionCpu=0:07:20 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2895.4M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2997.08)
Total number of fetched objects 49
End delay calculation. (MEM=3091.05 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3091.05 CPU=0:00:00.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:07:21 mem=3122.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.217  |  0.217  |  1.983  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.368%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 2047.2M, totSessionCpu=0:07:21 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:07:20.6/1:01:06.0 (0.1), mem = 2973.1M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:20.6/1:01:06.0 (0.1), mem = 2973.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET2 (z=2)  |          3 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:20.6/1:01:06.0 (0.1), mem = 2974.1M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:20.6/1:01:06.0 (0.1), mem = 2974.1M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:07:21.3/1:01:06.7 (0.1), mem = 2977.8M
*** Starting optimizing excluded clock nets MEM= 2977.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2977.8M) ***
*** Starting optimizing excluded clock nets MEM= 2977.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2977.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:21.3/1:01:06.7 (0.1), mem = 2977.8M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:07:21.4/1:01:06.8 (0.1), mem = 2978.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:21.4/1:01:06.8 (0.1), mem = 2978.2M
*info: 3 clock nets excluded
*info: 3 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+--------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point   |
+--------+--------+---------+------------+--------+--------------------+---------+--------------+
|   0.000|   0.000|   41.37%|   0:00:00.0| 3204.3M|slow_functional_mode|       NA| NA           |
+--------+--------+---------+------------+--------+--------------------+---------+--------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3204.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3204.3M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:07:22.1/1:01:07.5 (0.1), mem = 2994.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:22.2/1:01:07.6 (0.1), mem = 3197.7M
Usable buffer cells for single buffer setup transform:
BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 41.37
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   41.37%|        -|   0.100|   0.000|   0:00:00.0| 3203.7M|
|   41.37%|        0|   0.100|   0.000|   0:00:00.0| 3203.7M|
|   41.37%|        0|   0.100|   0.000|   0:00:00.0| 3203.7M|
|   41.37%|        0|   0.100|   0.000|   0:00:00.0| 3203.7M|
|   41.37%|        0|   0.100|   0.000|   0:00:00.0| 3203.7M|
|   41.37%|        0|   0.100|   0.000|   0:00:00.0| 3203.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 41.37

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
*** Starting refinePlace (0:07:23 mem=3203.7M) ***
Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3171.7MB
Summary Report:
Instances move: 0 (out of 44 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.539e+02 (3.613e+02 5.926e+02) (ext = 2.743e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3171.7MB
*** Finished refinePlace (0:07:23 mem=3171.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3171.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3203.7M) ***
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.0), totSession cpu/real = 0:07:23.0/1:01:08.3 (0.1), mem = 3203.7M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2996.96M, totSessionCpu=0:07:23).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:07:23 mem=2997.0M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 15.2927988604617440
Move report: Detail placement moves 7 insts, mean move: 4.88 um, max move: 9.52 um 
	Max move on inst (g220__9945): (47.04, 32.48) --> (42.00, 28.00)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2965.0MB
Summary Report:
Instances move: 7 (out of 44 movable)
Instances flipped: 0
Mean displacement: 4.88 um
Max displacement: 9.52 um (Instance: g220__9945) (47.04, 32.48) -> (42, 28)
	Length: 10 sites, height: 1 rows, site name: core_ji3v, cell type: EN2JI3VX0
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2965.0MB
*** Finished refinePlace (0:07:23 mem=2965.0M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2961.44)
Total number of fetched objects 49
End delay calculation. (MEM=3136.66 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3136.66 CPU=0:00:00.0 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 32
[NR-eGR] Read 49 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 46
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.780800e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  MET1    (1H)             1   149 
[NR-eGR]  MET2    (2V)           471   194 
[NR-eGR]  MET3    (3H)           453    33 
[NR-eGR]  MET4    (4V)           219     0 
[NR-eGR]  METTP   (5H)             0     0 
[NR-eGR]  METTPL  (6V)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1143   376 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 938um
[NR-eGR] Total length: 1143um, number of vias: 376
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2958.16 MB )
Extraction called for design 'counter' of instances=46 and nets=51 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2958.156M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:23.4/1:01:08.8 (0.1), mem = 2977.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| MET2 (z=2)  |          3 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (3.4), totSession cpu/real = 0:07:23.4/1:01:08.8 (0.1), mem = 2977.2M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2985.79)
Total number of fetched objects 49
End delay calculation. (MEM=3136.99 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3136.99 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:23.6/1:01:08.9 (0.1), mem = 3168.0M
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.27|     0.00|       0|       0|       0| 41.37%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.27|     0.00|       0|       0|       0| 41.37%| 0:00:00.0|  3280.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3280.7M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:07:23.6/1:01:09.0 (0.1), mem = 3010.0M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 0 nets on 49 nets : 

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'counter' of instances=46 and nets=51 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2973.875M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=2996.98)
Total number of fetched objects 49
End delay calculation. (MEM=3148.19 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3148.19 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:24 mem=3179.2M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2071.9M, totSessionCpu=0:07:24 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.274  |  0.274  |  1.984  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.368%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2073.9M, totSessionCpu=0:07:24 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:04.8/0:00:05.4 (0.9), totSession cpu/real = 0:07:23.9/1:01:10.0 (0.1), mem = 3027.5M
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2027.5M, totSessionCpu=0:07:24 **
*** optDesign #2 [begin] : totSession cpu/real = 0:07:23.9/1:01:10.0 (0.1), mem = 2989.5M
GigaOpt running with 4 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:07:23.9/1:01:10.0 (0.1), mem = 2989.5M
**INFO: User settings:
setDesignMode -process                            180
setExtractRCMode -coupling_c_th                   3
setExtractRCMode -engine                          preRoute
setExtractRCMode -relative_c_th                   0.03
setExtractRCMode -total_c_th                      5
setUsefulSkewMode -ecoRoute                       false
setUsefulSkewMode -maxAllowedDelay                1
setUsefulSkewMode -noBoundary                     false
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    false
setDelayCalMode -socv_accuracy_mode               low
setOptMode -activeSetupViews                      { slow_functional_mode }
setOptMode -autoSetupViews                        { slow_functional_mode}
setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
setOptMode -drcMargin                             0
setOptMode -fixCap                                true
setOptMode -fixDrc                                true
setOptMode -fixFanoutLoad                         false
setOptMode -fixTran                               true
setOptMode -optimizeFF                            true
setOptMode -preserveAllSequential                 false
setOptMode -setupTargetSlack                      0
setAnalysisMode -analysisType                     bcwc
setAnalysisMode -checkType                        setup
setAnalysisMode -clkSrcPath                       true
setAnalysisMode -clockPropagation                 sdcControl
setAnalysisMode -usefulSkew                       true
setAnalysisMode -virtualIPO                       false
setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
setRouteMode -earlyGlobalMaxRouteLayer            4
setRouteMode -earlyGlobalMinRouteLayer            2
setRouteMode -earlyGlobalRoutePartitionPinGuide   true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2034.7M, totSessionCpu=0:07:25 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2989.5M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:07:25.2/1:01:11.3 (0.1), mem = 3086.9M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:26 mem=3028.9M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:07:25.8/1:01:11.9 (0.1), mem = 3028.9M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=3172.01)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 49
End delay calculation. (MEM=3190.68 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3190.68 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:26 mem=3221.7M)

Active hold views:
 fast_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:07:26 mem=3222.7M ***
OPTC: user 20.0
Done building hold timer [163 node(s), 234 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:07:26 mem=3222.7M ***
Restoring timing graph ...
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
**WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
Type 'man IMPCTE-290' for more detail.
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:07:27 mem=3222.7M ***

*Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
*Info: worst delay setup view: slow_functional_mode

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.274  |  0.274  |  1.984  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.000  | -0.057  | -1.000  |
|           TNS (ns):| -7.977  | -0.162  | -7.977  |
|    Violating Paths:|    8    |    8    |    8    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.368%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2098.9M, totSessionCpu=0:07:27 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:07:27.2/1:01:13.3 (0.1), mem = 3035.7M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:07:27.2/1:01:13.3 (0.1), mem = 3035.7M
*info: Run optDesign holdfix with 4 threads.
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:07:27 mem=3242.8M density=41.368% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.000|    -7.98|       8|          0|       0(     0)|   41.37%|   0:00:00.0|  3317.2M|
|   1|  -1.000|    -7.98|       8|          0|       0(     0)|   41.37%|   0:00:00.0|  3317.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.000|    -7.98|       8|          0|       0(     0)|   41.37%|   0:00:00.0|  3317.2M|
|   1|   0.081|     0.00|       0|         10|       0(     0)|   54.53%|   0:00:00.0|  3390.5M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 10 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:07:27 mem=3436.2M density=54.526% ***

*info:
*info: Added a total of 10 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUJI3VX0' used
*info:            1 cell  of type 'BUJI3VX16' used
*info:            1 cell  of type 'BUJI3VX2' used
*info:            2 cells of type 'DLY1JI3VX1' used
*info:            5 cells of type 'DLY2JI3VX1' used

*** Starting refinePlace (0:07:27 mem=3340.2M) ***
Total net bbox length = 1.105e+03 (5.036e+02 6.009e+02) (ext = 2.638e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3308.2MB
Summary Report:
Instances move: 0 (out of 54 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.105e+03 (5.036e+02 6.009e+02) (ext = 2.638e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3308.2MB
*** Finished refinePlace (0:07:27 mem=3308.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3308.2M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=3340.2M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:07:27 mem=3411.7M density=54.526%) ***
**INFO: total 17 insts, 25 nets marked don't touch
**INFO: total 17 insts, 25 nets marked don't touch DB property
**INFO: total 17 insts, 25 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.3), totSession cpu/real = 0:07:27.4/1:01:13.4 (0.1), mem = 3047.0M
*** Steiner Routed Nets: 33.898%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0455
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 slow_functional_mode
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] MET1 has single uniform track structure
[NR-eGR] MET2 has single uniform track structure
[NR-eGR] MET3 has single uniform track structure
[NR-eGR] MET4 has single uniform track structure
[NR-eGR] METTP has single uniform track structure
[NR-eGR] METTPL has single uniform track structure
[NR-eGR] Read 51 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 51
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 3  Num Prerouted Wires = 32
[NR-eGR] Read 59 nets ( ignored 3 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 56
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.034880e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3142.36 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 2010.5M, totSessionCpu=0:07:27 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=3001.94)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 59
End delay calculation. (MEM=3136.07 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3136.07 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:28 mem=3167.1M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=3101.01)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 59
End delay calculation. (MEM=3224.61 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3224.61 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:28 mem=3255.6M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.039  |  0.039  |  0.319  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.288  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2140.0M, totSessionCpu=0:07:28 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:04.0/0:00:04.7 (0.9), totSession cpu/real = 0:07:27.9/1:01:14.7 (0.1), mem = 3077.5M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_postCTS -outDir timingReports
*** timeDesign #8 [begin] : totSession cpu/real = 0:07:29.7/1:02:04.5 (0.1), mem = 3077.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3049.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.039  |  0.039  |  0.319  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.14 sec
Total Real time: 1.0 sec
Total Memory Usage: 3050.175781 Mbytes
*** timeDesign #8 [finish] : cpu/real = 0:00:00.1/0:00:01.0 (0.1), totSession cpu/real = 0:07:29.8/1:02:05.4 (0.1), mem = 3050.2M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix counter_postCTS -outDir timingReports
*** timeDesign #9 [begin] : totSession cpu/real = 0:07:30.0/1:02:11.0 (0.1), mem = 3050.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3016.7M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=3034.73)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 59
End delay calculation. (MEM=3185.94 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3185.94 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:30 mem=3216.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.288  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 54.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.32 sec
Total Real time: 0.0 sec
Total Memory Usage: 3023.890625 Mbytes
*** timeDesign #9 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:30.3/1:02:11.4 (0.1), mem = 3023.9M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix counter_postCTS -outDir timingReports
*** timeDesign #10 [begin] : totSession cpu/real = 0:07:30.5/1:02:14.5 (0.1), mem = 3023.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3023.9M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=3043.72)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Total number of fetched objects 59
End delay calculation. (MEM=3194.93 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3194.93 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:31 mem=3225.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.081  |  0.081  |  0.288  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 54.526%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.3 sec
Total Real time: 0.0 sec
Total Memory Usage: 3041.875 Mbytes
*** timeDesign #10 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:30.8/1:02:14.8 (0.1), mem = 3041.9M
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for slow_corner:setup.late...
Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> selectInst CTS_cdb_buf_00009
<CMD> zoomSelected
<CMD> saveDesign counter_ld_fp_pw_pn_pl_cts
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=02/03 14:10:26, mem=2058.8M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp_pw_pn_pl_cts
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 43 strips and 45 vias are created in OpenAccess database.
Signal Routes: Created 208 routes.
Created 56 insts; 112 instTerms; 61 nets; 0 routes.
**WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OpenAccess database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save ccopt configuration ... (date=02/03 14:10:26, mem=2058.9M)
% End Save ccopt configuration ... (date=02/03 14:10:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2058.9M, current mem=2055.6M)
% Begin Save AAE data ... (date=02/03 14:10:26, mem=2055.6M)
Saving AAE Data ...
% End Save AAE data ... (date=02/03 14:10:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2055.6M, current mem=2055.6M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#Saving pin access data to file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts/inn_data/counter.apa ...
#
Saving rc congestion map /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts/counter.congmap.gz ...
Saving thumbnail file...
% Begin Save power constraints data ... (date=02/03 14:10:27, mem=2055.8M)
% End Save power constraints data ... (date=02/03 14:10:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2055.8M, current mem=2055.8M)
min_rc max_rc typ_rc
Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=3043.1M) ***
#% End save design ... (date=02/03 14:10:27, total cpu=0:00:00.5, real=0:00:01.0, peak res=2058.9M, current mem=2056.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> optDesign -postRout
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2056.0M, totSessionCpu=0:07:35 **
**ERROR: (IMPOPT-608):	Design is not routed yet.
Design is preRoute state
1

Usage: source [-help] <file_name> [-quiet  | -verbose ] [-quiet  | -echo ]

**ERROR: (IMPTCM-48):	"xfab_nroute.cmd" is not a legal option for command "source". Either the current option or an option prior to it is not specified correctly.
  
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=02/03 14:11:38, mem=2057.5M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2057.55 (MB), peak = 2304.64 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               91
setNanoRouteMode -routeBottomRoutingLayer           1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
setNanoRouteMode -routeTopRoutingLayer              4
setNanoRouteMode -routeWithSiDriven                 false
setNanoRouteMode -routeWithSiPostRouteFix           false
setNanoRouteMode -routeWithTimingDriven             false
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -SIAware                            true
setDelayCalMode -socv_accuracy_mode                 low
setSIMode -separate_delta_delay_on_data             true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3040.2M, init mem=3040.2M)
*info: Placed = 56             (Fixed = 2)
*info: Unplaced = 0           
Placement Density:54.53%(1300/2383)
Placement Density (including fixed std cells):54.53%(1300/2383)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3008.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (3) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3008.2M) ***
% Begin globalDetailRoute (date=02/03 14:11:38, mem=2048.4M)

globalDetailRoute

#Start globalDetailRoute on Sat Feb  3 14:11:38 2024
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=61)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 59.
#Total number of nets in the design = 61.
#56 routable nets do not have any wires.
#3 routable nets have routed wires.
#56 nets will be global routed.
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 4 threads.
#Start routing data preparation on Sat Feb  3 14:11:38 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
#shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
#pin_access_rlayer=2(MET2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2056.84 (MB), peak = 2304.64 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2066.73 (MB), peak = 2304.64 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Finished routing data preparation on Sat Feb  3 14:11:39 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 15.06 (MB)
#Total memory = 2066.80 (MB)
#Peak memory = 2304.64 (MB)
#
#
#Start global routing on Sat Feb  3 14:11:39 2024
#
#
#Start global routing initialization on Sat Feb  3 14:11:39 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Feb  3 14:11:39 2024
#
#Start routing resource analysis on Sat Feb  3 14:11:39 2024
#
#Routing resource analysis is done on Sat Feb  3 14:11:39 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MET1           H          34          82          72    12.50%
#  MET2           V          90          41          72     0.00%
#  MET3           H         112           4          72     0.00%
#  MET4           V         130           1          72     0.00%
#  --------------------------------------------------------------
#  Total                    367      26.35%         288     3.12%
#
#
#
#
#Global routing data preparation is done on Sat Feb  3 14:11:39 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2071.93 (MB), peak = 2304.64 (MB)
#
#
#Global routing initialization is done on Sat Feb  3 14:11:39 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2071.99 (MB), peak = 2304.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2072.39 (MB), peak = 2304.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2072.43 (MB), peak = 2304.64 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2072.43 (MB), peak = 2304.64 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2072.43 (MB), peak = 2304.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 59.
#Total number of nets in the design = 61.
#
#59 routable nets have routed wires.
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              56  
#-----------------------------
#        Total              56  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            3              56  
#------------------------------------------
#        Total            3              56  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  MET1          0(0.00%)   (0.00%)
#  MET2          0(0.00%)   (0.00%)
#  MET3          0(0.00%)   (0.00%)
#  MET4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     MET1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     MET2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     MET3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     MET4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 1111 um.
#Total half perimeter of net bounding box = 1226 um.
#Total wire length on LAYER MET1 = 1 um.
#Total wire length on LAYER MET2 = 414 um.
#Total wire length on LAYER MET3 = 558 um.
#Total wire length on LAYER MET4 = 138 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 264
#Up-Via Summary (total 264):
#           
#-----------------------
# MET1              153
# MET2               99
# MET3               12
#-----------------------
#                   264 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.11 (MB)
#Total memory = 2071.91 (MB)
#Peak memory = 2304.64 (MB)
#
#Finished global routing on Sat Feb  3 14:11:40 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2071.91 (MB), peak = 2304.64 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Start Track Assignment.
#Done with 54 horizontal wires in 1 hboxes and 45 vertical wires in 1 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# MET1           0.00 	  0.00%  	  0.00% 	  0.00%
# MET2         367.93 	  0.00%  	  0.00% 	  0.00%
# MET3         449.96 	  0.00%  	  0.00% 	  0.00%
# MET4         123.78 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         941.67  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 1112 um.
#Total half perimeter of net bounding box = 1226 um.
#Total wire length on LAYER MET1 = 1 um.
#Total wire length on LAYER MET2 = 426 um.
#Total wire length on LAYER MET3 = 551 um.
#Total wire length on LAYER MET4 = 134 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 264
#Up-Via Summary (total 264):
#           
#-----------------------
# MET1              153
# MET2               99
# MET3               12
#-----------------------
#                   264 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2073.05 (MB), peak = 2304.64 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 21.32 (MB)
#Total memory = 2073.05 (MB)
#Peak memory = 2304.64 (MB)
#Using multithreading with 4 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          4        1        5
#	MET2          0        2        2
#	Totals        4        3        7
#19 out of 56 instances (33.9%) need to be verified(marked ipoed), dirty area = 10.4%.
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1          4        1        5
#	MET2          0        2        2
#	Totals        4        3        7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.37 (MB), peak = 2304.64 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.30 (MB), peak = 2304.64 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.80 (MB), peak = 2304.64 (MB)
#Complete Detail Routing.
#Total wire length = 1336 um.
#Total half perimeter of net bounding box = 1226 um.
#Total wire length on LAYER MET1 = 149 um.
#Total wire length on LAYER MET2 = 568 um.
#Total wire length on LAYER MET3 = 467 um.
#Total wire length on LAYER MET4 = 152 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 248
#Up-Via Summary (total 248):
#           
#-----------------------
# MET1              150
# MET2               86
# MET3               12
#-----------------------
#                   248 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.75 (MB)
#Total memory = 2079.81 (MB)
#Peak memory = 2304.64 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.66 (MB), peak = 2304.64 (MB)
#
#Total wire length = 1336 um.
#Total half perimeter of net bounding box = 1226 um.
#Total wire length on LAYER MET1 = 149 um.
#Total wire length on LAYER MET2 = 568 um.
#Total wire length on LAYER MET3 = 467 um.
#Total wire length on LAYER MET4 = 152 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 248
#Up-Via Summary (total 248):
#           
#-----------------------
# MET1              150
# MET2               86
# MET3               12
#-----------------------
#                   248 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 1336 um.
#Total half perimeter of net bounding box = 1226 um.
#Total wire length on LAYER MET1 = 149 um.
#Total wire length on LAYER MET2 = 568 um.
#Total wire length on LAYER MET3 = 467 um.
#Total wire length on LAYER MET4 = 152 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 248
#Up-Via Summary (total 248):
#           
#-----------------------
# MET1              150
# MET2               86
# MET3               12
#-----------------------
#                   248 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2079.43 (MB), peak = 2304.64 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Feb  3 14:11:40 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 8 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 1347 um.
#Total half perimeter of net bounding box = 1226 um.
#Total wire length on LAYER MET1 = 149 um.
#Total wire length on LAYER MET2 = 570 um.
#Total wire length on LAYER MET3 = 476 um.
#Total wire length on LAYER MET4 = 152 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 248
#Up-Via Summary (total 248):
#           
#-----------------------
# MET1              150
# MET2               86
# MET3               12
#-----------------------
#                   248 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2080.51 (MB), peak = 2304.64 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2080.38 (MB), peak = 2304.64 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 1347 um.
#Total half perimeter of net bounding box = 1226 um.
#Total wire length on LAYER MET1 = 149 um.
#Total wire length on LAYER MET2 = 570 um.
#Total wire length on LAYER MET3 = 476 um.
#Total wire length on LAYER MET4 = 152 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 248
#Up-Via Summary (total 248):
#           
#-----------------------
# MET1              150
# MET2               86
# MET3               12
#-----------------------
#                   248 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.33 (MB)
#Total memory = 2080.38 (MB)
#Peak memory = 2304.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 28.00 (MB)
#Total memory = 2076.39 (MB)
#Peak memory = 2304.64 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Feb  3 14:11:40 2024
#
% End globalDetailRoute (date=02/03 14:11:40, total cpu=0:00:01.8, real=0:00:02.0, peak res=2074.6M, current mem=2074.6M)
#Default setup view is reset to slow_functional_mode.
#Default setup view is reset to slow_functional_mode.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2059.77 (MB), peak = 2304.64 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRIG-1303            2  The congestion map does not match the GC...
WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 3 warning(s), 0 error(s)

#% End routeDesign (date=02/03 14:11:40, total cpu=0:00:01.9, real=0:00:02.0, peak res=2074.6M, current mem=2059.8M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setDelayCalMode -engine default -siAware true
<CMD> timeDesign -postRoute
*** timeDesign #11 [begin] : totSession cpu/real = 0:07:38.6/1:04:28.4 (0.1), mem = 3049.0M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3049.0M)
Extracted 10.3797% (CPU Time= 0:00:00.0  MEM= 3061.0M)
Extracted 20.5063% (CPU Time= 0:00:00.0  MEM= 3085.0M)
Extracted 30.3797% (CPU Time= 0:00:00.0  MEM= 3085.0M)
Extracted 40.5063% (CPU Time= 0:00:00.0  MEM= 3085.0M)
Extracted 50.3797% (CPU Time= 0:00:00.0  MEM= 3085.0M)
Extracted 60.5063% (CPU Time= 0:00:00.0  MEM= 3085.0M)
Extracted 70.3797% (CPU Time= 0:00:00.0  MEM= 3085.0M)
Extracted 80.5063% (CPU Time= 0:00:00.0  MEM= 3085.0M)
Extracted 90.3797% (CPU Time= 0:00:00.0  MEM= 3085.0M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3085.0M)
Number of Extracted Resistors     : 657
Number of Extracted Ground Cap.   : 696
Number of Extracted Coupling Cap. : 880
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3069.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3077.020M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3084.56 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3108.43)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3370.04 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3280.81 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3311.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3280.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3158.94)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3326.61 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3326.61 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:07:39 mem=3355.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.223  | -0.223  |  0.042  |
|           TNS (ns):| -0.223  | -0.223  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.526%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.82 sec
Total Real time: 2.0 sec
Total Memory Usage: 3208.066406 Mbytes
Reset AAE Options
*** timeDesign #11 [finish] : cpu/real = 0:00:00.8/0:00:01.8 (0.5), totSession cpu/real = 0:07:39.4/1:04:30.1 (0.1), mem = 3208.1M
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report counter.drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 3212.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> fit
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Feb  3 14:15:47 2024

Design Name: counter
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (73.3600, 64.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 4 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Feb  3 14:15:47 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 32.016M)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_postRoute -outDir timingReports
*** timeDesign #12 [begin] : totSession cpu/real = 0:08:06.4/1:08:51.8 (0.1), mem = 3508.2M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3248.2M)
Extracted 10.3797% (CPU Time= 0:00:00.0  MEM= 3260.3M)
Extracted 20.5063% (CPU Time= 0:00:00.0  MEM= 3284.3M)
Extracted 30.3797% (CPU Time= 0:00:00.0  MEM= 3284.3M)
Extracted 40.5063% (CPU Time= 0:00:00.0  MEM= 3284.3M)
Extracted 50.3797% (CPU Time= 0:00:00.0  MEM= 3284.3M)
Extracted 60.5063% (CPU Time= 0:00:00.0  MEM= 3284.3M)
Extracted 70.3797% (CPU Time= 0:00:00.0  MEM= 3284.3M)
Extracted 80.5063% (CPU Time= 0:00:00.0  MEM= 3284.3M)
Extracted 90.3797% (CPU Time= 0:00:00.0  MEM= 3284.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3284.3M)
Number of Extracted Resistors     : 657
Number of Extracted Ground Cap.   : 696
Number of Extracted Coupling Cap. : 880
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3268.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 3276.250M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3226.51)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3396.89 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3396.89 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3427.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3396.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3234.02)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3397.69 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3397.69 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:08:07 mem=3426.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.223  | -0.223  |  0.042  |
|           TNS (ns):| -0.223  | -0.223  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.526%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.78 sec
Total Real time: 2.0 sec
Total Memory Usage: 3279.128906 Mbytes
Reset AAE Options
*** timeDesign #12 [finish] : cpu/real = 0:00:00.8/0:00:01.7 (0.5), totSession cpu/real = 0:08:07.1/1:08:53.5 (0.1), mem = 3279.1M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix counter_postRoute -outDir timingReports
*** timeDesign #13 [begin] : totSession cpu/real = 0:08:07.9/1:09:02.4 (0.1), mem = 3279.1M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3277.1M)
Extracted 10.3797% (CPU Time= 0:00:00.0  MEM= 3297.1M)
Extracted 20.5063% (CPU Time= 0:00:00.0  MEM= 3321.1M)
Extracted 30.3797% (CPU Time= 0:00:00.0  MEM= 3321.1M)
Extracted 40.5063% (CPU Time= 0:00:00.0  MEM= 3321.1M)
Extracted 50.3797% (CPU Time= 0:00:00.0  MEM= 3321.1M)
Extracted 60.5063% (CPU Time= 0:00:00.0  MEM= 3321.1M)
Extracted 70.3797% (CPU Time= 0:00:00.0  MEM= 3321.1M)
Extracted 80.5063% (CPU Time= 0:00:00.0  MEM= 3321.1M)
Extracted 90.3797% (CPU Time= 0:00:00.0  MEM= 3321.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 3321.1M)
Number of Extracted Resistors     : 657
Number of Extracted Ground Cap.   : 696
Number of Extracted Coupling Cap. : 880
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3297.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3305.133M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3211.27)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3381.65 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3381.65 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3412.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3381.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3255.78)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  3.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3414.44 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3414.44 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:08:09 mem=3443.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.536  |  0.536  |  0.763  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 54.526%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.8 sec
Total Real time: 1.0 sec
Total Memory Usage: 3217.167969 Mbytes
Reset AAE Options
*** timeDesign #13 [finish] : cpu/real = 0:00:00.8/0:00:01.1 (0.7), totSession cpu/real = 0:08:08.7/1:09:03.5 (0.1), mem = 3217.2M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix counter_postRoute -outDir timingReports
*** timeDesign #14 [begin] : totSession cpu/real = 0:08:09.0/1:09:09.9 (0.1), mem = 3217.2M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3214.2M)
Extracted 10.3797% (CPU Time= 0:00:00.0  MEM= 3226.2M)
Extracted 20.5063% (CPU Time= 0:00:00.0  MEM= 3250.2M)
Extracted 30.3797% (CPU Time= 0:00:00.0  MEM= 3250.2M)
Extracted 40.5063% (CPU Time= 0:00:00.0  MEM= 3250.2M)
Extracted 50.3797% (CPU Time= 0:00:00.0  MEM= 3250.2M)
Extracted 60.5063% (CPU Time= 0:00:00.0  MEM= 3250.2M)
Extracted 70.3797% (CPU Time= 0:00:00.0  MEM= 3250.2M)
Extracted 80.5063% (CPU Time= 0:00:00.0  MEM= 3250.2M)
Extracted 90.3797% (CPU Time= 0:00:00.0  MEM= 3250.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3250.2M)
Number of Extracted Resistors     : 657
Number of Extracted Ground Cap.   : 696
Number of Extracted Coupling Cap. : 880
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3234.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3242.168M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3236.18)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3389.48 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3389.48 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3420.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3389.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3283.61)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3449.28 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3449.28 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:08:10 mem=3478.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.223  | -0.223  |  0.042  |
|           TNS (ns):| -0.223  | -0.223  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.526%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.74 sec
Total Real time: 0.0 sec
Total Memory Usage: 3330.644531 Mbytes
Reset AAE Options
*** timeDesign #14 [finish] : cpu/real = 0:00:00.7/0:00:00.9 (0.8), totSession cpu/real = 0:08:09.7/1:09:10.9 (0.1), mem = 3330.6M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> optDesign -postRout
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2230.9M, totSessionCpu=0:08:13 **
*** optDesign #3 [begin] : totSession cpu/real = 0:08:12.5/1:09:52.5 (0.1), mem = 3330.6M
GigaOpt running with 4 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:12.5/1:09:52.5 (0.1), mem = 3330.6M
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           91
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { fast_functional_mode }
setOptMode -activeSetupViews                                    { slow_functional_mode }
setOptMode -autoHoldViews                                       { fast_functional_mode}
setOptMode -autoSetupViews                                      { slow_functional_mode}
setOptMode -autoTDGRSetupViews                                  { slow_functional_mode}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2244.7M, totSessionCpu=0:08:13 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3300.7M, init mem=3300.7M)
*info: Placed = 56             (Fixed = 2)
*info: Unplaced = 0           
Placement Density:54.53%(1300/2383)
Placement Density (including fixed std cells):54.53%(1300/2383)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3268.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:08:13.3/1:09:53.3 (0.1), mem = 3300.7M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3289.7M)
Extracted 10.3797% (CPU Time= 0:00:00.0  MEM= 3301.7M)
Extracted 20.5063% (CPU Time= 0:00:00.0  MEM= 3325.7M)
Extracted 30.3797% (CPU Time= 0:00:00.0  MEM= 3325.7M)
Extracted 40.5063% (CPU Time= 0:00:00.0  MEM= 3325.7M)
Extracted 50.3797% (CPU Time= 0:00:00.0  MEM= 3325.7M)
Extracted 60.5063% (CPU Time= 0:00:00.0  MEM= 3325.7M)
Extracted 70.3797% (CPU Time= 0:00:00.0  MEM= 3325.7M)
Extracted 80.5063% (CPU Time= 0:00:00.0  MEM= 3325.7M)
Extracted 90.3797% (CPU Time= 0:00:00.0  MEM= 3325.7M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3325.7M)
Number of Extracted Resistors     : 657
Number of Extracted Ground Cap.   : 696
Number of Extracted Coupling Cap. : 880
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3309.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3317.656M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:13.6/1:09:53.8 (0.1), mem = 3304.5M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3296.54)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
End delay calculation. (MEM=3455.95 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3455.95 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:08:14 mem=3487.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:08:14 mem=3487.0M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3468.23)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3447.83 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3447.83 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3478.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3447.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3307.96)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3474.63 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3474.63 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:08:14 mem=3503.6M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.223  | -0.223  |  0.042  |
|           TNS (ns):| -0.223  | -0.223  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.526%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:08:14.2/1:09:54.4 (0.1), mem = 3504.6M
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2253.8M, totSessionCpu=0:08:14 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:14.2/1:09:54.5 (0.1), mem = 3352.6M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    58 (unrouted=2, trialRouted=0, noStatus=0, routed=56, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 2 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        buffer_cells is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        inverter_cells is set for at least one object
        primary_delay_corner: slow_corner (default: )
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
    Original list had 8 cells:
    INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
    New trimmed list has 6 cells:
    INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
    Clock tree balancer configuration for clock_tree CLK:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): LeafUnshield (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): TrunkUnshield (default: default)
        source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
      Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
      Unblocked area available for placement of any clock cells in power_domain auto-default: 2383.360um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET4/MET2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: LeafUnshield; Top/bottom preferred layer name: MET4/MET2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner slow_corner:setup, late and power domain auto-default:
      Slew time target (leaf):    0.634ns
      Slew time target (trunk):   0.634ns
      Slew time target (top):     0.634ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.289ns
      Buffer max distance: 2187.394um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2187.394um, saturatedSlew=0.452ns, speed=3671.972um per ns, cellArea=33.261um^2 per 1000um}
      Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1302.000um, saturatedSlew=0.456ns, speed=2846.524um per ns, cellArea=23.123um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for slow_corner:setup.late...
    Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group CLK/functional_mode:
      Sources:                     pin clk
      Total number of sinks:       8
      Delay constrained sinks:     8
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slow_corner:setup.late:
      Skew target:                 0.289ns
      Insertion delay target:      0.800ns
    Primary reporting skew groups are:
    skew_group CLK/functional_mode with 8 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUJI3VX1: 2 
    Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.8)
**WARN: (IMPCCOPT-1261):	The skew target of 0.286ns for skew_group CLK/functional_mode in primary delay corner slow_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.289ns. The skew target has been relaxed to 0.289ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
    misc counts      : r=1, pp=0
    cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
    cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
    sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.017pF, total=0.029pF
    wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
    hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.634ns count=2 avg=0.090ns sd=0.068ns min=0.042ns max=0.137ns {2 <= 0.380ns, 0 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
    Leaf  : target=0.634ns count=1 avg=0.440ns sd=0.000ns min=0.440ns max=0.440ns {0 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUJI3VX1: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.CLK/functional_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group CLK/functional_mode: insertion delay [min=0.684, max=0.684, avg=0.684, sd=0.000], skew [0.001 vs 0.289], 100% {0.684, 0.684} (wid=0.002 ws=0.001) (gid=0.683 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 3, tested: 3, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
      sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
      misc counts      : r=1, pp=0
      cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
      cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
      sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.017pF, total=0.029pF
      wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
      hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.634ns count=2 avg=0.090ns sd=0.068ns min=0.042ns max=0.137ns {2 <= 0.380ns, 0 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
      Leaf  : target=0.634ns count=1 avg=0.440ns sd=0.000ns min=0.440ns max=0.440ns {0 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUJI3VX1: 2 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.CLK/functional_mode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group CLK/functional_mode: insertion delay [min=0.684, max=0.684], skew [0.001 vs 0.289]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=2, i=0, icg=0, dcg=0, l=0, total=2
    sink counts      : regular=8, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=8
    misc counts      : r=1, pp=0
    cell areas       : b=25.088um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=25.088um^2
    cell capacitance : b=0.009pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.009pF
    sink capacitance : total=0.032pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.012pF, leaf=0.017pF, total=0.029pF
    wire lengths     : top=0.000um, trunk=80.640um, leaf=100.240um, total=180.880um
    hp wire lengths  : top=0.000um, trunk=44.800um, leaf=57.960um, total=102.760um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.634ns count=2 avg=0.090ns sd=0.068ns min=0.042ns max=0.137ns {2 <= 0.380ns, 0 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
    Leaf  : target=0.634ns count=1 avg=0.440ns sd=0.000ns min=0.440ns max=0.440ns {0 <= 0.380ns, 1 <= 0.507ns, 0 <= 0.571ns, 0 <= 0.602ns, 0 <= 0.634ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUJI3VX1: 2 
  Primary reporting skew groups PRO final:
    skew_group default.CLK/functional_mode: unconstrained
  Skew group summary PRO final:
    skew_group CLK/functional_mode: insertion delay [min=0.684, max=0.684, avg=0.684, sd=0.000], skew [0.001 vs 0.289], 100% {0.684, 0.684} (wid=0.002 ws=0.001) (gid=0.683 gs=0.000)
PRO done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=3, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:    58 (unrouted=2, trialRouted=0, noStatus=0, routed=56, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:00.9 real=0:00:00.9)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:08:15.1/1:09:55.3 (0.1), mem = 3358.4M
**INFO: Start fixing DRV (Mem = 3358.42M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:15.1/1:09:55.3 (0.1), mem = 3358.4M
Info: 3 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.22|    -0.22|       0|       0|       0| 54.53%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.22|    -0.22|       0|       0|       0| 54.53%| 0:00:00.0|  3573.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3573.8M) ***

*** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:08:15.9/1:09:56.1 (0.1), mem = 3395.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2289.5M, totSessionCpu=0:08:16 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3395.11M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=3395.1M)
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.223  | -0.223  |  0.042  |
|           TNS (ns):| -0.223  | -0.223  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.526%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2290.1M, totSessionCpu=0:08:16 **
*** Timing NOT met, worst failing slack is -0.223
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 3 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:15.9/1:09:56.1 (0.1), mem = 3492.2M
*info: 3 clock nets excluded
** GigaOpt Optimizer WNS Slack -0.223 TNS Slack -0.223 Density 54.53
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.042| 0.000|
|reg2reg   |-0.223|-0.223|
|HEPG      |-0.223|-0.223|
|All Paths |-0.223|-0.223|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+--------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|  End Point   |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+--------------+
|  -0.223|   -0.223|  -0.223|   -0.223|   54.53%|   0:00:00.0| 3642.1M|slow_functional_mode|  reg2reg| out_reg[7]/D |
|   0.000|    0.042|   0.000|    0.000|   54.84%|   0:00:00.0| 3765.5M|slow_functional_mode|       NA| NA           |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+--------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=3765.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3765.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.042|0.000|
|reg2reg   |0.433|0.000|
|HEPG      |0.433|0.000|
|All Paths |0.042|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 54.84
Update Timing Windows (Threshold 0.091) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.042|0.000|
|reg2reg   |0.433|0.000|
|HEPG      |0.433|0.000|
|All Paths |0.042|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3765.5M) ***
*** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.8 (1.1), totSession cpu/real = 0:08:16.7/1:09:56.9 (0.1), mem = 3456.8M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2315.0M, totSessionCpu=0:08:17 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3459.20M, totSessionCpu=0:08:17).
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2315.0M, totSessionCpu=0:08:17 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:08:17 mem=3554.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3522.6MB
Summary Report:
Instances move: 0 (out of 54 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3522.6MB
*** Finished refinePlace (0:08:17 mem=3522.6M) ***
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.042  |  0.433  |  0.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.842%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2315.2M, totSessionCpu=0:08:17 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:17.4/1:09:57.5 (0.1), mem = 3451.8M

globalDetailRoute

#Start globalDetailRoute on Sat Feb  3 14:17:09 2024
#
#num needed restored net=0
#need_extraction net=0 (total=61)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 59.
#Total number of nets in the design = 61.
#59 routable nets have routed wires.
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 4 threads.
#Start routing data preparation on Sat Feb  3 14:17:09 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
#shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
#pin_access_rlayer=2(MET2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 1/0 dirty instance, 0/3 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2318.96 (MB), peak = 2355.48 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2320.95 (MB), peak = 2355.48 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Feb  3 14:17:10 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.96 (MB)
#Total memory = 2320.95 (MB)
#Peak memory = 2355.48 (MB)
#
#
#Start global routing on Sat Feb  3 14:17:10 2024
#
#
#Start global routing initialization on Sat Feb  3 14:17:10 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.96 (MB)
#Total memory = 2320.95 (MB)
#Peak memory = 2355.48 (MB)
#Using multithreading with 4 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 100.00% of the total area was rechecked for DRC, and 0.00% required routing.
#   number of violations = 0
#1 out of 56 instances (1.8%) need to be verified(marked ipoed), dirty area = 1.7%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2320.89 (MB), peak = 2355.48 (MB)
#Complete Detail Routing.
#Total wire length = 1347 um.
#Total half perimeter of net bounding box = 1228 um.
#Total wire length on LAYER MET1 = 149 um.
#Total wire length on LAYER MET2 = 570 um.
#Total wire length on LAYER MET3 = 476 um.
#Total wire length on LAYER MET4 = 152 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 248
#Up-Via Summary (total 248):
#           
#-----------------------
# MET1              150
# MET2               86
# MET3               12
#-----------------------
#                   248 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.06 (MB)
#Total memory = 2320.89 (MB)
#Peak memory = 2355.48 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2320.79 (MB), peak = 2355.48 (MB)
#
#Total wire length = 1347 um.
#Total half perimeter of net bounding box = 1228 um.
#Total wire length on LAYER MET1 = 149 um.
#Total wire length on LAYER MET2 = 570 um.
#Total wire length on LAYER MET3 = 476 um.
#Total wire length on LAYER MET4 = 152 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 248
#Up-Via Summary (total 248):
#           
#-----------------------
# MET1              150
# MET2               86
# MET3               12
#-----------------------
#                   248 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 1347 um.
#Total half perimeter of net bounding box = 1228 um.
#Total wire length on LAYER MET1 = 149 um.
#Total wire length on LAYER MET2 = 570 um.
#Total wire length on LAYER MET3 = 476 um.
#Total wire length on LAYER MET4 = 152 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 248
#Up-Via Summary (total 248):
#           
#-----------------------
# MET1              150
# MET2               86
# MET3               12
#-----------------------
#                   248 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Feb  3 14:17:10 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 1350 um.
#Total half perimeter of net bounding box = 1228 um.
#Total wire length on LAYER MET1 = 149 um.
#Total wire length on LAYER MET2 = 573 um.
#Total wire length on LAYER MET3 = 477 um.
#Total wire length on LAYER MET4 = 152 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 248
#Up-Via Summary (total 248):
#           
#-----------------------
# MET1              150
# MET2               86
# MET3               12
#-----------------------
#                   248 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2323.37 (MB), peak = 2355.48 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 1350 um.
#Total half perimeter of net bounding box = 1228 um.
#Total wire length on LAYER MET1 = 149 um.
#Total wire length on LAYER MET2 = 573 um.
#Total wire length on LAYER MET3 = 477 um.
#Total wire length on LAYER MET4 = 152 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 248
#Up-Via Summary (total 248):
#           
#-----------------------
# MET1              150
# MET2               86
# MET3               12
#-----------------------
#                   248 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.42 (MB)
#Total memory = 2323.37 (MB)
#Peak memory = 2355.48 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.81 (MB)
#Total memory = 2320.98 (MB)
#Peak memory = 2355.48 (MB)
#Number of warnings = 1
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Feb  3 14:17:10 2024
#
*** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:08:18.7/1:09:58.9 (0.1), mem = 3438.2M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 2317.9M, totSessionCpu=0:08:19 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #5 PostEcoSummary
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3438.2M)
Extracted 10.3275% (CPU Time= 0:00:00.0  MEM= 3458.2M)
Extracted 20.403% (CPU Time= 0:00:00.0  MEM= 3482.3M)
Extracted 30.4786% (CPU Time= 0:00:00.0  MEM= 3482.3M)
Extracted 40.3023% (CPU Time= 0:00:00.0  MEM= 3482.3M)
Extracted 50.3778% (CPU Time= 0:00:00.0  MEM= 3482.3M)
Extracted 60.4534% (CPU Time= 0:00:00.0  MEM= 3482.3M)
Extracted 70.2771% (CPU Time= 0:00:00.0  MEM= 3482.3M)
Extracted 80.3526% (CPU Time= 0:00:00.0  MEM= 3482.3M)
Extracted 90.4282% (CPU Time= 0:00:00.0  MEM= 3482.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3482.3M)
Number of Extracted Resistors     : 659
Number of Extracted Ground Cap.   : 698
Number of Extracted Coupling Cap. : 884
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3458.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 3466.242M)
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 2216.6M, totSessionCpu=0:08:19 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3333.52)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3484.82 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3484.82 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3515.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3484.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3361.95)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  6.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3522.61 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3522.61 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:08:19 mem=3551.6M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.040  |  0.433  |  0.040  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.842%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2297.7M, totSessionCpu=0:08:19 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2297.7M, totSessionCpu=0:08:19 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3400.09M, totSessionCpu=0:08:19).
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2297.7M, totSessionCpu=0:08:19 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2296.6M, totSessionCpu=0:08:19 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.040  |  0.433  |  0.040  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.842%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 2298.8M, totSessionCpu=0:08:20 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:07.0/0:00:08.2 (0.9), totSession cpu/real = 0:08:19.6/1:10:00.7 (0.1), mem = 3402.5M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix counter_postRoute -outDir timingReports
*** timeDesign #15 [begin] : totSession cpu/real = 0:08:20.0/1:10:13.2 (0.1), mem = 3402.5M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3367.5M)
Extracted 10.3275% (CPU Time= 0:00:00.0  MEM= 3395.5M)
Extracted 20.403% (CPU Time= 0:00:00.0  MEM= 3419.5M)
Extracted 30.4786% (CPU Time= 0:00:00.0  MEM= 3419.5M)
Extracted 40.3023% (CPU Time= 0:00:00.0  MEM= 3419.5M)
Extracted 50.3778% (CPU Time= 0:00:00.0  MEM= 3419.5M)
Extracted 60.4534% (CPU Time= 0:00:00.0  MEM= 3419.5M)
Extracted 70.2771% (CPU Time= 0:00:00.0  MEM= 3419.5M)
Extracted 80.3526% (CPU Time= 0:00:00.0  MEM= 3419.5M)
Extracted 90.4282% (CPU Time= 0:00:00.0  MEM= 3419.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3419.5M)
Number of Extracted Resistors     : 659
Number of Extracted Ground Cap.   : 698
Number of Extracted Coupling Cap. : 884
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3387.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3395.523M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3345.79)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3497.08 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3497.08 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3528.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3497.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3378.21)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  6.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3539.88 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3539.88 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:08:21 mem=3568.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.040  |  0.433  |  0.040  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.842%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.82 sec
Total Real time: 1.0 sec
Total Memory Usage: 3419.246094 Mbytes
Reset AAE Options
*** timeDesign #15 [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), totSession cpu/real = 0:08:20.8/1:10:14.3 (0.1), mem = 3419.2M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix counter_postRoute -outDir timingReports
*** timeDesign #16 [begin] : totSession cpu/real = 0:08:22.1/1:10:22.0 (0.1), mem = 3419.2M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_0ERl1L.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3417.2M)
Extracted 10.3275% (CPU Time= 0:00:00.0  MEM= 3437.3M)
Extracted 20.403% (CPU Time= 0:00:00.0  MEM= 3461.3M)
Extracted 30.4786% (CPU Time= 0:00:00.0  MEM= 3461.3M)
Extracted 40.3023% (CPU Time= 0:00:00.0  MEM= 3461.3M)
Extracted 50.3778% (CPU Time= 0:00:00.0  MEM= 3461.3M)
Extracted 60.4534% (CPU Time= 0:00:00.0  MEM= 3461.3M)
Extracted 70.2771% (CPU Time= 0:00:00.0  MEM= 3461.3M)
Extracted 80.3526% (CPU Time= 0:00:00.0  MEM= 3461.3M)
Extracted 90.4282% (CPU Time= 0:00:00.0  MEM= 3461.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3461.3M)
Number of Extracted Resistors     : 659
Number of Extracted Ground Cap.   : 698
Number of Extracted Coupling Cap. : 884
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3437.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3445.250M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3356.86)
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3508.16 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3508.16 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3539.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3508.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3392.29)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 2. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  3.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3553.95 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3553.95 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:08:23 mem=3583.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.536  |  0.536  |  0.763  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 54.842%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.77 sec
Total Real time: 1.0 sec
Total Memory Usage: 3364.675781 Mbytes
Reset AAE Options
*** timeDesign #16 [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), totSession cpu/real = 0:08:22.8/1:10:23.0 (0.1), mem = 3364.7M
<CMD> setNanoRouteMode -droutePostRouteSwapVia multiCut
#WARNING (NRIF-80) When droutePostRouteSwapVia is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
<CMD> routeDesign -viaOpt
#% Begin routeDesign (date=02/03 14:17:58, mem=2207.6M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2207.63 (MB), peak = 2355.48 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteSwapVia                        multiCut
setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           91
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3364.7M, init mem=3364.7M)
*info: Placed = 56             (Fixed = 2)
*info: Unplaced = 0           
Placement Density:54.84%(1307/2383)
Placement Density (including fixed std cells):54.84%(1307/2383)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3332.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3332.7M) ***
% Begin detailRoute (date=02/03 14:17:58, mem=2205.2M)

detailRoute

#Start detailRoute on Sat Feb  3 14:17:58 2024
#
#num needed restored net=0
#need_extraction net=0 (total=61)
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#Start routing data preparation on Sat Feb  3 14:17:58 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Build and mark too close pins for the same net.
# MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
# METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
#Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
#shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
#pin_access_rlayer=2(MET2)
#shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2210.42 (MB), peak = 2355.48 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2212.47 (MB), peak = 2355.48 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.600.
#Voltage range [0.000 - 3.600] has 59 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.000 - 3.600] has 1 net.
#
#Start Post Route via swapping...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2218.65 (MB), peak = 2355.48 (MB)
#CELL_VIEW counter,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 1350 um.
#Total half perimeter of net bounding box = 1228 um.
#Total wire length on LAYER MET1 = 149 um.
#Total wire length on LAYER MET2 = 573 um.
#Total wire length on LAYER MET3 = 477 um.
#Total wire length on LAYER MET4 = 152 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 248
#Total number of multi-cut vias = 226 ( 91.1%)
#Total number of single cut vias = 22 (  8.9%)
#Up-Via Summary (total 248):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MET1              22 ( 14.7%)       128 ( 85.3%)        150
# MET2               0 (  0.0%)        86 (100.0%)         86
# MET3               0 (  0.0%)        12 (100.0%)         12
#-----------------------------------------------------------
#                   22 (  8.9%)       226 ( 91.1%)        248 
#
#
#detailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.27 (MB)
#Total memory = 2213.43 (MB)
#Peak memory = 2355.48 (MB)
#Number of warnings = 0
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sat Feb  3 14:17:59 2024
#
% End detailRoute (date=02/03 14:17:59, total cpu=0:00:01.3, real=0:00:01.0, peak res=2213.3M, current mem=2213.3M)
#Default setup view is reset to slow_functional_mode.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2208.77 (MB), peak = 2355.48 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRIF-80              1  When droutePostRouteSwapVia is set to 'm...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=02/03 14:17:59, total cpu=0:00:01.4, real=0:00:01.0, peak res=2213.3M, current mem=2208.8M)
<CMD> zoomBox 4.16200 -1.15000 72.75300 60.25400
<CMD> zoomBox 10.81700 0.99300 69.11900 53.18600
<CMD> zoomBox 29.06400 7.65400 59.49800 34.89900
<CMD> zoomBox 34.67900 9.82700 56.66900 29.51300
<CMD> zoomBox 29.16000 8.03000 59.59700 35.27800
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report counter.drc.rpt                 # string, default="", user setting
 *** Starting Verify DRC (MEM: 3362.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 4 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 264.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Feb  3 14:18:41 2024

Design Name: counter
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (73.3600, 64.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 4 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Feb  3 14:18:41 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 32.016M)

<CMD> saveDesign counter_ld_fp_pw_pn_pl_cts_rt
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=02/03 14:19:13, mem=2214.3M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp_pw_pn_pl_cts_rt
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 43 strips and 45 vias are created in OpenAccess database.
Signal Routes: Created 232 routes.
Created 56 insts; 112 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save ccopt configuration ... (date=02/03 14:19:13, mem=2214.4M)
% End Save ccopt configuration ... (date=02/03 14:19:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2214.7M, current mem=2214.7M)
% Begin Save AAE data ... (date=02/03 14:19:13, mem=2214.7M)
Saving AAE Data ...
AAE DB initialization (MEM=3408.07 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=02/03 14:19:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=2215.5M, current mem=2215.5M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts_rt/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#Saving pin access data to file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts_rt/inn_data/counter.apa ...
#
Saving thumbnail file...
% Begin Save power constraints data ... (date=02/03 14:19:14, mem=2218.4M)
% End Save power constraints data ... (date=02/03 14:19:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2218.4M, current mem=2218.4M)
min_rc max_rc typ_rc
Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts_rt/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:01.0 mem=3407.6M) ***
#% End save design ... (date=02/03 14:19:15, total cpu=0:00:00.5, real=0:00:02.0, peak res=2218.6M, current mem=2218.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix counter_signOff -outDir timingReports
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
*** timeDesign #17 [begin] : totSession cpu/real = 0:08:31.5/1:12:21.0 (0.1), mem = 3412.7M
Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Deleting AAE DB and timing data for delay calculations...
AAE DB initialization (MEM=3412.7 CPU=0:00:00.0 REAL=0:00:00.0) 
[14:19:33.272058] Periodic Lic check successful
[14:19:33.272089] Feature usage summary:
[14:19:33.272090] Innovus_Impl_System
[14:19:33.272090] Tempus_Timing_Signoff_XL

This command "timeDesign -signoff -pathReports -drvReports -slackReports ..." required an extra checkout of license tpsxl.
Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Start delay calculation (fullDC) (4 T). (MEM=3411.5)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3652.04 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3620.04 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3651.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3620.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3516.16)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3675.83 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3675.83 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:08:32 mem=3704.8M)
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Start delay calculation (fullDC) (4 T). (MEM=3562.84)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3724.62 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3724.62 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3723.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3692.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3544.61)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3700.25 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3700.25 CPU=0:00:00.0 REAL=0:00:00.0)
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Start delay calculation (fullDC) (4 T). (MEM=3729.26)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3727.34 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3727.34 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3726.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3695.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3562.33)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3721 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3721 CPU=0:00:00.0 REAL=0:00:00.0)
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3767.78 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3744.45 CPU=0:00:00.0 REAL=0:00:00.0)
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3774.16 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3765.82 CPU=0:00:00.0 REAL=0:00:00.0)
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3789.48 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3788.15 CPU=0:00:00.0 REAL=0:00:00.0)
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3815.86 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3811.51 CPU=0:00:00.0 REAL=0:00:00.0)
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4086.27 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  1.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=4084.93 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.134  |  0.525  |  0.134  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.842%
Total number of glitch violations: 0
------------------------------------------------------------------
Total CPU time: 2.83 sec
Total Real time: 3.0 sec
Total Memory Usage: 3712.769531 Mbytes
Reset AAE Options
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
*** timeDesign #17 [finish] : cpu/real = 0:00:02.9/0:00:03.7 (0.8), totSession cpu/real = 0:08:34.3/1:12:24.8 (0.1), mem = 3671.0M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix counter_signOff -outDir timingReports
**WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
*** timeDesign #18 [begin] : totSession cpu/real = 0:08:35.3/1:12:45.0 (0.1), mem = 3671.0M
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
OPTC: user 20.0
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Start delay calculation (fullDC) (4 T). (MEM=3660.11)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
 Report initialization with DMWrite ... (0, Best)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3811.41 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3811.41 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3842.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3811.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3695.54)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3854.21 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3854.21 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:08:36 mem=3883.2M)
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Start delay calculation (fullDC) (4 T). (MEM=3883.21)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3881.29 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3881.29 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3880.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3849.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3719.29)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3873.93 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3873.93 CPU=0:00:00.0 REAL=0:00:00.0)
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'counter' of instances=56 and nets=61 using extraction engine 'postRoute' at effort level 'signoff' .
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Start delay calculation (fullDC) (4 T). (MEM=3902.93)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3901.01 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3901.01 CPU=0:00:00.0 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3900.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3869.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3736)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3894.68 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3894.68 CPU=0:00:00.0 REAL=0:00:00.0)
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3922.38 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3916.05 CPU=0:00:00.0 REAL=0:00:00.0)
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3938.71 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3937.38 CPU=0:00:00.0 REAL=0:00:00.0)
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3961.04 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3958.7 CPU=0:00:00.0 REAL=0:00:00.0)
**ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMWrite ... (0, Worst)
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3981.36 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
 Report initialization with DMUpdate ... (1, Worst)
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 59. 
Total number of fetched objects 59
AAE_INFO-618: Total number of nets in the design is 61,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3979.01 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.862  |  1.557  |  0.862  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   16    |    8    |   16    |
+--------------------+---------+---------+---------+

Density: 54.842%
------------------------------------------------------------------
Total CPU time: 2.38 sec
Total Real time: 2.0 sec
Total Memory Usage: 3788.277344 Mbytes
Reset AAE Options
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
*** timeDesign #18 [finish] : cpu/real = 0:00:02.4/0:00:02.2 (1.1), totSession cpu/real = 0:08:37.7/1:12:47.2 (0.1), mem = 3788.3M
<CMD> getFillerMode -quiet
<CMD> setFillerMode -add_fillers_with_drc false
<CMD> addFiller -prefix FILLCAP -cell DECAP25JI3V DECAP15JI3V DECAP10JI3V DECAP7JI3V DECAP5JI3V
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell DECAP25JI3V / prefix FILLCAP).
*INFO:   Added 3 filler insts (cell DECAP15JI3V / prefix FILLCAP).
*INFO:   Added 5 filler insts (cell DECAP10JI3V / prefix FILLCAP).
*INFO:   Added 18 filler insts (cell DECAP7JI3V / prefix FILLCAP).
*INFO:   Added 11 filler insts (cell DECAP5JI3V / prefix FILLCAP).
*INFO: Total 38 filler insts added - prefix FILLCAP (CPU: 0:00:00.0).
For 38 new insts, <CMD> addFiller -prefix FILL -cell FEED25JI3V FEED15JI3V FEED10JI3V FEED7JI3V FEED5JI3V FEED3JI3V FEED2JI3V FEED1JI3V
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FEED25JI3V / prefix FILL).
*INFO:   Added 0 filler inst  (cell FEED15JI3V / prefix FILL).
*INFO:   Added 1 filler inst  (cell FEED10JI3V / prefix FILL).
*INFO:   Added 2 filler insts (cell FEED7JI3V / prefix FILL).
*INFO:   Added 6 filler insts (cell FEED5JI3V / prefix FILL).
*INFO:   Added 11 filler insts (cell FEED3JI3V / prefix FILL).
*INFO:   Added 15 filler insts (cell FEED2JI3V / prefix FILL).
*INFO:   Added 11 filler insts (cell FEED1JI3V / prefix FILL).
*INFO: Total 46 filler insts added - prefix FILL (CPU: 0:00:00.0).
For 46 new insts, <CMD> fit
<CMD> saveDesign counter_ld_fp_pw_pn_pl_cts_rt_final
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
#% Begin save design ... (date=02/03 14:29:01, mem=2362.6M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: FEOADesignlib, Cell: counter, View: counter_ld_fp_pw_pn_pl_cts_rt_final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 43 strips and 45 vias are created in OpenAccess database.
Signal Routes: Created 232 routes.
Created 140 insts; 280 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save ccopt configuration ... (date=02/03 14:29:01, mem=2362.6M)
% End Save ccopt configuration ... (date=02/03 14:29:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2362.9M, current mem=2362.9M)
% Begin Save AAE data ... (date=02/03 14:29:01, mem=2362.9M)
Saving AAE Data ...
% End Save AAE data ... (date=02/03 14:29:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2362.9M, current mem=2362.9M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts_rt_final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#Saving pin access data to file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts_rt_final/inn_data/counter.apa ...
#
Saving thumbnail file...
% Begin Save power constraints data ... (date=02/03 14:29:02, mem=2368.5M)
% End Save power constraints data ... (date=02/03 14:29:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2368.5M, current mem=2368.5M)
min_rc max_rc typ_rc
Generated self-contained design: /home/saul/projects/mytests/test_mix/innovus
Saving property file /home/saul/projects/mytests/test_mix/innovus/FEOADesignlib/counter/counter_ld_fp_pw_pn_pl_cts_rt_final/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:01.0 mem=3759.0M) ***
#% End save design ... (date=02/03 14:29:03, total cpu=0:00:00.5, real=0:00:02.0, peak res=2368.5M, current mem=2364.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> saveNetlist output/pnr.v
Writing Netlist "output/pnr.v" ...
<CMD> saveNetlist output/pnr_lvs.v -phys -excludeLeafCell
Writing Netlist "output/pnr_lvs.v" ...
Pwr name (vdd3i).
Gnd name (gnd3i).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist output/pnr_cap.v -includePhysicalCell { DECAP25JI3V DECAP15JI3V DECAP10JI3V DECAP7JI3V DECAP5JI3V }
Writing Netlist "output/pnr_cap.v" ...
<CMD> saveDesign -cellview {COUNTER_JI3 counter layout}
#% Begin save design ... (date=02/03 14:34:05, mem=2364.7M)
----- oaOut ---------------------------
Saving OpenAccess database: Lib: COUNTER_JI3, Cell: counter, View: layout
**WARN: (IMPOAX-1820):	Not able to save Site 'core_ji3v_dh' in the technology library 'TECH_XH018'. Check if 'setOaxMode -allowTechUpdate true' or lib 'TECH_XH018' should not have technology data attached to it, modifying technology attached to design lib is not recommended. .
**WARN: (IMPOAX-1820):	Not able to save Site 'core_ji3v' in the technology library 'TECH_XH018'. Check if 'setOaxMode -allowTechUpdate true' or lib 'TECH_XH018' should not have technology data attached to it, modifying technology attached to design lib is not recommended. .
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 43 strips and 45 vias are created in OpenAccess database.
Signal Routes: Created 232 routes.
Created 140 insts; 280 instTerms; 61 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0.
% Begin Save ccopt configuration ... (date=02/03 14:34:05, mem=2364.7M)
% End Save ccopt configuration ... (date=02/03 14:34:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2364.7M, current mem=2364.7M)
% Begin Save AAE data ... (date=02/03 14:34:05, mem=2364.7M)
Saving AAE Data ...
% End Save AAE data ... (date=02/03 14:34:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2364.7M, current mem=2364.7M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Saving preference file /home/saul/projects/mytests/test_mix/virtuoso/COUNTER_JI3/counter/layout/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
#Saving pin access data to file /home/saul/projects/mytests/test_mix/virtuoso/COUNTER_JI3/counter/layout/inn_data/counter.apa ...
#
Saving thumbnail file...
% Begin Save power constraints data ... (date=02/03 14:34:06, mem=2364.7M)
% End Save power constraints data ... (date=02/03 14:34:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2364.7M, current mem=2364.7M)
min_rc max_rc typ_rc
Generated self-contained design: /home/saul/projects/mytests/test_mix/virtuoso
Saving property file /home/saul/projects/mytests/test_mix/virtuoso/COUNTER_JI3/counter/layout/inn_data/counter.prop
*** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=3759.6M) ***
#% End save design ... (date=02/03 14:34:06, total cpu=0:00:00.5, real=0:00:01.0, peak res=2364.7M, current mem=2364.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOAX-1820          2  Not able to save Site '%s' in the techno...
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> extractRC
Extraction called for design 'counter' of instances=140 and nets=61 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design counter.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: max_rc
 Corner: min_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_606_phoenix_saul_yChKKS/counter_606_Mde8NR.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3764.7M)
Extracted 10.3275% (CPU Time= 0:00:00.0  MEM= 3800.7M)
Extracted 20.403% (CPU Time= 0:00:00.0  MEM= 3824.7M)
Extracted 30.4786% (CPU Time= 0:00:00.0  MEM= 3824.7M)
Extracted 40.3023% (CPU Time= 0:00:00.0  MEM= 3824.7M)
Extracted 50.3778% (CPU Time= 0:00:00.0  MEM= 3824.7M)
Extracted 60.4534% (CPU Time= 0:00:00.0  MEM= 3824.7M)
Extracted 70.2771% (CPU Time= 0:00:00.0  MEM= 3824.7M)
Extracted 80.3526% (CPU Time= 0:00:00.0  MEM= 3824.7M)
Extracted 90.4282% (CPU Time= 0:00:00.0  MEM= 3824.7M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 3824.7M)
Number of Extracted Resistors     : 659
Number of Extracted Ground Cap.   : 698
Number of Extracted Coupling Cap. : 884
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: max_rc
 Corner: min_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3808.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3816.703M)
<CMD> rcOut -spef output/TOP_TM_select.spf -rc_corner max_rc
RC Out has the following PVT Info:
   RC:max_rc, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 3816.7M)
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf -view fast_functional_mode "output/design_fast.sdf"
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=3812.72)
*** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3972.2 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3972.2 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4003.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3972.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3877.43)
AAE_INFO-618: Total number of nets in the design is 61,  6.6 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 61,  3.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4061.17 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4061.17 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> write_sdf -view slow_functional_mode "output/design_slow.sdf"
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: counter
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=4017.15)
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 61,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4043.02 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4043.02 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4074.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4043.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (4 T). (MEM=3932.25)
AAE_INFO-618: Total number of nets in the design is 61,  6.6 percent of the nets selected for SI analysis
AAE_INFO-618: Total number of nets in the design is 61,  3.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4116.99 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4116.99 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> zoomBox -18.38400 -17.19400 93.30700 82.79300

--------------------------------------------------------------------------------
Exiting Innovus on Sat Feb  3 14:41:19 2024
  Total CPU time:     0:10:29
  Total real time:    1:34:19
  Peak memory (main): 2531.67MB


*** Memory Usage v#1 (Current mem = 4080.973M, initial mem = 478.105M) ***
*** Message Summary: 6424 warning(s), 21 error(s)

--- Ending "Innovus" (totcpu=0:10:11, real=1:34:18, mem=4081.0M) ---
