library ieee;
use ieee.std_logic_1164.all;

entity HEXES is
  port ( 
			entrada: in std_logic_vector(7 downto 0);
			CLK: in std_logic;
			habilita_HEX0,habilita_HEX1,habilita_HEX2: in std_logic;
			habilita_HEX3,habilita_HEX4,habilita_HEX5: in std_logic;
			saida_HEX0,saida_HEX1,saida_HEX2: out std_logic_vector(3 downto 0);
			saida_HEX3,saida_HEX4,saida_HEX5: out std_logic_vector(3 downto 0);
  );
end entity;

architecture comportamento of HEXES is
  begin
REG_HEX0 : entity work.registradorGenerico   generic map (larguraDados => 4)
port map (DIN => entrada(3 downto 0), 
			 DOUT => saida_HEX0, 
			 ENABLE => habilita_HEX0 , 
			 CLK => CLK, 
			 RST => '0'
);

REG_HEX1 : entity work.registradorGenerico   generic map (larguraDados => 4)
port map (DIN => entrada(3 downto 0), 
			 DOUT => saida_HEX1, 
			 ENABLE => habilita_HEX1 , 
			 CLK => CLK, 
			 RST => '0'
);

REG_HEX2 : entity work.registradorGenerico   generic map (larguraDados => 4)
port map (DIN => entrada(3 downto 0), 
			 DOUT => saida_HEX2, 
			 ENABLE => habilita_HEX2 , 
			 CLK => CLK, 
			 RST => '0'
);

REG_HEX3 : entity work.registradorGenerico   generic map (larguraDados => 4)
port map (DIN => entrada(3 downto 0), 
			 DOUT => saida_HEX3, 
			 ENABLE => habilita_HEX3 , 
			 CLK => CLK, 
			 RST => '0'
);

REG_HEX4 : entity work.registradorGenerico   generic map (larguraDados => 4)
port map (DIN => entrada(3 downto 0), 
			 DOUT => saida_HEX4, 
			 ENABLE => habilita_HEX4 , 
			 CLK => CLK, 
			 RST => '0'
);

REG_HEX5 : entity work.registradorGenerico   generic map (larguraDados => 4)
port map (DIN => entrada(3 downto 0), 
			 DOUT => saida_HEX5, 
			 ENABLE => habilita_HEX5 , 
			 CLK => CLK, 
			 RST => '0'
);
end architecture;