<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › pmc-sierra › msp71xx › msp_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>msp_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Defines for the address space, registers and register configuration</span>
<span class="cm"> * (bit masks, access macros etc) for the PMC-Sierra line of MSP products.</span>
<span class="cm"> * This file contains addess maps for all the devices in the line of</span>
<span class="cm"> * products but only has register definitions and configuration masks for</span>
<span class="cm"> * registers which aren&#39;t definitely associated with any device.  Things</span>
<span class="cm"> * like clock settings, reset access, the ELB etc.  Individual device</span>
<span class="cm"> * drivers will reference the appropriate XXX_BASE value defined here</span>
<span class="cm"> * and have individual registers offset from that.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2007 PMC-Sierra, Inc.  All rights reserved.</span>
<span class="cm"> * Author: Andrew Hughes, Andrew_Hughes@pmc-sierra.com</span>
<span class="cm"> *</span>
<span class="cm"> * ########################################################################</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can distribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License (Version 2) as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</span>
<span class="cm"> *  for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.</span>
<span class="cm"> *</span>
<span class="cm"> * ########################################################################</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/addrspace.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#ifndef _ASM_MSP_REGS_H</span>
<span class="cp">#define _ASM_MSP_REGS_H</span>

<span class="cm">/*</span>
<span class="cm"> ########################################################################</span>
<span class="cm"> #  Address space and device base definitions                           #</span>
<span class="cm"> ########################################################################</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * System Logic and Peripherals (ELB, UART0, etc) device address space     *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define MSP_SLP_BASE		0x1c000000</span>
					<span class="cm">/* System Logic and Peripherals */</span>
<span class="cp">#define MSP_RST_BASE		(MSP_SLP_BASE + 0x10)</span>
					<span class="cm">/* System reset register base	*/</span>
<span class="cp">#define MSP_RST_SIZE		0x0C	</span><span class="cm">/* System reset register space	*/</span><span class="cp"></span>

<span class="cp">#define MSP_WTIMER_BASE		(MSP_SLP_BASE + 0x04C)</span>
					<span class="cm">/* watchdog timer base          */</span>
<span class="cp">#define MSP_ITIMER_BASE		(MSP_SLP_BASE + 0x054)</span>
					<span class="cm">/* internal timer base          */</span>
<span class="cp">#define MSP_UART0_BASE		(MSP_SLP_BASE + 0x100)</span>
					<span class="cm">/* UART0 controller base        */</span>
<span class="cp">#define MSP_BCPY_CTRL_BASE	(MSP_SLP_BASE + 0x120)</span>
					<span class="cm">/* Block Copy controller base   */</span>
<span class="cp">#define MSP_BCPY_DESC_BASE	(MSP_SLP_BASE + 0x160)</span>
					<span class="cm">/* Block Copy descriptor base   */</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * PCI address space                                                       *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define MSP_PCI_BASE		0x19000000</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * MSbus device address space                                              *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define MSP_MSB_BASE		0x18000000</span>
					<span class="cm">/* MSbus address start          */</span>
<span class="cp">#define MSP_PER_BASE		(MSP_MSB_BASE + 0x400000)</span>
					<span class="cm">/* Peripheral device registers  */</span>
<span class="cp">#define MSP_MAC0_BASE		(MSP_MSB_BASE + 0x600000)</span>
					<span class="cm">/* MAC A device registers       */</span>
<span class="cp">#define MSP_MAC1_BASE		(MSP_MSB_BASE + 0x700000)</span>
					<span class="cm">/* MAC B device registers       */</span>
<span class="cp">#define MSP_MAC_SIZE		0xE0	</span><span class="cm">/* MAC register space		*/</span><span class="cp"></span>

<span class="cp">#define MSP_SEC_BASE		(MSP_MSB_BASE + 0x800000)</span>
					<span class="cm">/* Security Engine registers    */</span>
<span class="cp">#define MSP_MAC2_BASE		(MSP_MSB_BASE + 0x900000)</span>
					<span class="cm">/* MAC C device registers       */</span>
<span class="cp">#define MSP_ADSL2_BASE		(MSP_MSB_BASE + 0xA80000)</span>
					<span class="cm">/* ADSL2 device registers       */</span>
<span class="cp">#define MSP_USB0_BASE		(MSP_MSB_BASE + 0xB00000)</span>
					<span class="cm">/* USB0 device registers        */</span>
<span class="cp">#define MSP_USB1_BASE		(MSP_MSB_BASE + 0x300000)</span>
					<span class="cm">/* USB1 device registers	*/</span>
<span class="cp">#define MSP_CPUIF_BASE		(MSP_MSB_BASE + 0xC00000)</span>
					<span class="cm">/* CPU interface registers      */</span>

<span class="cm">/* Devices within the MSbus peripheral block */</span>
<span class="cp">#define MSP_UART1_BASE		(MSP_PER_BASE + 0x030)</span>
					<span class="cm">/* UART1 controller base        */</span>
<span class="cp">#define MSP_SPI_BASE		(MSP_PER_BASE + 0x058)</span>
					<span class="cm">/* SPI/MPI control registers    */</span>
<span class="cp">#define MSP_TWI_BASE		(MSP_PER_BASE + 0x090)</span>
					<span class="cm">/* Two-wire control registers   */</span>
<span class="cp">#define MSP_PTIMER_BASE		(MSP_PER_BASE + 0x0F0)</span>
					<span class="cm">/* Programmable timer control   */</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * Physical Memory configuration address space                             *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define MSP_MEM_CFG_BASE	0x17f00000</span>

<span class="cp">#define MSP_MEM_INDIRECT_CTL_10	0x10</span>

<span class="cm">/*</span>
<span class="cm"> * Notes:</span>
<span class="cm"> *  1) The SPI registers are split into two blocks, one offset from the</span>
<span class="cm"> *     MSP_SPI_BASE by 0x00 and the other offset from the MSP_SPI_BASE by</span>
<span class="cm"> *     0x68.  The SPI driver definitions for the register must be aware</span>
<span class="cm"> *     of this.</span>
<span class="cm"> *  2) The block copy engine register are divided into two regions, one</span>
<span class="cm"> *     for the control/configuration of the engine proper and one for the</span>
<span class="cm"> *     values of the descriptors used in the copy process.  These have</span>
<span class="cm"> *     different base defines (CTRL_BASE vs DESC_BASE)</span>
<span class="cm"> *  3) These constants are for physical addresses which means that they</span>
<span class="cm"> *     work correctly with &quot;ioremap&quot; and friends.  This means that device</span>
<span class="cm"> *     drivers will need to remap these addresses using ioremap and perhaps</span>
<span class="cm"> *     the readw/writew macros.  Or they could use the regptr() macro</span>
<span class="cm"> *     defined below, but the readw/writew calls are the correct thing.</span>
<span class="cm"> *  4) The UARTs have an additional status register offset from the base</span>
<span class="cm"> *     address.  This register isn&#39;t used in the standard 8250 driver but</span>
<span class="cm"> *     may be used in other software.  Consult the hardware datasheet for</span>
<span class="cm"> *     offset details.</span>
<span class="cm"> *  5) For some unknown reason the security engine (MSP_SEC_BASE) registers</span>
<span class="cm"> *     start at an offset of 0x84 from the base address but the block of</span>
<span class="cm"> *     registers before this is reserved for the security engine.  The</span>
<span class="cm"> *     driver will have to be aware of this but it makes the register</span>
<span class="cm"> *     definitions line up better with the documentation.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> ########################################################################</span>
<span class="cm"> #  System register definitions.  Not associated with a specific device #</span>
<span class="cm"> ########################################################################</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * This macro maps the physical register number into uncached space</span>
<span class="cm"> * and (for C code) casts it into a u32 pointer so it can be dereferenced</span>
<span class="cm"> * Normally these would be accessed with ioremap and readX/writeX, but</span>
<span class="cm"> * these are convenient for a lot of internal kernel code.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef __ASSEMBLER__</span>
	<span class="cp">#define regptr(addr) (KSEG1ADDR(addr))</span>
<span class="cp">#else</span>
	<span class="cp">#define regptr(addr) ((volatile u32 *const)(KSEG1ADDR(addr)))</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * System Logic and Peripherals (RESET, ELB, etc) registers                *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>

<span class="cm">/* System Control register definitions */</span>
<span class="cp">#define	DEV_ID_REG	regptr(MSP_SLP_BASE + 0x00)</span>
					<span class="cm">/* Device-ID                 RO */</span>
<span class="cp">#define	FWR_ID_REG	regptr(MSP_SLP_BASE + 0x04)</span>
					<span class="cm">/* Firmware-ID Register      RW */</span>
<span class="cp">#define	SYS_ID_REG0	regptr(MSP_SLP_BASE + 0x08)</span>
					<span class="cm">/* System-ID Register-0      RW */</span>
<span class="cp">#define	SYS_ID_REG1	regptr(MSP_SLP_BASE + 0x0C)</span>
					<span class="cm">/* System-ID Register-1      RW */</span>

<span class="cm">/* System Reset register definitions */</span>
<span class="cp">#define	RST_STS_REG	regptr(MSP_SLP_BASE + 0x10)</span>
					<span class="cm">/* System Reset Status       RO */</span>
<span class="cp">#define	RST_SET_REG	regptr(MSP_SLP_BASE + 0x14)</span>
					<span class="cm">/* System Set Reset          WO */</span>
<span class="cp">#define	RST_CLR_REG	regptr(MSP_SLP_BASE + 0x18)</span>
					<span class="cm">/* System Clear Reset        WO */</span>

<span class="cm">/* System Clock Registers */</span>
<span class="cp">#define PCI_SLP_REG	regptr(MSP_SLP_BASE + 0x1C)</span>
					<span class="cm">/* PCI clock generator       RW */</span>
<span class="cp">#define URT_SLP_REG	regptr(MSP_SLP_BASE + 0x20)</span>
					<span class="cm">/* UART clock generator      RW */</span>
<span class="cm">/* reserved		      (MSP_SLP_BASE + 0x24)                     */</span>
<span class="cm">/* reserved		      (MSP_SLP_BASE + 0x28)                     */</span>
<span class="cp">#define PLL1_SLP_REG	regptr(MSP_SLP_BASE + 0x2C)</span>
					<span class="cm">/* PLL1 clock generator      RW */</span>
<span class="cp">#define PLL0_SLP_REG	regptr(MSP_SLP_BASE + 0x30)</span>
					<span class="cm">/* PLL0 clock generator      RW */</span>
<span class="cp">#define MIPS_SLP_REG	regptr(MSP_SLP_BASE + 0x34)</span>
					<span class="cm">/* MIPS clock generator      RW */</span>
<span class="cp">#define	VE_SLP_REG	regptr(MSP_SLP_BASE + 0x38)</span>
					<span class="cm">/* Voice Eng clock generator RW */</span>
<span class="cm">/* reserved		      (MSP_SLP_BASE + 0x3C)                     */</span>
<span class="cp">#define MSB_SLP_REG	regptr(MSP_SLP_BASE + 0x40)</span>
					<span class="cm">/* MS-Bus clock generator    RW */</span>
<span class="cp">#define SMAC_SLP_REG	regptr(MSP_SLP_BASE + 0x44)</span>
					<span class="cm">/* Sec &amp; MAC clock generator RW */</span>
<span class="cp">#define PERF_SLP_REG	regptr(MSP_SLP_BASE + 0x48)</span>
					<span class="cm">/* Per &amp; TDM clock generator RW */</span>

<span class="cm">/* Interrupt Controller Registers */</span>
<span class="cp">#define SLP_INT_STS_REG regptr(MSP_SLP_BASE + 0x70)</span>
					<span class="cm">/* Interrupt status register RW */</span>
<span class="cp">#define SLP_INT_MSK_REG regptr(MSP_SLP_BASE + 0x74)</span>
					<span class="cm">/* Interrupt enable/mask     RW */</span>
<span class="cp">#define SE_MBOX_REG	regptr(MSP_SLP_BASE + 0x78)</span>
					<span class="cm">/* Security Engine mailbox   RW */</span>
<span class="cp">#define VE_MBOX_REG	regptr(MSP_SLP_BASE + 0x7C)</span>
					<span class="cm">/* Voice Engine mailbox      RW */</span>

<span class="cm">/* ELB Controller Registers */</span>
<span class="cp">#define CS0_CNFG_REG	regptr(MSP_SLP_BASE + 0x80)</span>
					<span class="cm">/* ELB CS0 Configuration Reg    */</span>
<span class="cp">#define CS0_ADDR_REG	regptr(MSP_SLP_BASE + 0x84)</span>
					<span class="cm">/* ELB CS0 Base Address Reg     */</span>
<span class="cp">#define CS0_MASK_REG	regptr(MSP_SLP_BASE + 0x88)</span>
					<span class="cm">/* ELB CS0 Mask Register        */</span>
<span class="cp">#define CS0_ACCESS_REG	regptr(MSP_SLP_BASE + 0x8C)</span>
					<span class="cm">/* ELB CS0 access register      */</span>

<span class="cp">#define CS1_CNFG_REG	regptr(MSP_SLP_BASE + 0x90)</span>
					<span class="cm">/* ELB CS1 Configuration Reg    */</span>
<span class="cp">#define CS1_ADDR_REG	regptr(MSP_SLP_BASE + 0x94)</span>
					<span class="cm">/* ELB CS1 Base Address Reg     */</span>
<span class="cp">#define CS1_MASK_REG	regptr(MSP_SLP_BASE + 0x98)</span>
					<span class="cm">/* ELB CS1 Mask Register        */</span>
<span class="cp">#define CS1_ACCESS_REG	regptr(MSP_SLP_BASE + 0x9C)</span>
					<span class="cm">/* ELB CS1 access register      */</span>

<span class="cp">#define CS2_CNFG_REG	regptr(MSP_SLP_BASE + 0xA0)</span>
					<span class="cm">/* ELB CS2 Configuration Reg    */</span>
<span class="cp">#define CS2_ADDR_REG	regptr(MSP_SLP_BASE + 0xA4)</span>
					<span class="cm">/* ELB CS2 Base Address Reg     */</span>
<span class="cp">#define CS2_MASK_REG	regptr(MSP_SLP_BASE + 0xA8)</span>
					<span class="cm">/* ELB CS2 Mask Register        */</span>
<span class="cp">#define CS2_ACCESS_REG	regptr(MSP_SLP_BASE + 0xAC)</span>
					<span class="cm">/* ELB CS2 access register      */</span>

<span class="cp">#define CS3_CNFG_REG	regptr(MSP_SLP_BASE + 0xB0)</span>
					<span class="cm">/* ELB CS3 Configuration Reg    */</span>
<span class="cp">#define CS3_ADDR_REG	regptr(MSP_SLP_BASE + 0xB4)</span>
					<span class="cm">/* ELB CS3 Base Address Reg     */</span>
<span class="cp">#define CS3_MASK_REG	regptr(MSP_SLP_BASE + 0xB8)</span>
					<span class="cm">/* ELB CS3 Mask Register        */</span>
<span class="cp">#define CS3_ACCESS_REG	regptr(MSP_SLP_BASE + 0xBC)</span>
					<span class="cm">/* ELB CS3 access register      */</span>

<span class="cp">#define CS4_CNFG_REG	regptr(MSP_SLP_BASE + 0xC0)</span>
					<span class="cm">/* ELB CS4 Configuration Reg    */</span>
<span class="cp">#define CS4_ADDR_REG	regptr(MSP_SLP_BASE + 0xC4)</span>
					<span class="cm">/* ELB CS4 Base Address Reg     */</span>
<span class="cp">#define CS4_MASK_REG	regptr(MSP_SLP_BASE + 0xC8)</span>
					<span class="cm">/* ELB CS4 Mask Register        */</span>
<span class="cp">#define CS4_ACCESS_REG	regptr(MSP_SLP_BASE + 0xCC)</span>
					<span class="cm">/* ELB CS4 access register      */</span>

<span class="cp">#define CS5_CNFG_REG	regptr(MSP_SLP_BASE + 0xD0)</span>
					<span class="cm">/* ELB CS5 Configuration Reg    */</span>
<span class="cp">#define CS5_ADDR_REG	regptr(MSP_SLP_BASE + 0xD4)</span>
					<span class="cm">/* ELB CS5 Base Address Reg     */</span>
<span class="cp">#define CS5_MASK_REG	regptr(MSP_SLP_BASE + 0xD8)</span>
					<span class="cm">/* ELB CS5 Mask Register        */</span>
<span class="cp">#define CS5_ACCESS_REG	regptr(MSP_SLP_BASE + 0xDC)</span>
					<span class="cm">/* ELB CS5 access register      */</span>

<span class="cm">/* reserved			       0xE0 - 0xE8                      */</span>
<span class="cp">#define ELB_1PC_EN_REG	regptr(MSP_SLP_BASE + 0xEC)</span>
					<span class="cm">/* ELB single PC card detect    */</span>

<span class="cm">/* reserved			       0xF0 - 0xF8                      */</span>
<span class="cp">#define ELB_CLK_CFG_REG	regptr(MSP_SLP_BASE + 0xFC)</span>
					<span class="cm">/* SDRAM read/ELB timing Reg    */</span>

<span class="cm">/* Extended UART status registers */</span>
<span class="cp">#define UART0_STATUS_REG	regptr(MSP_UART0_BASE + 0x0c0)</span>
					<span class="cm">/* UART Status Register 0       */</span>
<span class="cp">#define UART1_STATUS_REG	regptr(MSP_UART1_BASE + 0x170)</span>
					<span class="cm">/* UART Status Register 1       */</span>

<span class="cm">/* Performance monitoring registers */</span>
<span class="cp">#define PERF_MON_CTRL_REG	regptr(MSP_SLP_BASE + 0x140)</span>
					<span class="cm">/* Performance monitor control  */</span>
<span class="cp">#define PERF_MON_CLR_REG	regptr(MSP_SLP_BASE + 0x144)</span>
					<span class="cm">/* Performance monitor clear    */</span>
<span class="cp">#define PERF_MON_CNTH_REG	regptr(MSP_SLP_BASE + 0x148)</span>
					<span class="cm">/* Perf monitor counter high    */</span>
<span class="cp">#define PERF_MON_CNTL_REG	regptr(MSP_SLP_BASE + 0x14C)</span>
					<span class="cm">/* Perf monitor counter low     */</span>

<span class="cm">/* System control registers */</span>
<span class="cp">#define SYS_CTRL_REG		regptr(MSP_SLP_BASE + 0x150)</span>
					<span class="cm">/* System control register      */</span>
<span class="cp">#define SYS_ERR1_REG		regptr(MSP_SLP_BASE + 0x154)</span>
					<span class="cm">/* System Error status 1        */</span>
<span class="cp">#define SYS_ERR2_REG		regptr(MSP_SLP_BASE + 0x158)</span>
					<span class="cm">/* System Error status 2        */</span>
<span class="cp">#define SYS_INT_CFG_REG		regptr(MSP_SLP_BASE + 0x15C)</span>
					<span class="cm">/* System Interrupt config      */</span>

<span class="cm">/* Voice Engine Memory configuration */</span>
<span class="cp">#define VE_MEM_REG		regptr(MSP_SLP_BASE + 0x17C)</span>
					<span class="cm">/* Voice engine memory config   */</span>

<span class="cm">/* CPU/SLP Error Status registers */</span>
<span class="cp">#define CPU_ERR1_REG		regptr(MSP_SLP_BASE + 0x180)</span>
					<span class="cm">/* CPU/SLP Error status 1       */</span>
<span class="cp">#define CPU_ERR2_REG		regptr(MSP_SLP_BASE + 0x184)</span>
					<span class="cm">/* CPU/SLP Error status 1       */</span>

<span class="cm">/* Extended GPIO registers       */</span>
<span class="cp">#define EXTENDED_GPIO1_REG	regptr(MSP_SLP_BASE + 0x188)</span>
<span class="cp">#define EXTENDED_GPIO2_REG	regptr(MSP_SLP_BASE + 0x18c)</span>
<span class="cp">#define EXTENDED_GPIO_REG	EXTENDED_GPIO1_REG</span>
					<span class="cm">/* Backward-compatibility	*/</span>

<span class="cm">/* System Error registers */</span>
<span class="cp">#define SLP_ERR_STS_REG		regptr(MSP_SLP_BASE + 0x190)</span>
					<span class="cm">/* Int status for SLP errors    */</span>
<span class="cp">#define SLP_ERR_MSK_REG		regptr(MSP_SLP_BASE + 0x194)</span>
					<span class="cm">/* Int mask for SLP errors      */</span>
<span class="cp">#define SLP_ELB_ERST_REG	regptr(MSP_SLP_BASE + 0x198)</span>
					<span class="cm">/* External ELB reset           */</span>
<span class="cp">#define SLP_BOOT_STS_REG	regptr(MSP_SLP_BASE + 0x19C)</span>
					<span class="cm">/* Boot Status                  */</span>

<span class="cm">/* Extended ELB addressing */</span>
<span class="cp">#define CS0_EXT_ADDR_REG	regptr(MSP_SLP_BASE + 0x1A0)</span>
					<span class="cm">/* CS0 Extended address         */</span>
<span class="cp">#define CS1_EXT_ADDR_REG	regptr(MSP_SLP_BASE + 0x1A4)</span>
					<span class="cm">/* CS1 Extended address         */</span>
<span class="cp">#define CS2_EXT_ADDR_REG	regptr(MSP_SLP_BASE + 0x1A8)</span>
					<span class="cm">/* CS2 Extended address         */</span>
<span class="cp">#define CS3_EXT_ADDR_REG	regptr(MSP_SLP_BASE + 0x1AC)</span>
					<span class="cm">/* CS3 Extended address         */</span>
<span class="cm">/* reserved					      0x1B0             */</span>
<span class="cp">#define CS5_EXT_ADDR_REG	regptr(MSP_SLP_BASE + 0x1B4)</span>
					<span class="cm">/* CS5 Extended address         */</span>

<span class="cm">/* PLL Adjustment registers */</span>
<span class="cp">#define PLL_LOCK_REG		regptr(MSP_SLP_BASE + 0x200)</span>
					<span class="cm">/* PLL0 lock status             */</span>
<span class="cp">#define PLL_ARST_REG		regptr(MSP_SLP_BASE + 0x204)</span>
					<span class="cm">/* PLL Analog reset status      */</span>
<span class="cp">#define PLL0_ADJ_REG		regptr(MSP_SLP_BASE + 0x208)</span>
					<span class="cm">/* PLL0 Adjustment value        */</span>
<span class="cp">#define PLL1_ADJ_REG		regptr(MSP_SLP_BASE + 0x20C)</span>
					<span class="cm">/* PLL1 Adjustment value        */</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * Peripheral Register definitions                                         *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>

<span class="cm">/* Peripheral status */</span>
<span class="cp">#define PER_CTRL_REG		regptr(MSP_PER_BASE + 0x50)</span>
					<span class="cm">/* Peripheral control register  */</span>
<span class="cp">#define PER_STS_REG		regptr(MSP_PER_BASE + 0x54)</span>
					<span class="cm">/* Peripheral status register   */</span>

<span class="cm">/* SPI/MPI Registers */</span>
<span class="cp">#define SMPI_TX_SZ_REG		regptr(MSP_PER_BASE + 0x58)</span>
					<span class="cm">/* SPI/MPI Tx Size register     */</span>
<span class="cp">#define SMPI_RX_SZ_REG		regptr(MSP_PER_BASE + 0x5C)</span>
					<span class="cm">/* SPI/MPI Rx Size register     */</span>
<span class="cp">#define SMPI_CTL_REG		regptr(MSP_PER_BASE + 0x60)</span>
					<span class="cm">/* SPI/MPI Control register     */</span>
<span class="cp">#define SMPI_MS_REG		regptr(MSP_PER_BASE + 0x64)</span>
					<span class="cm">/* SPI/MPI Chip Select reg      */</span>
<span class="cp">#define SMPI_CORE_DATA_REG	regptr(MSP_PER_BASE + 0xC0)</span>
					<span class="cm">/* SPI/MPI Core Data reg        */</span>
<span class="cp">#define SMPI_CORE_CTRL_REG	regptr(MSP_PER_BASE + 0xC4)</span>
					<span class="cm">/* SPI/MPI Core Control reg     */</span>
<span class="cp">#define SMPI_CORE_STAT_REG	regptr(MSP_PER_BASE + 0xC8)</span>
					<span class="cm">/* SPI/MPI Core Status reg      */</span>
<span class="cp">#define SMPI_CORE_SSEL_REG	regptr(MSP_PER_BASE + 0xCC)</span>
					<span class="cm">/* SPI/MPI Core Ssel reg        */</span>
<span class="cp">#define SMPI_FIFO_REG		regptr(MSP_PER_BASE + 0xD0)</span>
					<span class="cm">/* SPI/MPI Data FIFO reg        */</span>

<span class="cm">/* Peripheral Block Error Registers           */</span>
<span class="cp">#define PER_ERR_STS_REG		regptr(MSP_PER_BASE + 0x70)</span>
					<span class="cm">/* Error Bit Status Register    */</span>
<span class="cp">#define PER_ERR_MSK_REG		regptr(MSP_PER_BASE + 0x74)</span>
					<span class="cm">/* Error Bit Mask Register      */</span>
<span class="cp">#define PER_HDR1_REG		regptr(MSP_PER_BASE + 0x78)</span>
					<span class="cm">/* Error Header 1 Register      */</span>
<span class="cp">#define PER_HDR2_REG		regptr(MSP_PER_BASE + 0x7C)</span>
					<span class="cm">/* Error Header 2 Register      */</span>

<span class="cm">/* Peripheral Block Interrupt Registers       */</span>
<span class="cp">#define PER_INT_STS_REG		regptr(MSP_PER_BASE + 0x80)</span>
					<span class="cm">/* Interrupt status register    */</span>
<span class="cp">#define PER_INT_MSK_REG		regptr(MSP_PER_BASE + 0x84)</span>
					<span class="cm">/* Interrupt Mask Register      */</span>
<span class="cp">#define GPIO_INT_STS_REG	regptr(MSP_PER_BASE + 0x88)</span>
					<span class="cm">/* GPIO interrupt status reg    */</span>
<span class="cp">#define GPIO_INT_MSK_REG	regptr(MSP_PER_BASE + 0x8C)</span>
					<span class="cm">/* GPIO interrupt MASK Reg      */</span>

<span class="cm">/* POLO GPIO registers                        */</span>
<span class="cp">#define POLO_GPIO_DAT1_REG	regptr(MSP_PER_BASE + 0x0E0)</span>
					<span class="cm">/* Polo GPIO[8:0]  data reg     */</span>
<span class="cp">#define POLO_GPIO_CFG1_REG	regptr(MSP_PER_BASE + 0x0E4)</span>
					<span class="cm">/* Polo GPIO[7:0]  config reg   */</span>
<span class="cp">#define POLO_GPIO_CFG2_REG	regptr(MSP_PER_BASE + 0x0E8)</span>
					<span class="cm">/* Polo GPIO[15:8] config reg   */</span>
<span class="cp">#define POLO_GPIO_OD1_REG	regptr(MSP_PER_BASE + 0x0EC)</span>
					<span class="cm">/* Polo GPIO[31:0] output drive */</span>
<span class="cp">#define POLO_GPIO_CFG3_REG	regptr(MSP_PER_BASE + 0x170)</span>
					<span class="cm">/* Polo GPIO[23:16] config reg  */</span>
<span class="cp">#define POLO_GPIO_DAT2_REG	regptr(MSP_PER_BASE + 0x174)</span>
					<span class="cm">/* Polo GPIO[15:9]  data reg    */</span>
<span class="cp">#define POLO_GPIO_DAT3_REG	regptr(MSP_PER_BASE + 0x178)</span>
					<span class="cm">/* Polo GPIO[23:16]  data reg   */</span>
<span class="cp">#define POLO_GPIO_DAT4_REG	regptr(MSP_PER_BASE + 0x17C)</span>
					<span class="cm">/* Polo GPIO[31:24]  data reg   */</span>
<span class="cp">#define POLO_GPIO_DAT5_REG	regptr(MSP_PER_BASE + 0x180)</span>
					<span class="cm">/* Polo GPIO[39:32]  data reg   */</span>
<span class="cp">#define POLO_GPIO_DAT6_REG	regptr(MSP_PER_BASE + 0x184)</span>
					<span class="cm">/* Polo GPIO[47:40]  data reg   */</span>
<span class="cp">#define POLO_GPIO_DAT7_REG	regptr(MSP_PER_BASE + 0x188)</span>
					<span class="cm">/* Polo GPIO[54:48]  data reg   */</span>
<span class="cp">#define POLO_GPIO_CFG4_REG	regptr(MSP_PER_BASE + 0x18C)</span>
					<span class="cm">/* Polo GPIO[31:24] config reg  */</span>
<span class="cp">#define POLO_GPIO_CFG5_REG	regptr(MSP_PER_BASE + 0x190)</span>
					<span class="cm">/* Polo GPIO[39:32] config reg  */</span>
<span class="cp">#define POLO_GPIO_CFG6_REG	regptr(MSP_PER_BASE + 0x194)</span>
					<span class="cm">/* Polo GPIO[47:40] config reg  */</span>
<span class="cp">#define POLO_GPIO_CFG7_REG	regptr(MSP_PER_BASE + 0x198)</span>
					<span class="cm">/* Polo GPIO[54:48] config reg  */</span>
<span class="cp">#define POLO_GPIO_OD2_REG	regptr(MSP_PER_BASE + 0x19C)</span>
					<span class="cm">/* Polo GPIO[54:32] output drive */</span>

<span class="cm">/* Generic GPIO registers                     */</span>
<span class="cp">#define GPIO_DATA1_REG		regptr(MSP_PER_BASE + 0x170)</span>
					<span class="cm">/* GPIO[1:0] data register      */</span>
<span class="cp">#define GPIO_DATA2_REG		regptr(MSP_PER_BASE + 0x174)</span>
					<span class="cm">/* GPIO[5:2] data register      */</span>
<span class="cp">#define GPIO_DATA3_REG		regptr(MSP_PER_BASE + 0x178)</span>
					<span class="cm">/* GPIO[9:6] data register      */</span>
<span class="cp">#define GPIO_DATA4_REG		regptr(MSP_PER_BASE + 0x17C)</span>
					<span class="cm">/* GPIO[15:10] data register    */</span>
<span class="cp">#define GPIO_CFG1_REG		regptr(MSP_PER_BASE + 0x180)</span>
					<span class="cm">/* GPIO[1:0] config register    */</span>
<span class="cp">#define GPIO_CFG2_REG		regptr(MSP_PER_BASE + 0x184)</span>
					<span class="cm">/* GPIO[5:2] config register    */</span>
<span class="cp">#define GPIO_CFG3_REG		regptr(MSP_PER_BASE + 0x188)</span>
					<span class="cm">/* GPIO[9:6] config register    */</span>
<span class="cp">#define GPIO_CFG4_REG		regptr(MSP_PER_BASE + 0x18C)</span>
					<span class="cm">/* GPIO[15:10] config register  */</span>
<span class="cp">#define GPIO_OD_REG		regptr(MSP_PER_BASE + 0x190)</span>
					<span class="cm">/* GPIO[15:0] output drive      */</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * CPU Interface register definitions                                      *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_FLUSH_REG		regptr(MSP_CPUIF_BASE + 0x00)</span>
					<span class="cm">/* PCI-SDRAM queue flush trigger */</span>
<span class="cp">#define OCP_ERR1_REG		regptr(MSP_CPUIF_BASE + 0x04)</span>
					<span class="cm">/* OCP Error Attribute 1        */</span>
<span class="cp">#define OCP_ERR2_REG		regptr(MSP_CPUIF_BASE + 0x08)</span>
					<span class="cm">/* OCP Error Attribute 2        */</span>
<span class="cp">#define OCP_STS_REG		regptr(MSP_CPUIF_BASE + 0x0C)</span>
					<span class="cm">/* OCP Error Status             */</span>
<span class="cp">#define CPUIF_PM_REG		regptr(MSP_CPUIF_BASE + 0x10)</span>
					<span class="cm">/* CPU policy configuration     */</span>
<span class="cp">#define CPUIF_CFG_REG		regptr(MSP_CPUIF_BASE + 0x10)</span>
					<span class="cm">/* Misc configuration options   */</span>

<span class="cm">/* Central Interrupt Controller Registers */</span>
<span class="cp">#define MSP_CIC_BASE		(MSP_CPUIF_BASE + 0x8000)</span>
					<span class="cm">/* Central Interrupt registers  */</span>
<span class="cp">#define CIC_EXT_CFG_REG		regptr(MSP_CIC_BASE + 0x00)</span>
					<span class="cm">/* External interrupt config    */</span>
<span class="cp">#define CIC_STS_REG		regptr(MSP_CIC_BASE + 0x04)</span>
					<span class="cm">/* CIC Interrupt Status         */</span>
<span class="cp">#define CIC_VPE0_MSK_REG	regptr(MSP_CIC_BASE + 0x08)</span>
					<span class="cm">/* VPE0 Interrupt Mask          */</span>
<span class="cp">#define CIC_VPE1_MSK_REG	regptr(MSP_CIC_BASE + 0x0C)</span>
					<span class="cm">/* VPE1 Interrupt Mask          */</span>
<span class="cp">#define CIC_TC0_MSK_REG		regptr(MSP_CIC_BASE + 0x10)</span>
					<span class="cm">/* Thread Context 0 Int Mask    */</span>
<span class="cp">#define CIC_TC1_MSK_REG		regptr(MSP_CIC_BASE + 0x14)</span>
					<span class="cm">/* Thread Context 1 Int Mask    */</span>
<span class="cp">#define CIC_TC2_MSK_REG		regptr(MSP_CIC_BASE + 0x18)</span>
					<span class="cm">/* Thread Context 2 Int Mask    */</span>
<span class="cp">#define CIC_TC3_MSK_REG		regptr(MSP_CIC_BASE + 0x18)</span>
					<span class="cm">/* Thread Context 3 Int Mask    */</span>
<span class="cp">#define CIC_TC4_MSK_REG		regptr(MSP_CIC_BASE + 0x18)</span>
					<span class="cm">/* Thread Context 4 Int Mask    */</span>
<span class="cp">#define CIC_PCIMSI_STS_REG	regptr(MSP_CIC_BASE + 0x18)</span>
<span class="cp">#define CIC_PCIMSI_MSK_REG	regptr(MSP_CIC_BASE + 0x18)</span>
<span class="cp">#define CIC_PCIFLSH_REG		regptr(MSP_CIC_BASE + 0x18)</span>
<span class="cp">#define CIC_VPE0_SWINT_REG	regptr(MSP_CIC_BASE + 0x08)</span>


<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * Memory controller registers                                             *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define MEM_CFG1_REG		regptr(MSP_MEM_CFG_BASE + 0x00)</span>
<span class="cp">#define MEM_SS_ADDR		regptr(MSP_MEM_CFG_BASE + 0x00)</span>
<span class="cp">#define MEM_SS_DATA		regptr(MSP_MEM_CFG_BASE + 0x04)</span>
<span class="cp">#define MEM_SS_WRITE		regptr(MSP_MEM_CFG_BASE + 0x08)</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * PCI controller registers                                                *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_BASE_REG		regptr(MSP_PCI_BASE + 0x00)</span>
<span class="cp">#define PCI_CONFIG_SPACE_REG	regptr(MSP_PCI_BASE + 0x800)</span>
<span class="cp">#define PCI_JTAG_DEVID_REG	regptr(MSP_SLP_BASE + 0x13c)</span>

<span class="cm">/*</span>
<span class="cm"> ########################################################################</span>
<span class="cm"> #  Register content &amp; macro definitions                                #</span>
<span class="cm"> ########################################################################</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * DEV_ID defines                                                          *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define DEV_ID_PCI_DIS		(1 &lt;&lt; 26)       </span><span class="cm">/* Set if PCI disabled */</span><span class="cp"></span>
<span class="cp">#define DEV_ID_PCI_HOST		(1 &lt;&lt; 20)       </span><span class="cm">/* Set if PCI host */</span><span class="cp"></span>
<span class="cp">#define DEV_ID_SINGLE_PC	(1 &lt;&lt; 19)       </span><span class="cm">/* Set if single PC Card */</span><span class="cp"></span>
<span class="cp">#define DEV_ID_FAMILY		(0xff &lt;&lt; 8)     </span><span class="cm">/* family ID code */</span><span class="cp"></span>
<span class="cp">#define POLO_ZEUS_SUB_FAMILY	(0x7  &lt;&lt; 16)    </span><span class="cm">/* sub family for Polo/Zeus */</span><span class="cp"></span>

<span class="cp">#define MSPFPGA_ID		(0x00  &lt;&lt; 8)    </span><span class="cm">/* you are on your own here */</span><span class="cp"></span>
<span class="cp">#define MSP5000_ID		(0x50  &lt;&lt; 8)</span>
<span class="cp">#define MSP4F00_ID		(0x4f  &lt;&lt; 8)    </span><span class="cm">/* FPGA version of MSP4200 */</span><span class="cp"></span>
<span class="cp">#define MSP4E00_ID		(0x4f  &lt;&lt; 8)    </span><span class="cm">/* FPGA version of MSP7120 */</span><span class="cp"></span>
<span class="cp">#define MSP4200_ID		(0x42  &lt;&lt; 8)</span>
<span class="cp">#define MSP4000_ID		(0x40  &lt;&lt; 8)</span>
<span class="cp">#define MSP2XXX_ID		(0x20  &lt;&lt; 8)</span>
<span class="cp">#define MSPZEUS_ID		(0x10  &lt;&lt; 8)</span>

<span class="cp">#define MSP2004_SUB_ID		(0x0   &lt;&lt; 16)</span>
<span class="cp">#define MSP2005_SUB_ID		(0x1   &lt;&lt; 16)</span>
<span class="cp">#define MSP2006_SUB_ID		(0x1   &lt;&lt; 16)</span>
<span class="cp">#define MSP2007_SUB_ID		(0x2   &lt;&lt; 16)</span>
<span class="cp">#define MSP2010_SUB_ID		(0x3   &lt;&lt; 16)</span>
<span class="cp">#define MSP2015_SUB_ID		(0x4   &lt;&lt; 16)</span>
<span class="cp">#define MSP2020_SUB_ID		(0x5   &lt;&lt; 16)</span>
<span class="cp">#define MSP2100_SUB_ID		(0x6   &lt;&lt; 16)</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * RESET defines                                                           *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define MSP_GR_RST		(0x01 &lt;&lt; 0)     </span><span class="cm">/* Global reset bit     */</span><span class="cp"></span>
<span class="cp">#define MSP_MR_RST		(0x01 &lt;&lt; 1)     </span><span class="cm">/* MIPS reset bit       */</span><span class="cp"></span>
<span class="cp">#define MSP_PD_RST		(0x01 &lt;&lt; 2)     </span><span class="cm">/* PVC DMA reset bit    */</span><span class="cp"></span>
<span class="cp">#define MSP_PP_RST		(0x01 &lt;&lt; 3)     </span><span class="cm">/* PVC reset bit        */</span><span class="cp"></span>
<span class="cm">/* reserved                                                             */</span>
<span class="cp">#define MSP_EA_RST		(0x01 &lt;&lt; 6)     </span><span class="cm">/* Mac A reset bit      */</span><span class="cp"></span>
<span class="cp">#define MSP_EB_RST		(0x01 &lt;&lt; 7)     </span><span class="cm">/* Mac B reset bit      */</span><span class="cp"></span>
<span class="cp">#define MSP_SE_RST		(0x01 &lt;&lt; 8)     </span><span class="cm">/* Security Eng reset bit */</span><span class="cp"></span>
<span class="cp">#define MSP_PB_RST		(0x01 &lt;&lt; 9)     </span><span class="cm">/* Per block reset bit  */</span><span class="cp"></span>
<span class="cp">#define MSP_EC_RST		(0x01 &lt;&lt; 10)    </span><span class="cm">/* Mac C reset bit      */</span><span class="cp"></span>
<span class="cp">#define MSP_TW_RST		(0x01 &lt;&lt; 11)    </span><span class="cm">/* TWI reset bit        */</span><span class="cp"></span>
<span class="cp">#define MSP_SPI_RST		(0x01 &lt;&lt; 12)    </span><span class="cm">/* SPI/MPI reset bit    */</span><span class="cp"></span>
<span class="cp">#define MSP_U1_RST		(0x01 &lt;&lt; 13)    </span><span class="cm">/* UART1 reset bit      */</span><span class="cp"></span>
<span class="cp">#define MSP_U0_RST		(0x01 &lt;&lt; 14)    </span><span class="cm">/* UART0 reset bit      */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * UART defines                                                            *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define MSP_BASE_BAUD		25000000</span>
<span class="cp">#define MSP_UART_REG_LEN	0x20</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * ELB defines                                                             *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define PCCARD_32		0x02    </span><span class="cm">/* Set if is PCCARD 32 (Cardbus) */</span><span class="cp"></span>
<span class="cp">#define SINGLE_PCCARD		0x01    </span><span class="cm">/* Set to enable single PC card */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * CIC defines                                                             *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>

<span class="cm">/* CIC_EXT_CFG_REG */</span>
<span class="cp">#define EXT_INT_POL(eirq)			(1 &lt;&lt; (eirq + 8))</span>
<span class="cp">#define EXT_INT_EDGE(eirq)			(1 &lt;&lt; eirq)</span>

<span class="cp">#define CIC_EXT_SET_TRIGGER_LEVEL(reg, eirq)	(reg &amp;= ~EXT_INT_EDGE(eirq))</span>
<span class="cp">#define CIC_EXT_SET_TRIGGER_EDGE(reg, eirq)	(reg |= EXT_INT_EDGE(eirq))</span>
<span class="cp">#define CIC_EXT_SET_ACTIVE_HI(reg, eirq)	(reg |= EXT_INT_POL(eirq))</span>
<span class="cp">#define CIC_EXT_SET_ACTIVE_LO(reg, eirq)	(reg &amp;= ~EXT_INT_POL(eirq))</span>
<span class="cp">#define CIC_EXT_SET_ACTIVE_RISING		CIC_EXT_SET_ACTIVE_HI</span>
<span class="cp">#define CIC_EXT_SET_ACTIVE_FALLING		CIC_EXT_SET_ACTIVE_LO</span>

<span class="cp">#define CIC_EXT_IS_TRIGGER_LEVEL(reg, eirq) \</span>
<span class="cp">				((reg &amp; EXT_INT_EDGE(eirq)) == 0)</span>
<span class="cp">#define CIC_EXT_IS_TRIGGER_EDGE(reg, eirq)	(reg &amp; EXT_INT_EDGE(eirq))</span>
<span class="cp">#define CIC_EXT_IS_ACTIVE_HI(reg, eirq)		(reg &amp; EXT_INT_POL(eirq))</span>
<span class="cp">#define CIC_EXT_IS_ACTIVE_LO(reg, eirq) \</span>
<span class="cp">				((reg &amp; EXT_INT_POL(eirq)) == 0)</span>
<span class="cp">#define CIC_EXT_IS_ACTIVE_RISING		CIC_EXT_IS_ACTIVE_HI</span>
<span class="cp">#define CIC_EXT_IS_ACTIVE_FALLING		CIC_EXT_IS_ACTIVE_LO</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * Memory Controller defines                                               *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>

<span class="cm">/* Indirect memory controller registers */</span>
<span class="cp">#define DDRC_CFG(n)		(n)</span>
<span class="cp">#define DDRC_DEBUG(n)		(0x04 + n)</span>
<span class="cp">#define DDRC_CTL(n)		(0x40 + n)</span>

<span class="cm">/* Macro to perform DDRC indirect write */</span>
<span class="cp">#define DDRC_INDIRECT_WRITE(reg, mask, value) \</span>
<span class="cp">({ \</span>
<span class="cp">	*MEM_SS_ADDR = (((mask) &amp; 0xf) &lt;&lt; 8) | ((reg) &amp; 0xff); \</span>
<span class="cp">	*MEM_SS_DATA = (value); \</span>
<span class="cp">	*MEM_SS_WRITE = 1; \</span>
<span class="cp">})</span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * SPI/MPI Mode                                                            *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define SPI_MPI_RX_BUSY		0x00008000	</span><span class="cm">/* SPI/MPI Receive Busy */</span><span class="cp"></span>
<span class="cp">#define SPI_MPI_FIFO_EMPTY	0x00004000	</span><span class="cm">/* SPI/MPI Fifo Empty   */</span><span class="cp"></span>
<span class="cp">#define SPI_MPI_TX_BUSY		0x00002000	</span><span class="cm">/* SPI/MPI Transmit Busy */</span><span class="cp"></span>
<span class="cp">#define SPI_MPI_FIFO_FULL	0x00001000	</span><span class="cm">/* SPI/MPU FIFO full    */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> * SPI/MPI Control Register                                                *</span>
<span class="cm"> ***************************************************************************</span>
<span class="cm"> */</span>
<span class="cp">#define SPI_MPI_RX_START	0x00000004	</span><span class="cm">/* Start receive command */</span><span class="cp"></span>
<span class="cp">#define SPI_MPI_FLUSH_Q		0x00000002	</span><span class="cm">/* Flush SPI/MPI Queue */</span><span class="cp"></span>
<span class="cp">#define SPI_MPI_TX_START	0x00000001	</span><span class="cm">/* Start Transmit Command */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* !_ASM_MSP_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
