Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 20 18:01:28 2025
| Host         : LAPTOP-54NUE9F1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    64          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (125)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/debounce/O0_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: keyboard/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (125)
--------------------------------------------------
 There are 125 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.617        0.000                      0                   25        0.254        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.617        0.000                      0                   25        0.254        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.696ns (69.713%)  route 0.737ns (30.287%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  sevenSeg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.737     6.583    sevenSeg/clkdiv_reg_n_0_[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  sevenSeg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    sevenSeg/clkdiv_reg[12]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.761 r  sevenSeg/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.761    sevenSeg/clkdiv_reg[16]_i_1_n_6
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606    15.029    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.109    15.377    sevenSeg/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  7.617    

Slack (MET) :             7.625ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 1.688ns (69.613%)  route 0.737ns (30.387%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  sevenSeg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.737     6.583    sevenSeg/clkdiv_reg_n_0_[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  sevenSeg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    sevenSeg/clkdiv_reg[12]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.753 r  sevenSeg/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.753    sevenSeg/clkdiv_reg[16]_i_1_n_4
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606    15.029    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[19]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.109    15.377    sevenSeg/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 1.612ns (68.630%)  route 0.737ns (31.370%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  sevenSeg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.737     6.583    sevenSeg/clkdiv_reg_n_0_[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  sevenSeg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    sevenSeg/clkdiv_reg[12]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.677 r  sevenSeg/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.677    sevenSeg/clkdiv_reg[16]_i_1_n_5
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606    15.029    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.109    15.377    sevenSeg/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.592ns (68.361%)  route 0.737ns (31.639%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  sevenSeg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.737     6.583    sevenSeg/clkdiv_reg_n_0_[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.438 r  sevenSeg/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.438    sevenSeg/clkdiv_reg[12]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.657 r  sevenSeg/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.657    sevenSeg/clkdiv_reg[16]_i_1_n_7
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606    15.029    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[16]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.109    15.377    sevenSeg/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 1.579ns (68.183%)  route 0.737ns (31.817%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  sevenSeg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.737     6.583    sevenSeg/clkdiv_reg_n_0_[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.644 r  sevenSeg/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.644    sevenSeg/clkdiv_reg[12]_i_1_n_6
    SLICE_X2Y96          FDRE                                         r  sevenSeg/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605    15.028    sevenSeg/CLK
    SLICE_X2Y96          FDRE                                         r  sevenSeg/clkdiv_reg[13]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.109    15.376    sevenSeg/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.571ns (68.073%)  route 0.737ns (31.927%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  sevenSeg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.737     6.583    sevenSeg/clkdiv_reg_n_0_[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.636 r  sevenSeg/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.636    sevenSeg/clkdiv_reg[12]_i_1_n_4
    SLICE_X2Y96          FDRE                                         r  sevenSeg/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605    15.028    sevenSeg/CLK
    SLICE_X2Y96          FDRE                                         r  sevenSeg/clkdiv_reg[15]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.109    15.376    sevenSeg/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.495ns (66.985%)  route 0.737ns (33.015%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  sevenSeg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.737     6.583    sevenSeg/clkdiv_reg_n_0_[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.560 r  sevenSeg/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.560    sevenSeg/clkdiv_reg[12]_i_1_n_5
    SLICE_X2Y96          FDRE                                         r  sevenSeg/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605    15.028    sevenSeg/CLK
    SLICE_X2Y96          FDRE                                         r  sevenSeg/clkdiv_reg[14]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.109    15.376    sevenSeg/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.475ns (66.687%)  route 0.737ns (33.313%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  sevenSeg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.737     6.583    sevenSeg/clkdiv_reg_n_0_[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.321 r  sevenSeg/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    sevenSeg/clkdiv_reg[8]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.540 r  sevenSeg/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.540    sevenSeg/clkdiv_reg[12]_i_1_n_7
    SLICE_X2Y96          FDRE                                         r  sevenSeg/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605    15.028    sevenSeg/CLK
    SLICE_X2Y96          FDRE                                         r  sevenSeg/clkdiv_reg[12]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.109    15.376    sevenSeg/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             7.848ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.887ns (41.174%)  route 1.267ns (58.826%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=17, routed)          1.267     7.114    keyboard/s[1]
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.238 r  keyboard/digit[3]_i_3/O
                         net (fo=1, routed)           0.000     7.238    keyboard/digit[3]_i_3_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I1_O)      0.245     7.483 r  keyboard/digit_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.483    sevenSeg/D[3]
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605    15.028    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.064    15.331    sevenSeg/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.848    

Slack (MET) :             7.850ns  (required time - arrival time)
  Source:                 sevenSeg/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.462ns (66.490%)  route 0.737ns (33.510%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  sevenSeg/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.737     6.583    sevenSeg/clkdiv_reg_n_0_[2]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.087 r  sevenSeg/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.087    sevenSeg/clkdiv_reg[0]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.204 r  sevenSeg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    sevenSeg/clkdiv_reg[4]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.527 r  sevenSeg/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.527    sevenSeg/clkdiv_reg[8]_i_1_n_6
    SLICE_X2Y95          FDRE                                         r  sevenSeg/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605    15.028    sevenSeg/CLK
    SLICE_X2Y95          FDRE                                         r  sevenSeg/clkdiv_reg[9]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.109    15.376    sevenSeg/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  7.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X2Y95          FDRE                                         r  sevenSeg/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  sevenSeg/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.802    sevenSeg/clkdiv_reg_n_0_[10]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  sevenSeg/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    sevenSeg/clkdiv_reg[8]_i_1_n_5
    SLICE_X2Y95          FDRE                                         r  sevenSeg/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    sevenSeg/CLK
    SLICE_X2Y95          FDRE                                         r  sevenSeg/clkdiv_reg[10]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.134     1.657    sevenSeg/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.271ns (66.745%)  route 0.135ns (33.255%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=17, routed)          0.135     1.823    keyboard/s[1]
    SLICE_X1Y96          LUT6 (Prop_lut6_I2_O)        0.045     1.868 r  keyboard/digit[0]_i_2/O
                         net (fo=1, routed)           0.000     1.868    keyboard/digit[0]_i_2_n_0
    SLICE_X1Y96          MUXF7 (Prop_muxf7_I0_O)      0.062     1.930 r  keyboard/digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.930    sevenSeg/D[0]
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    sevenSeg/CLK
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.644    sevenSeg/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X2Y95          FDRE                                         r  sevenSeg/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  sevenSeg/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.802    sevenSeg/clkdiv_reg_n_0_[10]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.948 r  sevenSeg/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    sevenSeg/clkdiv_reg[8]_i_1_n_4
    SLICE_X2Y95          FDRE                                         r  sevenSeg/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    sevenSeg/CLK
    SLICE_X2Y95          FDRE                                         r  sevenSeg/clkdiv_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.134     1.657    sevenSeg/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  sevenSeg/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.163     1.850    sevenSeg/clkdiv_reg_n_0_[0]
    SLICE_X2Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.895 r  sevenSeg/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.895    sevenSeg/clkdiv[0]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.965 r  sevenSeg/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    sevenSeg/clkdiv_reg[0]_i_1_n_7
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134     1.657    sevenSeg/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X2Y96          FDRE                                         r  sevenSeg/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  sevenSeg/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.173     1.860    sevenSeg/clkdiv_reg_n_0_[15]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.969 r  sevenSeg/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.969    sevenSeg/clkdiv_reg[12]_i_1_n_4
    SLICE_X2Y96          FDRE                                         r  sevenSeg/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    sevenSeg/CLK
    SLICE_X2Y96          FDRE                                         r  sevenSeg/clkdiv_reg[15]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.134     1.657    sevenSeg/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.283ns (64.997%)  route 0.152ns (35.003%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          0.152     1.841    keyboard/s[0]
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.045     1.886 r  keyboard/digit[2]_i_3/O
                         net (fo=1, routed)           0.000     1.886    keyboard/digit[2]_i_3_n_0
    SLICE_X1Y96          MUXF7 (Prop_muxf7_I1_O)      0.074     1.960 r  keyboard/digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.960    sevenSeg/D[2]
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    sevenSeg/CLK
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[2]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105     1.644    sevenSeg/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  sevenSeg/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.175     1.862    sevenSeg/clkdiv_reg_n_0_[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.973 r  sevenSeg/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.973    sevenSeg/clkdiv_reg[0]_i_1_n_6
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    sevenSeg/CLK
    SLICE_X2Y93          FDRE                                         r  sevenSeg/clkdiv_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134     1.657    sevenSeg/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.678%)  route 0.221ns (54.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  CLK50MHZ_reg/Q
                         net (fo=12, routed)          0.221     1.886    CLK50MHZ
    SLICE_X4Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.931 r  CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.931    CLK50MHZ_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  CLK50MHZ_reg/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.091     1.614    CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.279ns (61.796%)  route 0.172ns (38.204%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sevenSeg/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.172     1.861    sevenSeg/clkdiv_reg_n_0_[16]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.976 r  sevenSeg/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.976    sevenSeg/clkdiv_reg[16]_i_1_n_7
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.878     2.043    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[16]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.134     1.658    sevenSeg/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 sevenSeg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSeg/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.249ns (56.343%)  route 0.193ns (43.657%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sevenSeg/clkdiv_reg[19]/Q
                         net (fo=13, routed)          0.193     1.881    keyboard/s[2]
    SLICE_X3Y95          MUXF7 (Prop_muxf7_S_O)       0.085     1.966 r  keyboard/digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.966    sevenSeg/D[1]
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.105     1.644    sevenSeg/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y99     CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     sevenSeg/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     sevenSeg/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     sevenSeg/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     sevenSeg/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     sevenSeg/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     sevenSeg/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     sevenSeg/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y97     sevenSeg/clkdiv_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     sevenSeg/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     sevenSeg/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     sevenSeg/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     sevenSeg/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     sevenSeg/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     sevenSeg/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     sevenSeg/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     sevenSeg/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     sevenSeg/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     sevenSeg/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     sevenSeg/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     sevenSeg/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     sevenSeg/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     sevenSeg/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     sevenSeg/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     sevenSeg/clkdiv_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 1.645ns (22.199%)  route 5.765ns (77.801%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.951     6.444    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.152     6.596 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.814     7.410    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  keyboard/debounce/cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 1.645ns (22.199%)  route 5.765ns (77.801%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.951     6.444    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.152     6.596 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.814     7.410    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  keyboard/debounce/cnt1_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 1.645ns (22.199%)  route 5.765ns (77.801%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.951     6.444    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.152     6.596 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.814     7.410    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  keyboard/debounce/cnt1_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.410ns  (logic 1.645ns (22.199%)  route 5.765ns (77.801%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.951     6.444    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.152     6.596 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.814     7.410    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  keyboard/debounce/cnt1_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            keyboard/debounce/Iv0_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.116ns  (logic 1.596ns (22.427%)  route 5.520ns (77.573%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IBUF_inst/O
                         net (fo=6, routed)           4.869     6.341    keyboard/debounce/PS2_CLK_IBUF
    SLICE_X5Y98          LUT2 (Prop_lut2_I0_O)        0.124     6.465 r  keyboard/debounce/Iv0_i_1/O
                         net (fo=1, routed)           0.651     7.116    keyboard/debounce/clear
    SLICE_X6Y98          FDRE                                         r  keyboard/debounce/Iv0_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/cnt1_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.113ns  (logic 1.645ns (23.127%)  route 5.468ns (76.873%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.951     6.444    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.152     6.596 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.517     7.113    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X6Y97          FDSE                                         r  keyboard/debounce/cnt1_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            keyboard/debounce/O0_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 1.624ns (23.114%)  route 5.401ns (76.886%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IBUF_inst/O
                         net (fo=6, routed)           4.869     6.341    keyboard/debounce/PS2_CLK_IBUF
    SLICE_X5Y98          LUT4 (Prop_lut4_I2_O)        0.152     6.493 r  keyboard/debounce/O0_i_1/O
                         net (fo=1, routed)           0.532     7.025    keyboard/debounce/O01_out
    SLICE_X3Y98          FDRE                                         r  keyboard/debounce/O0_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/Iv1_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.946ns  (logic 1.645ns (23.682%)  route 5.301ns (76.318%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.951     6.444    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X4Y97          LUT2 (Prop_lut2_I0_O)        0.152     6.596 r  keyboard/debounce/Iv1_i_1/O
                         net (fo=6, routed)           0.350     6.946    keyboard/debounce/Iv1_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  keyboard/debounce/Iv1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce/O1_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.946ns  (logic 1.617ns (23.279%)  route 5.329ns (76.721%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.951     6.444    keyboard/debounce/PS2_DATA_IBUF
    SLICE_X4Y97          LUT5 (Prop_lut5_I3_O)        0.124     6.568 r  keyboard/debounce/O1_i_1/O
                         net (fo=1, routed)           0.378     6.946    keyboard/debounce/O10_out
    SLICE_X4Y97          FDRE                                         r  keyboard/debounce/O1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            keyboard/debounce/cnt0_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.491ns  (logic 1.624ns (25.017%)  route 4.867ns (74.983%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IBUF_inst/O
                         net (fo=6, routed)           4.867     6.339    keyboard/debounce/PS2_CLK_IBUF
    SLICE_X5Y98          LUT4 (Prop_lut4_I1_O)        0.152     6.491 r  keyboard/debounce/cnt0[1]_i_1/O
                         net (fo=1, routed)           0.000     6.491    keyboard/debounce/cnt0[1]_i_1_n_0
    SLICE_X5Y98          FDRE                                         r  keyboard/debounce/cnt0_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/dataprev_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  keyboard/dataprev_reg[2]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/dataprev_reg[2]/Q
                         net (fo=2, routed)           0.068     0.209    keyboard/dataprev[2]
    SLICE_X1Y97          FDRE                                         r  keyboard/keycode_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  keyboard/keycode_reg[20]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[20]/Q
                         net (fo=2, routed)           0.069     0.210    keyboard/data5[0]
    SLICE_X0Y96          FDRE                                         r  keyboard/keycode_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/dataprev_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.146ns (66.313%)  route 0.074ns (33.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  keyboard/datacur_reg[7]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[7]/Q
                         net (fo=4, routed)           0.074     0.220    keyboard/datacur[7]
    SLICE_X1Y97          FDRE                                         r  keyboard/dataprev_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/dataprev_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.146ns (62.289%)  route 0.088ns (37.711%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  keyboard/datacur_reg[5]/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[5]/Q
                         net (fo=4, routed)           0.088     0.234    keyboard/datacur[5]
    SLICE_X5Y95          FDRE                                         r  keyboard/dataprev_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  keyboard/keycode_reg[10]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/keycode_reg[10]/Q
                         net (fo=2, routed)           0.135     0.263    keyboard/data2[2]
    SLICE_X1Y97          FDRE                                         r  keyboard/keycode_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE                         0.000     0.000 r  keyboard/keycode_reg[21]/C
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/keycode_reg[21]/Q
                         net (fo=2, routed)           0.136     0.264    keyboard/data5[1]
    SLICE_X5Y95          FDRE                                         r  keyboard/keycode_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.146ns (54.783%)  route 0.121ns (45.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE                         0.000     0.000 r  keyboard/datacur_reg[0]/C
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  keyboard/datacur_reg[0]/Q
                         net (fo=4, routed)           0.121     0.267    keyboard/datacur[0]
    SLICE_X1Y97          FDRE                                         r  keyboard/keycode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/dataprev_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.853%)  route 0.126ns (47.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  keyboard/dataprev_reg[6]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/dataprev_reg[6]/Q
                         net (fo=2, routed)           0.126     0.267    keyboard/dataprev[6]
    SLICE_X0Y95          FDRE                                         r  keyboard/keycode_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE                         0.000     0.000 r  keyboard/keycode_reg[13]/C
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[13]/Q
                         net (fo=2, routed)           0.128     0.269    keyboard/data3[1]
    SLICE_X5Y95          FDRE                                         r  keyboard/keycode_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/dataprev_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  keyboard/dataprev_reg[4]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/dataprev_reg[4]/Q
                         net (fo=2, routed)           0.128     0.269    keyboard/dataprev[4]
    SLICE_X0Y95          FDRE                                         r  keyboard/keycode_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.165ns  (logic 4.394ns (47.938%)  route 4.771ns (52.062%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sevenSeg/clkdiv_reg[19]/Q
                         net (fo=13, routed)          1.165     7.012    sevenSeg/s[2]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.150     7.162 r  sevenSeg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.606    10.768    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    14.494 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.494    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.533ns  (logic 4.216ns (49.414%)  route 4.316ns (50.586%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  sevenSeg/clkdiv_reg[19]/Q
                         net (fo=13, routed)          1.165     7.012    sevenSeg/s[2]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.124     7.136 r  sevenSeg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.151    10.287    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.861 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.861    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.488ns  (logic 4.387ns (51.688%)  route 4.100ns (48.312%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenSeg/digit_reg[3]/Q
                         net (fo=7, routed)           0.825     6.609    sevenSeg/digit[3]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.152     6.761 r  sevenSeg/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.275    10.036    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    13.815 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.815    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 4.427ns (52.351%)  route 4.030ns (47.649%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sevenSeg/clkdiv_reg[19]/Q
                         net (fo=13, routed)          1.033     6.880    sevenSeg/s[2]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.153     7.033 r  sevenSeg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.997    10.029    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756    13.786 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.786    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.146ns  (logic 4.422ns (54.278%)  route 3.725ns (45.722%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.847 f  sevenSeg/clkdiv_reg[19]/Q
                         net (fo=13, routed)          1.176     7.023    sevenSeg/s[2]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.150     7.173 r  sevenSeg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.548     9.721    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754    13.475 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.475    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.003ns  (logic 4.135ns (51.673%)  route 3.868ns (48.327%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenSeg/digit_reg[3]/Q
                         net (fo=7, routed)           0.825     6.609    sevenSeg/digit[3]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.124     6.733 r  sevenSeg/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.042     9.775    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.331 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.331    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 4.374ns (55.832%)  route 3.460ns (44.168%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenSeg/digit_reg[1]/Q
                         net (fo=7, routed)           0.827     6.611    sevenSeg/digit[1]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.154     6.765 r  sevenSeg/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.633     9.398    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    13.161 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.161    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.668ns  (logic 4.366ns (56.942%)  route 3.302ns (43.058%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenSeg/digit_reg[3]/Q
                         net (fo=7, routed)           0.827     6.611    sevenSeg/digit[3]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.152     6.763 r  sevenSeg/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.474     9.237    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    12.996 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.996    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 4.411ns (59.079%)  route 3.055ns (40.921%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.726     5.329    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  sevenSeg/clkdiv_reg[19]/Q
                         net (fo=13, routed)          1.026     6.873    sevenSeg/s[2]
    SLICE_X0Y95          LUT3 (Prop_lut3_I0_O)        0.149     7.022 r  sevenSeg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.029     9.051    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    12.794 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.794    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.446ns  (logic 4.114ns (55.244%)  route 3.333ns (44.756%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.725     5.328    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  sevenSeg/digit_reg[1]/Q
                         net (fo=7, routed)           0.827     6.611    sevenSeg/digit[1]
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.735 r  sevenSeg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.505     9.240    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.774 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.774    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSeg/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.380ns (71.182%)  route 0.559ns (28.818%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/digit_reg[1]/Q
                         net (fo=7, routed)           0.207     1.872    sevenSeg/digit[1]
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.045     1.917 r  sevenSeg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.352     2.268    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.462 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.462    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.424ns (71.308%)  route 0.573ns (28.692%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/digit_reg[3]/Q
                         net (fo=7, routed)           0.154     1.819    sevenSeg/digit[3]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.045     1.864 r  sevenSeg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.282    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.520 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.520    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.460ns (64.763%)  route 0.794ns (35.237%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=17, routed)          0.282     1.970    sevenSeg/s[1]
    SLICE_X0Y95          LUT3 (Prop_lut3_I1_O)        0.045     2.015 r  sevenSeg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.512     2.528    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.778 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.778    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.445ns (63.887%)  route 0.817ns (36.113%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          0.390     2.079    sevenSeg/s[0]
    SLICE_X0Y95          LUT3 (Prop_lut3_I1_O)        0.045     2.124 r  sevenSeg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.427     2.550    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.787 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.787    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.462ns (64.201%)  route 0.815ns (35.799%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=17, routed)          0.286     1.974    sevenSeg/s[1]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.045     2.019 r  sevenSeg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.548    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.801 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.801    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.516ns (66.475%)  route 0.765ns (33.525%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.605     1.524    sevenSeg/CLK
    SLICE_X2Y97          FDRE                                         r  sevenSeg/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=17, routed)          0.282     1.970    sevenSeg/s[1]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.049     2.019 r  sevenSeg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.483     2.502    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.805 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.805    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.420ns (61.257%)  route 0.898ns (38.743%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/digit_reg[2]/Q
                         net (fo=7, routed)           0.208     1.872    sevenSeg/digit[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.045     1.917 r  sevenSeg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.608    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.842 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.842    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.504ns (62.963%)  route 0.885ns (37.037%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/digit_reg[1]/Q
                         net (fo=7, routed)           0.207     1.872    sevenSeg/digit[1]
    SLICE_X1Y95          LUT4 (Prop_lut4_I3_O)        0.045     1.917 r  sevenSeg/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.677     2.594    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     3.912 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.912    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.512ns (61.928%)  route 0.930ns (38.072%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/digit_reg[2]/Q
                         net (fo=7, routed)           0.208     1.872    sevenSeg/digit[2]
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.045     1.917 r  sevenSeg/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.722     2.639    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.326     3.965 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.965    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.442ns (56.779%)  route 1.098ns (43.221%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.604     1.523    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenSeg/digit_reg[1]/Q
                         net (fo=7, routed)           0.207     1.872    sevenSeg/digit[1]
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.045     1.917 r  sevenSeg/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.890     2.807    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.063 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.063    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/keycode_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.975ns  (logic 0.956ns (48.399%)  route 1.019ns (51.601%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  keyboard/keycode_reg[10]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  keyboard/keycode_reg[10]/Q
                         net (fo=2, routed)           1.019     1.438    keyboard/data2[2]
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.299     1.737 r  keyboard/digit[2]_i_2/O
                         net (fo=1, routed)           0.000     1.737    keyboard/digit[2]_i_2_n_0
    SLICE_X1Y96          MUXF7 (Prop_muxf7_I0_O)      0.238     1.975 r  keyboard/digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.975    sevenSeg/D[2]
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605     5.028    sevenSeg/CLK
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[2]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 0.818ns (42.316%)  route 1.115ns (57.684%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE                         0.000     0.000 r  keyboard/keycode_reg[11]/C
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  keyboard/keycode_reg[11]/Q
                         net (fo=2, routed)           1.115     1.571    keyboard/data2[3]
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     1.695 r  keyboard/digit[3]_i_2/O
                         net (fo=1, routed)           0.000     1.695    keyboard/digit[3]_i_2_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I0_O)      0.238     1.933 r  keyboard/digit_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.933    sevenSeg/D[3]
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605     5.028    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[3]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.772ns  (logic 0.930ns (52.484%)  route 0.842ns (47.516%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  keyboard/keycode_reg[9]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  keyboard/keycode_reg[9]/Q
                         net (fo=2, routed)           0.842     1.261    keyboard/data2[1]
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.299     1.560 r  keyboard/digit[1]_i_2/O
                         net (fo=1, routed)           0.000     1.560    keyboard/digit[1]_i_2_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I0_O)      0.212     1.772 r  keyboard/digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.772    sevenSeg/D[1]
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605     5.028    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[1]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.602ns  (logic 0.792ns (49.437%)  route 0.810ns (50.563%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  keyboard/keycode_reg[8]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  keyboard/keycode_reg[8]/Q
                         net (fo=2, routed)           0.810     1.266    keyboard/data2[0]
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     1.390 r  keyboard/digit[0]_i_2/O
                         net (fo=1, routed)           0.000     1.390    keyboard/digit[0]_i_2_n_0
    SLICE_X1Y96          MUXF7 (Prop_muxf7_I0_O)      0.212     1.602 r  keyboard/digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.602    sevenSeg/D[0]
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605     5.028    sevenSeg/CLK
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/keycode_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.251ns (71.670%)  route 0.099ns (28.330%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  keyboard/keycode_reg[16]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[16]/Q
                         net (fo=2, routed)           0.099     0.240    keyboard/data4[0]
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  keyboard/digit[0]_i_3/O
                         net (fo=1, routed)           0.000     0.285    keyboard/digit[0]_i_3_n_0
    SLICE_X1Y96          MUXF7 (Prop_muxf7_I1_O)      0.065     0.350 r  keyboard/digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    sevenSeg/D[0]
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    sevenSeg/CLK
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[0]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.257ns (70.402%)  route 0.108ns (29.598%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  keyboard/keycode_reg[15]/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[15]/Q
                         net (fo=2, routed)           0.108     0.249    keyboard/data3[3]
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.294 r  keyboard/digit[3]_i_2/O
                         net (fo=1, routed)           0.000     0.294    keyboard/digit[3]_i_2_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I0_O)      0.071     0.365 r  keyboard/digit_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    sevenSeg/D[3]
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[3]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.248ns (67.297%)  route 0.121ns (32.703%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE                         0.000     0.000 r  keyboard/keycode_reg[13]/C
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[13]/Q
                         net (fo=2, routed)           0.121     0.262    keyboard/data3[1]
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.307 r  keyboard/digit[1]_i_2/O
                         net (fo=1, routed)           0.000     0.307    keyboard/digit[1]_i_2_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I0_O)      0.062     0.369 r  keyboard/digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    sevenSeg/D[1]
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    sevenSeg/CLK
    SLICE_X3Y95          FDRE                                         r  sevenSeg/digit_reg[1]/C

Slack:                    inf
  Source:                 keyboard/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSeg/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.297ns (68.032%)  route 0.140ns (31.968%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  keyboard/keycode_reg[2]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/keycode_reg[2]/Q
                         net (fo=1, routed)           0.140     0.268    keyboard/keycode_reg_n_0_[2]
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.098     0.366 r  keyboard/digit[2]_i_2/O
                         net (fo=1, routed)           0.000     0.366    keyboard/digit[2]_i_2_n_0
    SLICE_X1Y96          MUXF7 (Prop_muxf7_I0_O)      0.071     0.437 r  keyboard/digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.437    sevenSeg/D[2]
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.877     2.042    sevenSeg/CLK
    SLICE_X1Y96          FDRE                                         r  sevenSeg/digit_reg[2]/C





