command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	7141891	File	/home/p4ultr4n/workplace/ReVeal/raw_code/qpci_spapr_io_readl_0.c								
ANR	7141892	Function	qpci_spapr_io_readl	1:0:0:347							
ANR	7141893	FunctionDef	"qpci_spapr_io_readl (QPCIBus * bus , void * addr)"		7141892	0					
ANR	7141894	CompoundStatement		3:0:63:347	7141892	0					
ANR	7141895	IdentifierDeclStatement	"QPCIBusSPAPR * s = container_of ( bus , QPCIBusSPAPR , bus ) ;"	5:4:70:124	7141892	0	True				
ANR	7141896	IdentifierDecl	"* s = container_of ( bus , QPCIBusSPAPR , bus )"		7141892	0					
ANR	7141897	IdentifierDeclType	QPCIBusSPAPR *		7141892	0					
ANR	7141898	Identifier	s		7141892	1					
ANR	7141899	AssignmentExpression	"* s = container_of ( bus , QPCIBusSPAPR , bus )"		7141892	2		=			
ANR	7141900	Identifier	s		7141892	0					
ANR	7141901	CallExpression	"container_of ( bus , QPCIBusSPAPR , bus )"		7141892	1					
ANR	7141902	Callee	container_of		7141892	0					
ANR	7141903	Identifier	container_of		7141892	0					
ANR	7141904	ArgumentList	bus		7141892	1					
ANR	7141905	Argument	bus		7141892	0					
ANR	7141906	Identifier	bus		7141892	0					
ANR	7141907	Argument	QPCIBusSPAPR		7141892	1					
ANR	7141908	Identifier	QPCIBusSPAPR		7141892	0					
ANR	7141909	Argument	bus		7141892	2					
ANR	7141910	Identifier	bus		7141892	0					
ANR	7141911	IdentifierDeclStatement	uint64_t port = ( uintptr_t ) addr ;	7:4:131:162	7141892	1	True				
ANR	7141912	IdentifierDecl	port = ( uintptr_t ) addr		7141892	0					
ANR	7141913	IdentifierDeclType	uint64_t		7141892	0					
ANR	7141914	Identifier	port		7141892	1					
ANR	7141915	AssignmentExpression	port = ( uintptr_t ) addr		7141892	2		=			
ANR	7141916	Identifier	port		7141892	0					
ANR	7141917	CastExpression	( uintptr_t ) addr		7141892	1					
ANR	7141918	CastTarget	uintptr_t		7141892	0					
ANR	7141919	Identifier	addr		7141892	1					
ANR	7141920	IdentifierDeclStatement	uint32_t v ;	9:4:169:179	7141892	2	True				
ANR	7141921	IdentifierDecl	v		7141892	0					
ANR	7141922	IdentifierDeclType	uint32_t		7141892	0					
ANR	7141923	Identifier	v		7141892	1					
ANR	7141924	IfStatement	if ( port < s -> pio . size )		7141892	3					
ANR	7141925	Condition	port < s -> pio . size	11:8:190:207	7141892	0	True				
ANR	7141926	RelationalExpression	port < s -> pio . size		7141892	0		<			
ANR	7141927	Identifier	port		7141892	0					
ANR	7141928	MemberAccess	s -> pio . size		7141892	1					
ANR	7141929	PtrMemberAccess	s -> pio		7141892	0					
ANR	7141930	Identifier	s		7141892	0					
ANR	7141931	Identifier	pio		7141892	1					
ANR	7141932	Identifier	size		7141892	1					
ANR	7141933	CompoundStatement		9:28:146:146	7141892	1					
ANR	7141934	ExpressionStatement	v = readl ( s -> pio_cpu_base + port )	13:8:221:254	7141892	0	True				
ANR	7141935	AssignmentExpression	v = readl ( s -> pio_cpu_base + port )		7141892	0		=			
ANR	7141936	Identifier	v		7141892	0					
ANR	7141937	CallExpression	readl ( s -> pio_cpu_base + port )		7141892	1					
ANR	7141938	Callee	readl		7141892	0					
ANR	7141939	Identifier	readl		7141892	0					
ANR	7141940	ArgumentList	s -> pio_cpu_base + port		7141892	1					
ANR	7141941	Argument	s -> pio_cpu_base + port		7141892	0					
ANR	7141942	AdditiveExpression	s -> pio_cpu_base + port		7141892	0		+			
ANR	7141943	PtrMemberAccess	s -> pio_cpu_base		7141892	0					
ANR	7141944	Identifier	s		7141892	0					
ANR	7141945	Identifier	pio_cpu_base		7141892	1					
ANR	7141946	Identifier	port		7141892	1					
ANR	7141947	ElseStatement	else		7141892	0					
ANR	7141948	CompoundStatement		13:11:204:204	7141892	0					
ANR	7141949	ExpressionStatement	v = readl ( s -> mmio_cpu_base + port )	17:8:279:313	7141892	0	True				
ANR	7141950	AssignmentExpression	v = readl ( s -> mmio_cpu_base + port )		7141892	0		=			
ANR	7141951	Identifier	v		7141892	0					
ANR	7141952	CallExpression	readl ( s -> mmio_cpu_base + port )		7141892	1					
ANR	7141953	Callee	readl		7141892	0					
ANR	7141954	Identifier	readl		7141892	0					
ANR	7141955	ArgumentList	s -> mmio_cpu_base + port		7141892	1					
ANR	7141956	Argument	s -> mmio_cpu_base + port		7141892	0					
ANR	7141957	AdditiveExpression	s -> mmio_cpu_base + port		7141892	0		+			
ANR	7141958	PtrMemberAccess	s -> mmio_cpu_base		7141892	0					
ANR	7141959	Identifier	s		7141892	0					
ANR	7141960	Identifier	mmio_cpu_base		7141892	1					
ANR	7141961	Identifier	port		7141892	1					
ANR	7141962	ReturnStatement	return bswap32 ( v ) ;	21:4:327:344	7141892	4	True				
ANR	7141963	CallExpression	bswap32 ( v )		7141892	0					
ANR	7141964	Callee	bswap32		7141892	0					
ANR	7141965	Identifier	bswap32		7141892	0					
ANR	7141966	ArgumentList	v		7141892	1					
ANR	7141967	Argument	v		7141892	0					
ANR	7141968	Identifier	v		7141892	0					
ANR	7141969	ReturnType	static uint32_t		7141892	1					
ANR	7141970	Identifier	qpci_spapr_io_readl		7141892	2					
ANR	7141971	ParameterList	"QPCIBus * bus , void * addr"		7141892	3					
ANR	7141972	Parameter	QPCIBus * bus	1:36:36:47	7141892	0	True				
ANR	7141973	ParameterType	QPCIBus *		7141892	0					
ANR	7141974	Identifier	bus		7141892	1					
ANR	7141975	Parameter	void * addr	1:50:50:59	7141892	1	True				
ANR	7141976	ParameterType	void *		7141892	0					
ANR	7141977	Identifier	addr		7141892	1					
ANR	7141978	CFGEntryNode	ENTRY		7141892		True				
ANR	7141979	CFGExitNode	EXIT		7141892		True				
ANR	7141980	Symbol	bus		7141892						
ANR	7141981	Symbol	readl		7141892						
ANR	7141982	Symbol	s -> mmio_cpu_base		7141892						
ANR	7141983	Symbol	s -> pio		7141892						
ANR	7141984	Symbol	s -> pio_cpu_base		7141892						
ANR	7141985	Symbol	bswap32		7141892						
ANR	7141986	Symbol	QPCIBusSPAPR		7141892						
ANR	7141987	Symbol	container_of		7141892						
ANR	7141988	Symbol	s		7141892						
ANR	7141989	Symbol	port		7141892						
ANR	7141990	Symbol	v		7141892						
ANR	7141991	Symbol	addr		7141892						
ANR	7141992	Symbol	s -> pio . size		7141892						
ANR	7141993	Symbol	* s		7141892						
