INFO: [VRFC 10-163] Analyzing VHDL file "/home/anto/Scrivania/P-ASDi/Esercizio10/Esercizio10.srcs/sources_1/new/operative_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'operative_unit'
