$date
	Thu Nov 14 01:11:13 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module test $end
$var wire 1 ! led2 $end
$var wire 1 " led1 $end
$var wire 1 # clock $end
$var reg 1 $ i $end
$var reg 1 % reset $end
$var reg 1 & s $end
$scope module my_clock $end
$var reg 1 # clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$scope module my_fsm $end
$var wire 1 # Clock $end
$var wire 1 % Resetn $end
$var wire 1 $ i $end
$var wire 1 & s $end
$var wire 1 ' out1 $end
$var wire 1 ( no_out1 $end
$var reg 1 ) in $end
$var reg 1 " l1 $end
$var reg 1 ! l2 $end
$var reg 1 * noi $end
$var reg 1 + nos $end
$var reg 1 , out2 $end
$var reg 1 - out3 $end
$scope module fft $end
$var wire 1 ) Clock $end
$var wire 1 . T $end
$var wire 1 % reset $end
$var reg 1 ' Q $end
$var reg 1 ( not_Q $end
$upscope $end
$upscope $end
$scope begin GTKWAVE_FILE $end
$upscope $end
$scope begin TEST $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1.
0-
0,
0+
0*
0)
x(
x'
x&
x%
x$
0#
x"
x!
$end
#1
1#
#2
0#
0(
1'
0%
#3
1#
#4
1(
0'
0!
0"
1)
0#
1+
1$
0&
1%
#5
1#
#6
1,
0)
0#
0+
1&
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0(
1'
1!
0,
1)
0#
1+
0&
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0!
1-
0)
0#
0+
1&
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
1(
0'
1"
0-
1)
0#
1+
0&
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
#36
0#
#37
1#
#38
1!
1,
0)
0#
1*
0$
#39
1#
#40
0#
#41
1#
#42
0#
#43
1#
#44
0#
#45
1#
#46
0(
1'
0"
0,
1)
0#
0*
1$
#47
1#
#48
0#
#49
1#
#50
0#
#51
1#
#52
0#
#53
1#
#54
1"
1-
0)
0#
1*
0$
#55
1#
#56
0#
#57
1#
#58
0#
#59
1#
#60
0#
