// Seed: 2542947373
module module_0 (
    id_1,
    id_2,
    id_3,
    access,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_8,
    id_9
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
endmodule
module module_1 (
    module_1,
    id_1,
    id_2,
    id_3
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  always @(1) begin
    id_2 <= 1;
  end
  module_0(
      id_3, id_3, id_5, id_3, id_3, id_5, id_3, id_5, id_3, id_1, id_1
  );
endmodule
