# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/rfranca/Development/GitHub/SimuCam_Development_Data_Transmission/FPGA_Developments/SpaceWire_Mux/Development/Testbench/SpaceWire_Mux_tb.mpf
# Loading project SpaceWire_Mux_tb
# Compile of spwm_spacewire_mux_top.vhd was successful.
