#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Feb  5 14:53:42 2017
# Process ID: 5072
# Current directory: /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.runs/impl_1
# Command line: vivado -log bd_pwm_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_pwm_wrapper.tcl -notrace
# Log file: /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.runs/impl_1/bd_pwm_wrapper.vdi
# Journal file: /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source bd_pwm_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_PWM_0_0/bd_pwm_PWM_0_0.dcp' for cell 'bd_pwm_i/PWM_0'
INFO: [Project 1-454] Reading design checkpoint '/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_processing_system7_0_0/bd_pwm_processing_system7_0_0.dcp' for cell 'bd_pwm_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_rst_ps7_0_50M_0/bd_pwm_rst_ps7_0_50M_0.dcp' for cell 'bd_pwm_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_auto_pc_0/bd_pwm_auto_pc_0.dcp' for cell 'bd_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_processing_system7_0_0/bd_pwm_processing_system7_0_0.xdc] for cell 'bd_pwm_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_processing_system7_0_0/bd_pwm_processing_system7_0_0.xdc] for cell 'bd_pwm_i/processing_system7_0/inst'
Parsing XDC File [/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_rst_ps7_0_50M_0/bd_pwm_rst_ps7_0_50M_0_board.xdc] for cell 'bd_pwm_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_rst_ps7_0_50M_0/bd_pwm_rst_ps7_0_50M_0_board.xdc] for cell 'bd_pwm_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_rst_ps7_0_50M_0/bd_pwm_rst_ps7_0_50M_0.xdc] for cell 'bd_pwm_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_rst_ps7_0_50M_0/bd_pwm_rst_ps7_0_50M_0.xdc] for cell 'bd_pwm_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/isotdaq/lab14/demo/hdl/synthesis/constraints/system.xdc]
Finished Parsing XDC File [/home/isotdaq/lab14/demo/hdl/synthesis/constraints/system.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_processing_system7_0_0/bd_pwm_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_rst_ps7_0_50M_0/bd_pwm_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.srcs/sources_1/bd/bd_pwm/ip/bd_pwm_auto_pc_0/bd_pwm_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.340 ; gain = 245.453 ; free physical = 1378 ; free virtual = 13271
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1307.355 ; gain = 57.016 ; free physical = 1355 ; free virtual = 13248
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 155fa4434

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a6bf9b60

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1710.848 ; gain = 0.000 ; free physical = 1002 ; free virtual = 12894

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant propagation | Checksum: 12fe848c0

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1710.848 ; gain = 0.000 ; free physical = 1001 ; free virtual = 12893

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 411 unconnected nets.
INFO: [Opt 31-11] Eliminated 396 unconnected cells.
Phase 3 Sweep | Checksum: c53e2783

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1710.848 ; gain = 0.000 ; free physical = 1000 ; free virtual = 12893

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1122dcd1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1710.848 ; gain = 0.000 ; free physical = 1000 ; free virtual = 12893

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1710.848 ; gain = 0.000 ; free physical = 1000 ; free virtual = 12893
Ending Logic Optimization Task | Checksum: 1122dcd1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1710.848 ; gain = 0.000 ; free physical = 1000 ; free virtual = 12893

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1122dcd1c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1710.848 ; gain = 0.000 ; free physical = 1000 ; free virtual = 12893
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.848 ; gain = 460.508 ; free physical = 1000 ; free virtual = 12893
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1734.859 ; gain = 0.000 ; free physical = 996 ; free virtual = 12890
INFO: [Common 17-1381] The checkpoint '/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.runs/impl_1/bd_pwm_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.runs/impl_1/bd_pwm_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1742.863 ; gain = 0.000 ; free physical = 976 ; free virtual = 12869
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1742.863 ; gain = 0.000 ; free physical = 976 ; free virtual = 12869

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 113dcafa0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1756.863 ; gain = 14.000 ; free physical = 976 ; free virtual = 12869

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 21436cfd3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1767.508 ; gain = 24.645 ; free physical = 968 ; free virtual = 12861

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 21436cfd3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1767.508 ; gain = 24.645 ; free physical = 968 ; free virtual = 12861
Phase 1 Placer Initialization | Checksum: 21436cfd3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1767.508 ; gain = 24.645 ; free physical = 968 ; free virtual = 12861

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 242542b96

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 964 ; free virtual = 12857

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 242542b96

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 964 ; free virtual = 12857

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 134c1e2e5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 964 ; free virtual = 12857

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f199d310

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 964 ; free virtual = 12857

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f199d310

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 964 ; free virtual = 12857

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 11db17cf6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 964 ; free virtual = 12857

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e0a91eec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 965 ; free virtual = 12858

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16b9270c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 965 ; free virtual = 12858

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16b9270c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 965 ; free virtual = 12858
Phase 3 Detail Placement | Checksum: 16b9270c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 965 ; free virtual = 12858

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.610. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1450f8d1b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 965 ; free virtual = 12858
Phase 4.1 Post Commit Optimization | Checksum: 1450f8d1b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 965 ; free virtual = 12858

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1450f8d1b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 965 ; free virtual = 12858

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1450f8d1b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 965 ; free virtual = 12858

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: bf6c28b7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 965 ; free virtual = 12858
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bf6c28b7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 965 ; free virtual = 12858
Ending Placer Task | Checksum: 80992f5b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1791.520 ; gain = 48.656 ; free physical = 965 ; free virtual = 12858
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1791.520 ; gain = 0.000 ; free physical = 962 ; free virtual = 12858
INFO: [Common 17-1381] The checkpoint '/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.runs/impl_1/bd_pwm_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1791.520 ; gain = 0.000 ; free physical = 957 ; free virtual = 12850
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1791.520 ; gain = 0.000 ; free physical = 956 ; free virtual = 12850
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1791.520 ; gain = 0.000 ; free physical = 956 ; free virtual = 12850
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 74dca542 ConstDB: 0 ShapeSum: bbc8a19 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 165847038

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.512 ; gain = 21.992 ; free physical = 887 ; free virtual = 12784

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 165847038

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.512 ; gain = 21.992 ; free physical = 887 ; free virtual = 12784

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 165847038

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.512 ; gain = 21.992 ; free physical = 879 ; free virtual = 12777

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 165847038

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1813.512 ; gain = 21.992 ; free physical = 879 ; free virtual = 12777
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2185e1e11

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.539 | TNS=0.000  | WHS=-0.190 | THS=-12.973|

Phase 2 Router Initialization | Checksum: 17ae1cb13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 186023568

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 166cba434

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.539 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f88f2b09

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: ff73d2cd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.539 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 107bb2323

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767
Phase 4 Rip-up And Reroute | Checksum: 107bb2323

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 107bb2323

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 107bb2323

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767
Phase 5 Delay and Skew Optimization | Checksum: 107bb2323

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 126c2caca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.539 | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10b69f455

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767
Phase 6 Post Hold Fix | Checksum: 10b69f455

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.415963 %
  Global Horizontal Routing Utilization  = 0.664522 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f2e58d19

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f2e58d19

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 108d575fa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.539 | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 108d575fa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.512 ; gain = 30.992 ; free physical = 870 ; free virtual = 12767

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1840.395 ; gain = 48.875 ; free physical = 870 ; free virtual = 12767
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1848.312 ; gain = 0.000 ; free physical = 866 ; free virtual = 12766
INFO: [Common 17-1381] The checkpoint '/home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.runs/impl_1/bd_pwm_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.runs/impl_1/bd_pwm_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/isotdaq/lab14/demo/hdl/synthesis/vivado_project/LEDBuzzer.runs/impl_1/bd_pwm_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file bd_pwm_wrapper_power_routed.rpt -pb bd_pwm_wrapper_power_summary_routed.pb -rpx bd_pwm_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Sun Feb  5 14:54:32 2017...
