# Loading project AAC2M2H2
# Compile of FIFO.vhd was successful.
# Compile of AAC2M2H2_tb.vhdp was successful.
vsim work.aac2m2h2_tb
# vsim work.aac2m2h2_tb 
# Start time: 00:17:18 on Aug 26,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_bit(body)
# Loading ieee.numeric_bit_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.aac2m2h2_tb(behavioral)
# Loading work.fifo8x9(rtl)
add wave -position end  sim:/aac2m2h2_tb/clk_tb
add wave -position end  sim:/aac2m2h2_tb/rst_tb
add wave -position end  sim:/aac2m2h2_tb/RdPtrClr_tb
add wave -position end  sim:/aac2m2h2_tb/WrPtrClr_tb
add wave -position end  sim:/aac2m2h2_tb/rdinc_tb
add wave -position end  sim:/aac2m2h2_tb/wrinc_tb
add wave -position end  sim:/aac2m2h2_tb/DataIn_tb
add wave -position end  sim:/aac2m2h2_tb/DataOut_tb
add wave -position end  sim:/aac2m2h2_tb/rden_tb
add wave -position end  sim:/aac2m2h2_tb/wren_tb
add wave -position end  sim:/aac2m2h2_tb/simend
add wave -position end  sim:/aac2m2h2_tb/ValidCheck
add wave -position end  sim:/aac2m2h2_tb/ROM
add wave -position end  sim:/aac2m2h2_tb/delay
add wave -position end  sim:/aac2m2h2_tb/Points
run -all
# ** Note: This simulation is complete
#    Time: 335 ns  Iteration: 0  Instance: /aac2m2h2_tb
