Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P5_L0_weak_2023/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to C:/Users/Aron_/Desktop/lessons/SecondYear1/CO/Verilog_Project/P5_L0_weak_2023/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.43 secs
 
--> WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "W_REG.v" in library work
Compiling verilog file "STOP.v" in library work
Module <W_REG> compiled
Compiling verilog file "NPC.v" in library work
Compiling verilog include file "inStrType.v"
Module <STOP> compiled
Compiling verilog file "M_REG.v" in library work
Module <NPC> compiled
Compiling verilog file "MUX.v" in library work
Module <M_REG> compiled
Module <transMUX_rd> compiled
Module <transMUX_aluSrc> compiled
Module <transMUX_memWriteData> compiled
Module <mux32Bit_2> compiled
Module <mux5Bit_3> compiled
Compiling verilog file "IFU.v" in library work
Module <mux32Bit_3> compiled
Compiling verilog file "GRF.v" in library work
Module <IFU> compiled
Compiling verilog file "E_REG.v" in library work
Module <GRF> compiled
Compiling verilog file "EXT.v" in library work
Module <E_REG> compiled
Compiling verilog file "D_REG.v" in library work
Module <EXT> compiled
Compiling verilog file "DM.v" in library work
Module <D_REG> compiled
Compiling verilog file "Controller.v" in library work
Compiling verilog include file "inStrType.v"
Module <DM> compiled
Compiling verilog file "CMP.v" in library work
Compiling verilog include file "inStrType.v"
Module <Controller> compiled
Compiling verilog file "ALU.v" in library work
Module <CMP> compiled
Compiling verilog file "mips.v" in library work
Compiling verilog include file "inStrType.v"
Module <ALU> compiled
Module <mips> compiled
No errors in compilation
Analysis of file <"mips.prj"> succeeded.
 


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.61 secs
 
--> 

Total memory usage is 4493256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

