0.7
2020.2
Jun 10 2021
20:04:57
D:/project1/FPGA/src/01.gate_test/01.gate_test.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/project1/FPGA/src/01.gate_test/01.gate_test.srcs/sim_1/new/tb_gate_test.v,1751331202,verilog,,,,tb_gate_test,,,,,,,,
D:/project1/FPGA/src/01.gate_test/01.gate_test.srcs/sources_1/new/gate_test.v,1751265215,verilog,,D:/project1/FPGA/src/01.gate_test/01.gate_test.srcs/sim_1/new/tb_gate_test.v,,gate_test,,,,,,,,
