Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Sat Aug 20 10:56:47 2022
| Host              : tuna running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file SCD_Inter_wrapper_timing_summary_routed.rpt -pb SCD_Inter_wrapper_timing_summary_routed.pb -rpx SCD_Inter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : SCD_Inter_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.012        0.000                      0               233230        0.010        0.000                      0               233230        1.000        0.000                       0                 72909  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.012        0.000                      0               233038        0.010        0.000                      0               233038        1.000        0.000                       0                 72909  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 2.728        0.000                      0                  192        0.176        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.017ns (21.942%)  route 3.618ns (78.058%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 6.925 - 5.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.565ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.510ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.994     2.220    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X28Y319        FDSE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y319        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.298 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=48, routed)          0.121     2.419    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/Q[0]
    SLICE_X28Y318        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.508 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13/O
                         net (fo=2, routed)           0.045     2.553    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13_n_0
    SLICE_X28Y318        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.590 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_7/O
                         net (fo=21, routed)          0.271     2.861    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_3
    SLICE_X26Y319        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.960 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in_0_0_TREADY_INST_0_i_6/O
                         net (fo=4, routed)           0.055     3.015    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_1_TREADY_INST_0_i_4
    SLICE_X26Y319        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.161 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_0_TREADY_INST_0_i_5/O
                         net (fo=37, routed)          0.102     3.263    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_83_reg_1486_reg[0]_0
    SLICE_X27Y318        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.300 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4/O
                         net (fo=118, routed)         0.249     3.549    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4_n_0
    SLICE_X30Y318        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.601 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0_i_1/O
                         net (fo=72, routed)          0.423     4.024    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld31_reg_44800
    SLICE_X36Y313        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.074 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0/O
                         net (fo=9, routed)           0.090     4.164    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/r_AXI_out_1_15_TREADY
    SLICE_X36Y313        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.254 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_34/O
                         net (fo=1, routed)           0.049     4.303    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4_1
    SLICE_X36Y313        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     4.426 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.082     4.508    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/din0_buf1_reg[0]_2
    SLICE_X36Y312        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.598 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.621     5.219    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/din0_buf1_reg[63]_0
    SLICE_X38Y297        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.255 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/ce_r_i_1/O
                         net (fo=3880, routed)        1.020     6.275    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X32Y246        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.365 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_144_reg_12385[0]_i_1__0/O
                         net (fo=24, routed)          0.490     6.855    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_123800
    SLICE_X25Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.743     6.925    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X25Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[15]/C
                         clock pessimism              0.125     7.050    
                         clock uncertainty           -0.123     6.927    
    SLICE_X25Y248        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     6.867    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[15]
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.017ns (21.942%)  route 3.618ns (78.058%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 6.925 - 5.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.565ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.510ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.994     2.220    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X28Y319        FDSE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y319        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.298 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=48, routed)          0.121     2.419    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/Q[0]
    SLICE_X28Y318        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.508 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13/O
                         net (fo=2, routed)           0.045     2.553    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13_n_0
    SLICE_X28Y318        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.590 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_7/O
                         net (fo=21, routed)          0.271     2.861    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_3
    SLICE_X26Y319        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.960 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in_0_0_TREADY_INST_0_i_6/O
                         net (fo=4, routed)           0.055     3.015    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_1_TREADY_INST_0_i_4
    SLICE_X26Y319        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.161 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_0_TREADY_INST_0_i_5/O
                         net (fo=37, routed)          0.102     3.263    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_83_reg_1486_reg[0]_0
    SLICE_X27Y318        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.300 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4/O
                         net (fo=118, routed)         0.249     3.549    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4_n_0
    SLICE_X30Y318        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.601 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0_i_1/O
                         net (fo=72, routed)          0.423     4.024    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld31_reg_44800
    SLICE_X36Y313        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.074 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0/O
                         net (fo=9, routed)           0.090     4.164    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/r_AXI_out_1_15_TREADY
    SLICE_X36Y313        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.254 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_34/O
                         net (fo=1, routed)           0.049     4.303    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4_1
    SLICE_X36Y313        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     4.426 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.082     4.508    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/din0_buf1_reg[0]_2
    SLICE_X36Y312        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.598 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.621     5.219    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/din0_buf1_reg[63]_0
    SLICE_X38Y297        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.255 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/ce_r_i_1/O
                         net (fo=3880, routed)        1.020     6.275    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X32Y246        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.365 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_144_reg_12385[0]_i_1__0/O
                         net (fo=24, routed)          0.490     6.855    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_123800
    SLICE_X25Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.743     6.925    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X25Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[16]/C
                         clock pessimism              0.125     7.050    
                         clock uncertainty           -0.123     6.927    
    SLICE_X25Y248        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     6.867    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[16]
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.017ns (21.942%)  route 3.618ns (78.058%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 6.925 - 5.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.565ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.510ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.994     2.220    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X28Y319        FDSE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y319        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.298 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=48, routed)          0.121     2.419    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/Q[0]
    SLICE_X28Y318        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.508 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13/O
                         net (fo=2, routed)           0.045     2.553    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13_n_0
    SLICE_X28Y318        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.590 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_7/O
                         net (fo=21, routed)          0.271     2.861    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_3
    SLICE_X26Y319        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.960 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in_0_0_TREADY_INST_0_i_6/O
                         net (fo=4, routed)           0.055     3.015    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_1_TREADY_INST_0_i_4
    SLICE_X26Y319        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.161 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_0_TREADY_INST_0_i_5/O
                         net (fo=37, routed)          0.102     3.263    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_83_reg_1486_reg[0]_0
    SLICE_X27Y318        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.300 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4/O
                         net (fo=118, routed)         0.249     3.549    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4_n_0
    SLICE_X30Y318        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.601 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0_i_1/O
                         net (fo=72, routed)          0.423     4.024    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld31_reg_44800
    SLICE_X36Y313        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.074 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0/O
                         net (fo=9, routed)           0.090     4.164    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/r_AXI_out_1_15_TREADY
    SLICE_X36Y313        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.254 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_34/O
                         net (fo=1, routed)           0.049     4.303    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4_1
    SLICE_X36Y313        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     4.426 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.082     4.508    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/din0_buf1_reg[0]_2
    SLICE_X36Y312        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.598 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.621     5.219    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/din0_buf1_reg[63]_0
    SLICE_X38Y297        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.255 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/ce_r_i_1/O
                         net (fo=3880, routed)        1.020     6.275    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X32Y246        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.365 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_144_reg_12385[0]_i_1__0/O
                         net (fo=24, routed)          0.490     6.855    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_123800
    SLICE_X25Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.743     6.925    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X25Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[17]/C
                         clock pessimism              0.125     7.050    
                         clock uncertainty           -0.123     6.927    
    SLICE_X25Y248        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     6.867    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[17]
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.017ns (21.942%)  route 3.618ns (78.058%))
  Logic Levels:           12  (LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 6.925 - 5.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.565ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.510ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.994     2.220    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X28Y319        FDSE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y319        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.298 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=48, routed)          0.121     2.419    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/Q[0]
    SLICE_X28Y318        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.508 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13/O
                         net (fo=2, routed)           0.045     2.553    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13_n_0
    SLICE_X28Y318        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.590 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_7/O
                         net (fo=21, routed)          0.271     2.861    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_3
    SLICE_X26Y319        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.960 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in_0_0_TREADY_INST_0_i_6/O
                         net (fo=4, routed)           0.055     3.015    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_1_TREADY_INST_0_i_4
    SLICE_X26Y319        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.161 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_0_TREADY_INST_0_i_5/O
                         net (fo=37, routed)          0.102     3.263    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_83_reg_1486_reg[0]_0
    SLICE_X27Y318        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.300 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4/O
                         net (fo=118, routed)         0.249     3.549    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4_n_0
    SLICE_X30Y318        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.601 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0_i_1/O
                         net (fo=72, routed)          0.423     4.024    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld31_reg_44800
    SLICE_X36Y313        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.074 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0/O
                         net (fo=9, routed)           0.090     4.164    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/r_AXI_out_1_15_TREADY
    SLICE_X36Y313        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.254 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_34/O
                         net (fo=1, routed)           0.049     4.303    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4_1
    SLICE_X36Y313        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     4.426 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.082     4.508    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/din0_buf1_reg[0]_2
    SLICE_X36Y312        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.598 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.621     5.219    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/din0_buf1_reg[63]_0
    SLICE_X38Y297        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.255 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/ce_r_i_1/O
                         net (fo=3880, routed)        1.020     6.275    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X32Y246        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.365 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_144_reg_12385[0]_i_1__0/O
                         net (fo=24, routed)          0.490     6.855    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_123800
    SLICE_X25Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.743     6.925    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X25Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[18]/C
                         clock pessimism              0.125     7.050    
                         clock uncertainty           -0.123     6.927    
    SLICE_X25Y248        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.867    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln962_12_reg_12380_reg[18]
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.051ns (23.444%)  route 3.432ns (76.556%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 6.778 - 5.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.565ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.510ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.994     2.220    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X28Y319        FDSE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y319        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.298 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=48, routed)          0.121     2.419    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/Q[0]
    SLICE_X28Y318        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.508 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13/O
                         net (fo=2, routed)           0.045     2.553    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13_n_0
    SLICE_X28Y318        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.590 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_7/O
                         net (fo=21, routed)          0.271     2.861    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_3
    SLICE_X26Y319        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.960 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in_0_0_TREADY_INST_0_i_6/O
                         net (fo=4, routed)           0.055     3.015    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_1_TREADY_INST_0_i_4
    SLICE_X26Y319        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.161 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_0_TREADY_INST_0_i_5/O
                         net (fo=37, routed)          0.102     3.263    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_83_reg_1486_reg[0]_0
    SLICE_X27Y318        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.300 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4/O
                         net (fo=118, routed)         0.249     3.549    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4_n_0
    SLICE_X30Y318        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.601 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0_i_1/O
                         net (fo=72, routed)          0.423     4.024    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld31_reg_44800
    SLICE_X36Y313        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.074 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0/O
                         net (fo=9, routed)           0.090     4.164    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/r_AXI_out_1_15_TREADY
    SLICE_X36Y313        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.254 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_34/O
                         net (fo=1, routed)           0.049     4.303    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4_1
    SLICE_X36Y313        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     4.426 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.082     4.508    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/din0_buf1_reg[0]_2
    SLICE_X36Y312        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.598 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.621     5.219    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/din0_buf1_reg[63]_0
    SLICE_X38Y297        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.255 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/ce_r_i_1/O
                         net (fo=3880, routed)        0.515     5.770    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X38Y271        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     5.894 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/zext_ln907_4_reg_11246[15]_i_1/O
                         net (fo=69, routed)          0.809     6.703    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X60Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.596     6.778    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X60Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[43]/C
                         clock pessimism              0.125     6.903    
                         clock uncertainty           -0.123     6.780    
    SLICE_X60Y248        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     6.719    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[43]
  -------------------------------------------------------------------
                         required time                          6.719    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.051ns (23.444%)  route 3.432ns (76.556%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 6.778 - 5.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.565ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.510ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.994     2.220    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X28Y319        FDSE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y319        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.298 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=48, routed)          0.121     2.419    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/Q[0]
    SLICE_X28Y318        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.508 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13/O
                         net (fo=2, routed)           0.045     2.553    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13_n_0
    SLICE_X28Y318        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.590 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_7/O
                         net (fo=21, routed)          0.271     2.861    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_3
    SLICE_X26Y319        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.960 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in_0_0_TREADY_INST_0_i_6/O
                         net (fo=4, routed)           0.055     3.015    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_1_TREADY_INST_0_i_4
    SLICE_X26Y319        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.161 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_0_TREADY_INST_0_i_5/O
                         net (fo=37, routed)          0.102     3.263    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_83_reg_1486_reg[0]_0
    SLICE_X27Y318        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.300 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4/O
                         net (fo=118, routed)         0.249     3.549    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4_n_0
    SLICE_X30Y318        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.601 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0_i_1/O
                         net (fo=72, routed)          0.423     4.024    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld31_reg_44800
    SLICE_X36Y313        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.074 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0/O
                         net (fo=9, routed)           0.090     4.164    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/r_AXI_out_1_15_TREADY
    SLICE_X36Y313        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.254 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_34/O
                         net (fo=1, routed)           0.049     4.303    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4_1
    SLICE_X36Y313        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     4.426 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.082     4.508    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/din0_buf1_reg[0]_2
    SLICE_X36Y312        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.598 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.621     5.219    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/din0_buf1_reg[63]_0
    SLICE_X38Y297        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.255 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/ce_r_i_1/O
                         net (fo=3880, routed)        0.515     5.770    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X38Y271        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     5.894 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/zext_ln907_4_reg_11246[15]_i_1/O
                         net (fo=69, routed)          0.809     6.703    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X60Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.596     6.778    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X60Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[44]/C
                         clock pessimism              0.125     6.903    
                         clock uncertainty           -0.123     6.780    
    SLICE_X60Y248        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     6.719    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[44]
  -------------------------------------------------------------------
                         required time                          6.719    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.051ns (23.444%)  route 3.432ns (76.556%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 6.778 - 5.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.565ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.510ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.994     2.220    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X28Y319        FDSE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y319        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.298 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=48, routed)          0.121     2.419    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/Q[0]
    SLICE_X28Y318        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.508 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13/O
                         net (fo=2, routed)           0.045     2.553    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13_n_0
    SLICE_X28Y318        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.590 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_7/O
                         net (fo=21, routed)          0.271     2.861    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_3
    SLICE_X26Y319        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.960 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in_0_0_TREADY_INST_0_i_6/O
                         net (fo=4, routed)           0.055     3.015    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_1_TREADY_INST_0_i_4
    SLICE_X26Y319        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.161 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_0_TREADY_INST_0_i_5/O
                         net (fo=37, routed)          0.102     3.263    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_83_reg_1486_reg[0]_0
    SLICE_X27Y318        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.300 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4/O
                         net (fo=118, routed)         0.249     3.549    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4_n_0
    SLICE_X30Y318        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.601 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0_i_1/O
                         net (fo=72, routed)          0.423     4.024    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld31_reg_44800
    SLICE_X36Y313        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.074 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0/O
                         net (fo=9, routed)           0.090     4.164    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/r_AXI_out_1_15_TREADY
    SLICE_X36Y313        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.254 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_34/O
                         net (fo=1, routed)           0.049     4.303    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4_1
    SLICE_X36Y313        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     4.426 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.082     4.508    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/din0_buf1_reg[0]_2
    SLICE_X36Y312        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.598 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.621     5.219    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/din0_buf1_reg[63]_0
    SLICE_X38Y297        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.255 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/ce_r_i_1/O
                         net (fo=3880, routed)        0.515     5.770    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X38Y271        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     5.894 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/zext_ln907_4_reg_11246[15]_i_1/O
                         net (fo=69, routed)          0.809     6.703    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X60Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.596     6.778    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X60Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[45]/C
                         clock pessimism              0.125     6.903    
                         clock uncertainty           -0.123     6.780    
    SLICE_X60Y248        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     6.719    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[45]
  -------------------------------------------------------------------
                         required time                          6.719    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.051ns (23.444%)  route 3.432ns (76.556%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 6.778 - 5.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.565ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.510ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.994     2.220    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X28Y319        FDSE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y319        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.298 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=48, routed)          0.121     2.419    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/Q[0]
    SLICE_X28Y318        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.508 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13/O
                         net (fo=2, routed)           0.045     2.553    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13_n_0
    SLICE_X28Y318        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.590 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_7/O
                         net (fo=21, routed)          0.271     2.861    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_3
    SLICE_X26Y319        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.960 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in_0_0_TREADY_INST_0_i_6/O
                         net (fo=4, routed)           0.055     3.015    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_1_TREADY_INST_0_i_4
    SLICE_X26Y319        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.161 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_0_TREADY_INST_0_i_5/O
                         net (fo=37, routed)          0.102     3.263    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_83_reg_1486_reg[0]_0
    SLICE_X27Y318        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.300 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4/O
                         net (fo=118, routed)         0.249     3.549    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4_n_0
    SLICE_X30Y318        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.601 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0_i_1/O
                         net (fo=72, routed)          0.423     4.024    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld31_reg_44800
    SLICE_X36Y313        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.074 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0/O
                         net (fo=9, routed)           0.090     4.164    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/r_AXI_out_1_15_TREADY
    SLICE_X36Y313        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.254 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_34/O
                         net (fo=1, routed)           0.049     4.303    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4_1
    SLICE_X36Y313        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     4.426 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.082     4.508    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/din0_buf1_reg[0]_2
    SLICE_X36Y312        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.598 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.621     5.219    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/din0_buf1_reg[63]_0
    SLICE_X38Y297        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.255 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/ce_r_i_1/O
                         net (fo=3880, routed)        0.515     5.770    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X38Y271        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     5.894 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/zext_ln907_4_reg_11246[15]_i_1/O
                         net (fo=69, routed)          0.809     6.703    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X60Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.596     6.778    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X60Y248        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[46]/C
                         clock pessimism              0.125     6.903    
                         clock uncertainty           -0.123     6.780    
    SLICE_X60Y248        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     6.719    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[46]
  -------------------------------------------------------------------
                         required time                          6.719    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.051ns (23.476%)  route 3.426ns (76.524%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 6.778 - 5.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.565ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.510ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.994     2.220    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X28Y319        FDSE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y319        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.298 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=48, routed)          0.121     2.419    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/Q[0]
    SLICE_X28Y318        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.508 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13/O
                         net (fo=2, routed)           0.045     2.553    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13_n_0
    SLICE_X28Y318        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.590 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_7/O
                         net (fo=21, routed)          0.271     2.861    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_3
    SLICE_X26Y319        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.960 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in_0_0_TREADY_INST_0_i_6/O
                         net (fo=4, routed)           0.055     3.015    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_1_TREADY_INST_0_i_4
    SLICE_X26Y319        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.161 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_0_TREADY_INST_0_i_5/O
                         net (fo=37, routed)          0.102     3.263    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_83_reg_1486_reg[0]_0
    SLICE_X27Y318        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.300 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4/O
                         net (fo=118, routed)         0.249     3.549    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4_n_0
    SLICE_X30Y318        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.601 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0_i_1/O
                         net (fo=72, routed)          0.423     4.024    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld31_reg_44800
    SLICE_X36Y313        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.074 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0/O
                         net (fo=9, routed)           0.090     4.164    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/r_AXI_out_1_15_TREADY
    SLICE_X36Y313        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.254 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_34/O
                         net (fo=1, routed)           0.049     4.303    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4_1
    SLICE_X36Y313        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     4.426 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.082     4.508    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/din0_buf1_reg[0]_2
    SLICE_X36Y312        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.598 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.621     5.219    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/din0_buf1_reg[63]_0
    SLICE_X38Y297        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.255 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/ce_r_i_1/O
                         net (fo=3880, routed)        0.515     5.770    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X38Y271        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     5.894 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/zext_ln907_4_reg_11246[15]_i_1/O
                         net (fo=69, routed)          0.803     6.697    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X60Y249        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.596     6.778    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X60Y249        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261_reg[0]/C
                         clock pessimism              0.125     6.903    
                         clock uncertainty           -0.123     6.780    
    SLICE_X60Y249        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     6.719    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261_reg[0]
  -------------------------------------------------------------------
                         required time                          6.719    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.051ns (23.476%)  route 3.426ns (76.524%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 6.778 - 5.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.565ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.510ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.994     2.220    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X28Y319        FDSE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y319        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.298 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=48, routed)          0.121     2.419    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/Q[0]
    SLICE_X28Y318        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     2.508 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13/O
                         net (fo=2, routed)           0.045     2.553    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_13_n_0
    SLICE_X28Y318        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.590 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_8_TREADY_INST_0_i_7/O
                         net (fo=21, routed)          0.271     2.861    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_3
    SLICE_X26Y319        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.960 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in_0_0_TREADY_INST_0_i_6/O
                         net (fo=4, routed)           0.055     3.015    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_1_TREADY_INST_0_i_4
    SLICE_X26Y319        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.161 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in_0_0_TREADY_INST_0_i_5/O
                         net (fo=37, routed)          0.102     3.263    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_83_reg_1486_reg[0]_0
    SLICE_X27Y318        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.300 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4/O
                         net (fo=118, routed)         0.249     3.549    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_0_1_TREADY_INST_0_i_4_n_0
    SLICE_X30Y318        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.601 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0_i_1/O
                         net (fo=72, routed)          0.423     4.024    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld31_reg_44800
    SLICE_X36Y313        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     4.074 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_15_TREADY_INST_0/O
                         net (fo=9, routed)           0.090     4.164    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/r_AXI_out_1_15_TREADY
    SLICE_X36Y313        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.254 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_15_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_34/O
                         net (fo=1, routed)           0.049     4.303    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4_1
    SLICE_X36Y313        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     4.426 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_13_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_14/O
                         net (fo=1, routed)           0.082     4.508    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/din0_buf1_reg[0]_2
    SLICE_X36Y312        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.598 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_0_2_V_data_U/trunc_ln894_12_reg_10826_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.621     5.219    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/din0_buf1_reg[63]_0
    SLICE_X38Y297        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.255 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U12/ce_r_i_1/O
                         net (fo=3880, routed)        0.515     5.770    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X38Y271        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     5.894 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/zext_ln907_4_reg_11246[15]_i_1/O
                         net (fo=69, routed)          0.803     6.697    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X60Y249        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.596     6.778    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X60Y249        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[51]/C
                         clock pessimism              0.125     6.903    
                         clock uncertainty           -0.123     6.780    
    SLICE_X60Y249        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     6.719    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[51]
  -------------------------------------------------------------------
                         required time                          6.719    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  0.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_17_V_read_1_reg_25898_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_17_V_read_1_reg_25898_pp0_iter8_reg_reg[1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.058ns (42.336%)  route 0.079ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.701ns (routing 0.510ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.565ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.701     1.883    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/ap_clk
    SLICE_X28Y50         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_17_V_read_1_reg_25898_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.941 r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_17_V_read_1_reg_25898_reg[1]__0/Q
                         net (fo=1, routed)           0.079     2.020    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_17_V_read_1_reg_25898_reg[1]__0_n_2
    SLICE_X28Y51         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_17_V_read_1_reg_25898_pp0_iter8_reg_reg[1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.983     2.209    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/ap_clk
    SLICE_X28Y51         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_17_V_read_1_reg_25898_pp0_iter8_reg_reg[1]_srl8/CLK
                         clock pessimism             -0.228     1.981    
    SLICE_X28Y51         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     2.010    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_17_V_read_1_reg_25898_pp0_iter8_reg_reg[1]_srl8
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/has_output_regs.DOUT_IM_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.058ns (28.713%)  route 0.144ns (71.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.697ns (routing 0.510ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.990ns (routing 0.565ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.697     1.879    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/aclk
    SLICE_X75Y10         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/has_output_regs.DOUT_IM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y10         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.937 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/has_output_regs.DOUT_IM_reg[12]/Q
                         net (fo=2, routed)           0.144     2.081    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre_0[12]
    SLICE_X76Y8          SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.990     2.216    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.REG_lower_im/aclk
    SLICE_X76Y8          SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
                         clock pessimism             -0.177     2.039    
    SLICE_X76Y8          SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.071    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_26_V_read_1_reg_25853_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_26_V_read_1_reg_25853_pp0_iter3_reg_reg[5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.059ns (33.714%)  route 0.116ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.637ns (routing 0.510ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.565ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.637     1.819    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/ap_clk
    SLICE_X40Y12         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_26_V_read_1_reg_25853_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.878 r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_26_V_read_1_reg_25853_reg[5]__0/Q
                         net (fo=1, routed)           0.116     1.994    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_26_V_read_1_reg_25853_reg[5]__0_n_2
    SLICE_X41Y13         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_26_V_read_1_reg_25853_pp0_iter3_reg_reg[5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.899     2.125    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/ap_clk
    SLICE_X41Y13         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_26_V_read_1_reg_25853_pp0_iter3_reg_reg[5]_srl3/CLK
                         clock pessimism             -0.170     1.955    
    SLICE_X41Y13         SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.029     1.984    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4681/grp_fft_32_function_fu_756/q_in_26_V_read_1_reg_25853_pp0_iter3_reg_reg[5]_srl3
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][17]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.058ns (36.709%)  route 0.100ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.703ns (routing 0.510ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.565ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.703     1.885    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X76Y19         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.943 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[0]/Q
                         net (fo=1, routed)           0.100     2.043    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[17]
    SLICE_X75Y20         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][17]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.955     2.181    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X75Y20         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][17]_srl16/CLK
                         clock pessimism             -0.177     2.004    
    SLICE_X75Y20         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     2.033    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][17]_srl16
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.060ns (35.503%)  route 0.109ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.690ns (routing 0.510ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.565ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.690     1.872    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X74Y21         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y21         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.932 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[2]/Q
                         net (fo=1, routed)           0.109     2.041    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/D[2]
    SLICE_X75Y22         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.953     2.179    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X75Y22         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism             -0.177     2.002    
    SLICE_X75Y22         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     2.031    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      1.703ns (routing 0.510ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.565ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.703     1.885    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X77Y20         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y20         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.943 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.067     2.010    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[6]
    SLICE_X77Y21         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.943     2.169    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X77Y21         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
                         clock pessimism             -0.231     1.938    
    SLICE_X77Y21         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.000    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.058ns (38.158%)  route 0.094ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.682ns (routing 0.510ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.565ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.682     1.864    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/aclk
    SLICE_X70Y17         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y17         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.922 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[11].latency1.reg/Q
                         net (fo=2, routed)           0.094     2.016    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/Q[3]
    SLICE_X69Y17         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.929     2.155    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X69Y17         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism             -0.177     1.978    
    SLICE_X69Y17         SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.028     2.006    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_42/fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_data_V_7_reg_10002_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_96_reg_10554_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.059ns (24.380%)  route 0.183ns (75.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.653ns (routing 0.510ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.565ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.653     1.835    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X43Y291        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_data_V_7_reg_10002_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y291        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.894 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_data_V_7_reg_10002_reg[15]/Q
                         net (fo=39, routed)          0.183     2.077    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_data_V_7_reg_10002[15]
    SLICE_X43Y306        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_96_reg_10554_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.904     2.130    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X43Y306        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_96_reg_10554_reg[0]/C
                         clock pessimism             -0.125     2.005    
    SLICE_X43Y306        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.067    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_96_reg_10554_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.058ns (25.778%)  route 0.167ns (74.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.711ns (routing 0.510ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.565ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.711     1.893    SCD_Inter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X28Y2          FDRE                                         r  SCD_Inter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.951 r  SCD_Inter_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1080]/Q
                         net (fo=1, routed)           0.167     2.118    SCD_Inter_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/DIC0
    SLICE_X31Y2          RAMD32                                       r  SCD_Inter_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.984     2.210    SCD_Inter_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/WCLK
    SLICE_X31Y2          RAMD32                                       r  SCD_Inter_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMC/CLK
                         clock pessimism             -0.180     2.030    
    SLICE_X31Y2          RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.078     2.108    SCD_Inter_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_55/RAMC
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_8_V_data_U/obuf_inst/odata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/tmp_data_17_reg_4043_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.057ns (32.571%)  route 0.118ns (67.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.645ns (routing 0.510ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.565ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.645     1.827    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_8_V_data_U/obuf_inst/ap_clk
    SLICE_X45Y326        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_8_V_data_U/obuf_inst/odata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y326        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.884 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out_1_8_V_data_U/obuf_inst/odata_reg[24]/Q
                         net (fo=2, routed)           0.118     2.002    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in_1_8_TDATA[24]
    SLICE_X46Y327        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/tmp_data_17_reg_4043_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.878     2.104    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_clk
    SLICE_X46Y327        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/tmp_data_17_reg_4043_reg[24]/C
                         clock pessimism             -0.174     1.930    
    SLICE_X46Y327        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.992    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/tmp_data_17_reg_4043_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         5.000       2.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         5.000       2.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         5.000       2.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         5.000       2.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X7Y7   SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/i_memc_1_27_V_U/cm_fft_test_i_memrcU_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X7Y28  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/i_memc_1_28_V_U/cm_fft_test_i_memrcU_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X9Y16  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/i_memc_1_29_V_U/cm_fft_test_i_memrcU_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X6Y60  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/i_memc_1_2_V_U/cm_fft_test_i_memrcU_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X8Y21  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/i_memc_1_30_V_U/cm_fft_test_i_memrcU_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.000       3.431      RAMB18_X6Y44  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/i_memc_1_31_V_U/cm_fft_test_i_memrcU_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X8Y21  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/i_memc_1_30_V_U/cm_fft_test_i_memrcU_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X4Y66  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/i_memc_1_7_V_U/cm_fft_test_i_memrcU_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X3Y66  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/i_memc_1_4_V_U/cm_fft_test_i_memrcU_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X4Y55  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/i_memc_1_5_V_U/cm_fft_test_i_memrcU_ram_U/ram_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.170ns (8.483%)  route 1.834ns (91.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 6.816 - 5.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.565ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.510ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.840     2.066    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y154        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.147 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y154        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.471 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.599     4.070    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X34Y155        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.634     6.816    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y155        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.171     6.987    
                         clock uncertainty           -0.123     6.864    
    SLICE_X34Y155        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     6.798    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.798    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.170ns (9.159%)  route 1.686ns (90.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 6.829 - 5.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.565ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.510ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.840     2.066    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y154        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.147 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y154        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.471 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.451     3.922    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X34Y161        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.647     6.829    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X34Y161        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.171     7.000    
                         clock uncertainty           -0.123     6.876    
    SLICE_X34Y161        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.810    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.170ns (9.159%)  route 1.686ns (90.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 6.829 - 5.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.565ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.510ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.840     2.066    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y154        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.147 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y154        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.471 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.451     3.922    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X34Y161        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.647     6.829    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y161        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.171     7.000    
                         clock uncertainty           -0.123     6.876    
    SLICE_X34Y161        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.810    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.170ns (9.159%)  route 1.686ns (90.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 6.829 - 5.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.565ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.510ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.840     2.066    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y154        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.147 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y154        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.471 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.451     3.922    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X34Y161        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.647     6.829    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y161        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.171     7.000    
                         clock uncertainty           -0.123     6.876    
    SLICE_X34Y161        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     6.810    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.130ns (7.937%)  route 1.508ns (92.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.902ns = ( 6.902 - 5.000 ) 
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.015ns (routing 0.565ns, distribution 1.450ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.510ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       2.015     2.241    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y183        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y183        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.321 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.408     2.729    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y186        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.779 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.100     3.879    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X28Y183        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.720     6.902    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X28Y183        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.178     7.080    
                         clock uncertainty           -0.123     6.957    
    SLICE_X28Y183        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     6.891    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -3.879    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.170ns (10.347%)  route 1.473ns (89.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 6.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.565ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.510ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.840     2.066    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y154        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.147 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y154        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.471 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.238     3.709    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y160        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.637     6.819    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y160        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.171     6.990    
                         clock uncertainty           -0.123     6.867    
    SLICE_X35Y160        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066     6.801    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.801    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.170ns (10.347%)  route 1.473ns (89.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 6.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.565ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.510ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.840     2.066    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y154        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.147 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y154        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.471 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.238     3.709    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y160        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.637     6.819    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y160        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.171     6.990    
                         clock uncertainty           -0.123     6.867    
    SLICE_X35Y160        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.801    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.801    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.170ns (10.347%)  route 1.473ns (89.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 6.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.565ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.510ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.840     2.066    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y154        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.147 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y154        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.471 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.238     3.709    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y160        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.637     6.819    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y160        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.171     6.990    
                         clock uncertainty           -0.123     6.867    
    SLICE_X35Y160        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.801    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          6.801    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.170ns (10.347%)  route 1.473ns (89.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 6.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.565ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.510ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.840     2.066    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y154        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.147 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y154        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.471 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.238     3.709    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y160        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.637     6.819    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y160        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.171     6.990    
                         clock uncertainty           -0.123     6.867    
    SLICE_X35Y160        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     6.801    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.801    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@5.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.170ns (10.347%)  route 1.473ns (89.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 6.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.565ns, distribution 1.275ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.510ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.840     2.066    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y154        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.147 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.382    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y154        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.471 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.238     3.709    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X35Y160        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.000     5.000 r  
    PS8_X0Y0             PS8                          0.000     5.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.637     6.819    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y160        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.171     6.990    
                         clock uncertainty           -0.123     6.867    
    SLICE_X35Y160        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     6.801    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          6.801    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  3.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.073ns (36.139%)  route 0.129ns (63.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.020ns (routing 0.304ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.340ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.020     1.140    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y144        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.208    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y144        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.243 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.099     1.342    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y144        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.147     1.294    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y144        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.108     1.186    
    SLICE_X26Y144        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.166    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.073ns (36.139%)  route 0.129ns (63.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      1.020ns (routing 0.304ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.340ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.020     1.140    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y144        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.208    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y144        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.243 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.099     1.342    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y144        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.147     1.294    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y144        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.108     1.186    
    SLICE_X26Y144        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.166    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.073ns (34.762%)  route 0.137ns (65.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.020ns (routing 0.304ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.340ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.020     1.140    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y144        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.208    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y144        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.243 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.350    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y143        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.156     1.303    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y143        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.138     1.165    
    SLICE_X27Y143        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.145    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.073ns (34.762%)  route 0.137ns (65.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.020ns (routing 0.304ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.340ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.020     1.140    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y144        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.208    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y144        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.243 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.107     1.350    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y143        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.156     1.303    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y143        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.138     1.165    
    SLICE_X27Y143        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.145    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.073ns (34.928%)  route 0.136ns (65.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.020ns (routing 0.304ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.020     1.140    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y144        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.208    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y144        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.243 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.106     1.349    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y143        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y143        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.138     1.164    
    SLICE_X27Y143        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.073ns (34.928%)  route 0.136ns (65.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.020ns (routing 0.304ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.020     1.140    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y144        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.208    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y144        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.243 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.106     1.349    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y143        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y143        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.138     1.164    
    SLICE_X27Y143        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.073ns (34.928%)  route 0.136ns (65.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.020ns (routing 0.304ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.020     1.140    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y144        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y144        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.178 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.208    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y144        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     1.243 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.106     1.349    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y143        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y143        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.138     1.164    
    SLICE_X27Y143        FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.020     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.054ns (26.733%)  route 0.148ns (73.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.028ns (routing 0.304ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.340ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.028     1.148    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y126        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y126        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.188 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.244    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X25Y126        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     1.258 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.350    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y126        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.161     1.308    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y126        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.144     1.164    
    SLICE_X25Y126        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.054ns (26.733%)  route 0.148ns (73.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.028ns (routing 0.304ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.340ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.028     1.148    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y126        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y126        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.188 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     1.244    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X25Y126        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     1.258 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.350    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y126        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.161     1.308    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y126        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.144     1.164    
    SLICE_X25Y126        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.089ns (41.395%)  route 0.126ns (58.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      1.008ns (routing 0.304ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.340ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.008     1.128    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y154        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.167 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.197    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y154        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.247 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.343    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X33Y155        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=75943, routed)       1.131     1.278    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X33Y155        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.136     1.142    
    SLICE_X33Y155        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.122    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.221    





