

================================================================
== Vitis HLS Report for 'systolic_array_k_12_Loop_data_load_proc309'
================================================================
* Date:           Tue Sep  5 22:48:13 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14| 46.662 ns | 46.662 ns |   14|   14|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_load  |       12|       12|         2|          1|          1|    12|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       19|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|        6|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      207|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       12|      232|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+----+---+----+-----+
    |              Instance              |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------+------------------------------+---------+----+---+----+-----+
    |Bert_layer_add_4ns_4ns_4_1_1_U2620  |Bert_layer_add_4ns_4ns_4_1_1  |        0|   0|  0|   6|    0|
    +------------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                               |                              |        0|   0|  0|   6|    0|
    +------------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln185_fu_191_p2              |   icmp   |   0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  19|          10|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_fifo_0_0_blk_n         |   9|          2|    1|          2|
    |A_fifo_1_0_blk_n         |   9|          2|    1|          2|
    |A_fifo_2_0_blk_n         |   9|          2|    1|          2|
    |A_fifo_3_0_blk_n         |   9|          2|    1|          2|
    |A_loader_1_V_V_blk_n     |   9|          2|    1|          2|
    |A_loader_2_V_V_blk_n     |   9|          2|    1|          2|
    |A_loader_3_V_V_blk_n     |   9|          2|    1|          2|
    |A_loader_V_V_blk_n       |   9|          2|    1|          2|
    |B_fifo_0_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_1_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_2_0_blk_n         |   9|          2|    1|          2|
    |B_fifo_3_0_blk_n         |   9|          2|    1|          2|
    |B_loader_1_V_V_blk_n     |   9|          2|    1|          2|
    |B_loader_2_V_V_blk_n     |   9|          2|    1|          2|
    |B_loader_3_V_V_blk_n     |   9|          2|    1|          2|
    |B_loader_V_V_blk_n       |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |k_reg_180                |   9|          2|    4|          8|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 207|         45|   24|         51|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln185_reg_203       |  1|   0|    1|          0|
    |k_reg_180                |  4|   0|    4|          0|
    |start_once_reg           |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_load_proc309 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_load_proc309 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_load_proc309 | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_load_proc309 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_load_proc309 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_load_proc309 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_load_proc309 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_load_proc309 | return value |
|start_out               | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_load_proc309 | return value |
|start_write             | out |    1| ap_ctrl_hs | systolic_array_k_12_Loop_data_load_proc309 | return value |
|A_loader_V_V_dout       |  in |   24|   ap_fifo  |                A_loader_V_V                |    pointer   |
|A_loader_V_V_empty_n    |  in |    1|   ap_fifo  |                A_loader_V_V                |    pointer   |
|A_loader_V_V_read       | out |    1|   ap_fifo  |                A_loader_V_V                |    pointer   |
|A_fifo_0_0_din          | out |   24|   ap_fifo  |                 A_fifo_0_0                 |    pointer   |
|A_fifo_0_0_full_n       |  in |    1|   ap_fifo  |                 A_fifo_0_0                 |    pointer   |
|A_fifo_0_0_write        | out |    1|   ap_fifo  |                 A_fifo_0_0                 |    pointer   |
|A_loader_1_V_V_dout     |  in |   24|   ap_fifo  |               A_loader_1_V_V               |    pointer   |
|A_loader_1_V_V_empty_n  |  in |    1|   ap_fifo  |               A_loader_1_V_V               |    pointer   |
|A_loader_1_V_V_read     | out |    1|   ap_fifo  |               A_loader_1_V_V               |    pointer   |
|A_fifo_1_0_din          | out |   24|   ap_fifo  |                 A_fifo_1_0                 |    pointer   |
|A_fifo_1_0_full_n       |  in |    1|   ap_fifo  |                 A_fifo_1_0                 |    pointer   |
|A_fifo_1_0_write        | out |    1|   ap_fifo  |                 A_fifo_1_0                 |    pointer   |
|A_loader_2_V_V_dout     |  in |   24|   ap_fifo  |               A_loader_2_V_V               |    pointer   |
|A_loader_2_V_V_empty_n  |  in |    1|   ap_fifo  |               A_loader_2_V_V               |    pointer   |
|A_loader_2_V_V_read     | out |    1|   ap_fifo  |               A_loader_2_V_V               |    pointer   |
|A_fifo_2_0_din          | out |   24|   ap_fifo  |                 A_fifo_2_0                 |    pointer   |
|A_fifo_2_0_full_n       |  in |    1|   ap_fifo  |                 A_fifo_2_0                 |    pointer   |
|A_fifo_2_0_write        | out |    1|   ap_fifo  |                 A_fifo_2_0                 |    pointer   |
|A_loader_3_V_V_dout     |  in |   24|   ap_fifo  |               A_loader_3_V_V               |    pointer   |
|A_loader_3_V_V_empty_n  |  in |    1|   ap_fifo  |               A_loader_3_V_V               |    pointer   |
|A_loader_3_V_V_read     | out |    1|   ap_fifo  |               A_loader_3_V_V               |    pointer   |
|A_fifo_3_0_din          | out |   24|   ap_fifo  |                 A_fifo_3_0                 |    pointer   |
|A_fifo_3_0_full_n       |  in |    1|   ap_fifo  |                 A_fifo_3_0                 |    pointer   |
|A_fifo_3_0_write        | out |    1|   ap_fifo  |                 A_fifo_3_0                 |    pointer   |
|B_loader_V_V_dout       |  in |   24|   ap_fifo  |                B_loader_V_V                |    pointer   |
|B_loader_V_V_empty_n    |  in |    1|   ap_fifo  |                B_loader_V_V                |    pointer   |
|B_loader_V_V_read       | out |    1|   ap_fifo  |                B_loader_V_V                |    pointer   |
|B_fifo_0_0_din          | out |   24|   ap_fifo  |                 B_fifo_0_0                 |    pointer   |
|B_fifo_0_0_full_n       |  in |    1|   ap_fifo  |                 B_fifo_0_0                 |    pointer   |
|B_fifo_0_0_write        | out |    1|   ap_fifo  |                 B_fifo_0_0                 |    pointer   |
|B_loader_1_V_V_dout     |  in |   24|   ap_fifo  |               B_loader_1_V_V               |    pointer   |
|B_loader_1_V_V_empty_n  |  in |    1|   ap_fifo  |               B_loader_1_V_V               |    pointer   |
|B_loader_1_V_V_read     | out |    1|   ap_fifo  |               B_loader_1_V_V               |    pointer   |
|B_fifo_1_0_din          | out |   24|   ap_fifo  |                 B_fifo_1_0                 |    pointer   |
|B_fifo_1_0_full_n       |  in |    1|   ap_fifo  |                 B_fifo_1_0                 |    pointer   |
|B_fifo_1_0_write        | out |    1|   ap_fifo  |                 B_fifo_1_0                 |    pointer   |
|B_loader_2_V_V_dout     |  in |   24|   ap_fifo  |               B_loader_2_V_V               |    pointer   |
|B_loader_2_V_V_empty_n  |  in |    1|   ap_fifo  |               B_loader_2_V_V               |    pointer   |
|B_loader_2_V_V_read     | out |    1|   ap_fifo  |               B_loader_2_V_V               |    pointer   |
|B_fifo_2_0_din          | out |   24|   ap_fifo  |                 B_fifo_2_0                 |    pointer   |
|B_fifo_2_0_full_n       |  in |    1|   ap_fifo  |                 B_fifo_2_0                 |    pointer   |
|B_fifo_2_0_write        | out |    1|   ap_fifo  |                 B_fifo_2_0                 |    pointer   |
|B_loader_3_V_V_dout     |  in |   24|   ap_fifo  |               B_loader_3_V_V               |    pointer   |
|B_loader_3_V_V_empty_n  |  in |    1|   ap_fifo  |               B_loader_3_V_V               |    pointer   |
|B_loader_3_V_V_read     | out |    1|   ap_fifo  |               B_loader_3_V_V               |    pointer   |
|B_fifo_3_0_din          | out |   24|   ap_fifo  |                 B_fifo_3_0                 |    pointer   |
|B_fifo_3_0_full_n       |  in |    1|   ap_fifo  |                 B_fifo_3_0                 |    pointer   |
|B_fifo_3_0_write        | out |    1|   ap_fifo  |                 B_fifo_3_0                 |    pointer   |
+------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_3_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_2_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_1_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_0_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_3_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_2_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_1_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_0_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%k = phi i4, void %newFuncRoot, i4 %k_6, void %.split7.i.i.0"   --->   Operation 22 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [systolic_array.cpp:185]   --->   Operation 23 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln185 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [systolic_array.cpp:185]   --->   Operation 24 'specpipeline' 'specpipeline_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln185 = icmp_eq  i4 %k, i4" [systolic_array.cpp:185]   --->   Operation 25 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.33ns)   --->   "%k_6 = add i4 %k, i4" [systolic_array.cpp:185]   --->   Operation 27 'add' 'k_6' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %.split7.i.i.0, void %.split31.0.exitStub" [systolic_array.cpp:185]   --->   Operation 28 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 29 [1/1] (1.21ns)   --->   "%A_loader_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 29 'read' 'A_loader_V_V_read' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_0_0, i24 %A_loader_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 30 'write' 'write_ln108' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 31 [1/1] (1.21ns)   --->   "%A_loader_1_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_1_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 31 'read' 'A_loader_1_V_V_read' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 32 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_1_0, i24 %A_loader_1_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 32 'write' 'write_ln108' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (1.21ns)   --->   "%A_loader_2_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_2_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 33 'read' 'A_loader_2_V_V_read' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_2_0, i24 %A_loader_2_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 34 'write' 'write_ln108' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 35 [1/1] (1.21ns)   --->   "%A_loader_3_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_3_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 35 'read' 'A_loader_3_V_V_read' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 36 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_3_0, i24 %A_loader_3_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 36 'write' 'write_ln108' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 37 [1/1] (1.21ns)   --->   "%B_loader_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 37 'read' 'B_loader_V_V_read' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_0_0, i24 %B_loader_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 38 'write' 'write_ln108' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 39 [1/1] (1.21ns)   --->   "%B_loader_1_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_1_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 39 'read' 'B_loader_1_V_V_read' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 40 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_1_0, i24 %B_loader_1_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 40 'write' 'write_ln108' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 41 [1/1] (1.21ns)   --->   "%B_loader_2_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_2_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 41 'read' 'B_loader_2_V_V_read' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_2_0, i24 %B_loader_2_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 42 'write' 'write_ln108' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (1.21ns)   --->   "%B_loader_3_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_3_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 43 'read' 'B_loader_3_V_V_read' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_3_0, i24 %B_loader_3_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 44 'write' 'write_ln108' <Predicate = (!icmp_ln185)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln185 = br void" [systolic_array.cpp:185]   --->   Operation 45 'br' 'br_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_loader_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
br_ln0              (br               ) [ 01110]
k                   (phi              ) [ 00100]
specloopname_ln185  (specloopname     ) [ 00000]
specpipeline_ln185  (specpipeline     ) [ 00000]
icmp_ln185          (icmp             ) [ 00110]
empty               (speclooptripcount) [ 00000]
k_6                 (add              ) [ 01110]
br_ln185            (br               ) [ 00000]
A_loader_V_V_read   (read             ) [ 00000]
write_ln108         (write            ) [ 00000]
A_loader_1_V_V_read (read             ) [ 00000]
write_ln108         (write            ) [ 00000]
A_loader_2_V_V_read (read             ) [ 00000]
write_ln108         (write            ) [ 00000]
A_loader_3_V_V_read (read             ) [ 00000]
write_ln108         (write            ) [ 00000]
B_loader_V_V_read   (read             ) [ 00000]
write_ln108         (write            ) [ 00000]
B_loader_1_V_V_read (read             ) [ 00000]
write_ln108         (write            ) [ 00000]
B_loader_2_V_V_read (read             ) [ 00000]
write_ln108         (write            ) [ 00000]
B_loader_3_V_V_read (read             ) [ 00000]
write_ln108         (write            ) [ 00000]
br_ln185            (br               ) [ 01110]
ret_ln0             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_loader_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_loader_1_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_fifo_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_loader_2_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_fifo_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_loader_3_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_fifo_3_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_loader_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_fifo_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_loader_1_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_fifo_1_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_loader_2_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_fifo_2_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_2_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_loader_3_V_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="B_fifo_3_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_3_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="A_loader_V_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="24" slack="0"/>
<pin id="70" dir="0" index="1" bw="24" slack="0"/>
<pin id="71" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_V_V_read/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln108_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="24" slack="0"/>
<pin id="77" dir="0" index="2" bw="24" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="A_loader_1_V_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="24" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_1_V_V_read/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln108_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="24" slack="0"/>
<pin id="91" dir="0" index="2" bw="24" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="A_loader_2_V_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="0"/>
<pin id="98" dir="0" index="1" bw="24" slack="0"/>
<pin id="99" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_2_V_V_read/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln108_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="24" slack="0"/>
<pin id="105" dir="0" index="2" bw="24" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="A_loader_3_V_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="24" slack="0"/>
<pin id="113" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_3_V_V_read/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln108_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="0"/>
<pin id="119" dir="0" index="2" bw="24" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="B_loader_V_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="24" slack="0"/>
<pin id="126" dir="0" index="1" bw="24" slack="0"/>
<pin id="127" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_V_V_read/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln108_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="24" slack="0"/>
<pin id="133" dir="0" index="2" bw="24" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="B_loader_1_V_V_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="0"/>
<pin id="141" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_1_V_V_read/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln108_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="0" index="2" bw="24" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="B_loader_2_V_V_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_2_V_V_read/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln108_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="0"/>
<pin id="161" dir="0" index="2" bw="24" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="B_loader_3_V_V_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="24" slack="0"/>
<pin id="168" dir="0" index="1" bw="24" slack="0"/>
<pin id="169" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_3_V_V_read/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln108_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="24" slack="0"/>
<pin id="175" dir="0" index="2" bw="24" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="k_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="k_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln185_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="k_6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_6/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="icmp_ln185_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="207" class="1005" name="k_6_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="64" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="66" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="68" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="64" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="66" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="64" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="66" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="110" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="64" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="66" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="124" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="138" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="64" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="152" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="64" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="184" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="184" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="62" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="191" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="197" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="184" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_loader_V_V | {}
	Port: A_fifo_0_0 | {3 }
	Port: A_loader_1_V_V | {}
	Port: A_fifo_1_0 | {3 }
	Port: A_loader_2_V_V | {}
	Port: A_fifo_2_0 | {3 }
	Port: A_loader_3_V_V | {}
	Port: A_fifo_3_0 | {3 }
	Port: B_loader_V_V | {}
	Port: B_fifo_0_0 | {3 }
	Port: B_loader_1_V_V | {}
	Port: B_fifo_1_0 | {3 }
	Port: B_loader_2_V_V | {}
	Port: B_fifo_2_0 | {3 }
	Port: B_loader_3_V_V | {}
	Port: B_fifo_3_0 | {3 }
 - Input state : 
	Port: systolic_array_k_12_Loop_data_load_proc309 : A_loader_V_V | {3 }
	Port: systolic_array_k_12_Loop_data_load_proc309 : A_loader_1_V_V | {3 }
	Port: systolic_array_k_12_Loop_data_load_proc309 : A_loader_2_V_V | {3 }
	Port: systolic_array_k_12_Loop_data_load_proc309 : A_loader_3_V_V | {3 }
	Port: systolic_array_k_12_Loop_data_load_proc309 : B_loader_V_V | {3 }
	Port: systolic_array_k_12_Loop_data_load_proc309 : B_loader_1_V_V | {3 }
	Port: systolic_array_k_12_Loop_data_load_proc309 : B_loader_2_V_V | {3 }
	Port: systolic_array_k_12_Loop_data_load_proc309 : B_loader_3_V_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln185 : 1
		k_6 : 1
		br_ln185 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln185_fu_191        |    0    |    9    |
|----------|---------------------------------|---------|---------|
|    add   |            k_6_fu_197           |    0    |    6    |
|----------|---------------------------------|---------|---------|
|          |   A_loader_V_V_read_read_fu_68  |    0    |    0    |
|          |  A_loader_1_V_V_read_read_fu_82 |    0    |    0    |
|          |  A_loader_2_V_V_read_read_fu_96 |    0    |    0    |
|   read   | A_loader_3_V_V_read_read_fu_110 |    0    |    0    |
|          |  B_loader_V_V_read_read_fu_124  |    0    |    0    |
|          | B_loader_1_V_V_read_read_fu_138 |    0    |    0    |
|          | B_loader_2_V_V_read_read_fu_152 |    0    |    0    |
|          | B_loader_3_V_V_read_read_fu_166 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |     write_ln108_write_fu_74     |    0    |    0    |
|          |     write_ln108_write_fu_88     |    0    |    0    |
|          |     write_ln108_write_fu_102    |    0    |    0    |
|   write  |     write_ln108_write_fu_116    |    0    |    0    |
|          |     write_ln108_write_fu_130    |    0    |    0    |
|          |     write_ln108_write_fu_144    |    0    |    0    |
|          |     write_ln108_write_fu_158    |    0    |    0    |
|          |     write_ln108_write_fu_172    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    15   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|icmp_ln185_reg_203|    1   |
|    k_6_reg_207   |    4   |
|     k_reg_180    |    4   |
+------------------+--------+
|       Total      |    9   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   15   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    9   |    -   |
+-----------+--------+--------+
|   Total   |    9   |   15   |
+-----------+--------+--------+
