#[doc = "Register `SR2` reader"]
pub type R = crate::R<SR2rs>;
#[doc = "Register `SR2` writer"]
pub type W = crate::W<SR2rs>;
#[doc = "Field `TIM8F` reader - TIM8F"]
pub type TIM8F_R = crate::BitReader;
#[doc = "Field `TIM8F` writer - TIM8F"]
pub type TIM8F_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `USART1F` reader - USART1F"]
pub type USART1F_R = crate::BitReader;
#[doc = "Field `USART1F` writer - USART1F"]
pub type USART1F_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIM15F` reader - TIM15F"]
pub type TIM15F_R = crate::BitReader;
#[doc = "Field `TIM15F` writer - TIM15F"]
pub type TIM15F_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIM16F` reader - TIM16F"]
pub type TIM16F_R = crate::BitReader;
#[doc = "Field `TIM16F` writer - TIM16F"]
pub type TIM16F_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIM17F` reader - TIM17F"]
pub type TIM17F_R = crate::BitReader;
#[doc = "Field `TIM17F` writer - TIM17F"]
pub type TIM17F_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAI1F` reader - SAI1F"]
pub type SAI1F_R = crate::BitReader;
#[doc = "Field `SAI1F` writer - SAI1F"]
pub type SAI1F_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SAI2F` reader - SAI2F"]
pub type SAI2F_R = crate::BitReader;
#[doc = "Field `SAI2F` writer - SAI2F"]
pub type SAI2F_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DFSDM1F` reader - DFSDM1F"]
pub type DFSDM1F_R = crate::BitReader;
#[doc = "Field `DFSDM1F` writer - DFSDM1F"]
pub type DFSDM1F_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `CRCF` reader - CRCF"]
pub type CRCF_R = crate::BitReader;
#[doc = "Field `CRCF` writer - CRCF"]
pub type CRCF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TSCF` reader - TSCF"]
pub type TSCF_R = crate::BitReader;
#[doc = "Field `TSCF` writer - TSCF"]
pub type TSCF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ICACHEF` reader - ICACHEF"]
pub type ICACHEF_R = crate::BitReader;
#[doc = "Field `ICACHEF` writer - ICACHEF"]
pub type ICACHEF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ADCF` reader - ADCF"]
pub type ADCF_R = crate::BitReader;
#[doc = "Field `ADCF` writer - ADCF"]
pub type ADCF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AESF` reader - AESF"]
pub type AESF_R = crate::BitReader;
#[doc = "Field `AESF` writer - AESF"]
pub type AESF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HASHF` reader - HASHF"]
pub type HASHF_R = crate::BitReader;
#[doc = "Field `HASHF` writer - HASHF"]
pub type HASHF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RNGF` reader - RNGF"]
pub type RNGF_R = crate::BitReader;
#[doc = "Field `RNGF` writer - RNGF"]
pub type RNGF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PKAF` reader - PKAF"]
pub type PKAF_R = crate::BitReader;
#[doc = "Field `PKAF` writer - PKAF"]
pub type PKAF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SDMMC1F` reader - SDMMC1F"]
pub type SDMMC1F_R = crate::BitReader;
#[doc = "Field `SDMMC1F` writer - SDMMC1F"]
pub type SDMMC1F_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FMC_REGF` reader - FMC_REGF"]
pub type FMC_REGF_R = crate::BitReader;
#[doc = "Field `FMC_REGF` writer - FMC_REGF"]
pub type FMC_REGF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OCTOSPI1_REGF` reader - OCTOSPI1_REGF"]
pub type OCTOSPI1_REGF_R = crate::BitReader;
#[doc = "Field `OCTOSPI1_REGF` writer - OCTOSPI1_REGF"]
pub type OCTOSPI1_REGF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RTCF` reader - RTCF"]
pub type RTCF_R = crate::BitReader;
#[doc = "Field `RTCF` writer - RTCF"]
pub type RTCF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PWRF` reader - PWRF"]
pub type PWRF_R = crate::BitReader;
#[doc = "Field `PWRF` writer - PWRF"]
pub type PWRF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `SYSCFGF` reader - SYSCFGF"]
pub type SYSCFGF_R = crate::BitReader;
#[doc = "Field `SYSCFGF` writer - SYSCFGF"]
pub type SYSCFGF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA1F` reader - DMA1F"]
pub type DMA1F_R = crate::BitReader;
#[doc = "Field `DMA1F` writer - DMA1F"]
pub type DMA1F_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMA2F` reader - DMA2F"]
pub type DMA2F_R = crate::BitReader;
#[doc = "Field `DMA2F` writer - DMA2F"]
pub type DMA2F_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMAMUX1F` reader - DMAMUX1F"]
pub type DMAMUX1F_R = crate::BitReader;
#[doc = "Field `DMAMUX1F` writer - DMAMUX1F"]
pub type DMAMUX1F_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RCCF` reader - RCCF"]
pub type RCCF_R = crate::BitReader;
#[doc = "Field `RCCF` writer - RCCF"]
pub type RCCF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FLASHF` reader - FLASHF"]
pub type FLASHF_R = crate::BitReader;
#[doc = "Field `FLASHF` writer - FLASHF"]
pub type FLASHF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FLASH_REGF` reader - FLASH_REGF"]
pub type FLASH_REGF_R = crate::BitReader;
#[doc = "Field `FLASH_REGF` writer - FLASH_REGF"]
pub type FLASH_REGF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `EXTIF` reader - EXTIF"]
pub type EXTIF_R = crate::BitReader;
#[doc = "Field `EXTIF` writer - EXTIF"]
pub type EXTIF_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OTFDEC1F` reader - OTFDEC1F"]
pub type OTFDEC1F_R = crate::BitReader;
#[doc = "Field `OTFDEC1F` writer - OTFDEC1F"]
pub type OTFDEC1F_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - TIM8F"]
    #[inline(always)]
    pub fn tim8f(&self) -> TIM8F_R {
        TIM8F_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - USART1F"]
    #[inline(always)]
    pub fn usart1f(&self) -> USART1F_R {
        USART1F_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - TIM15F"]
    #[inline(always)]
    pub fn tim15f(&self) -> TIM15F_R {
        TIM15F_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - TIM16F"]
    #[inline(always)]
    pub fn tim16f(&self) -> TIM16F_R {
        TIM16F_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - TIM17F"]
    #[inline(always)]
    pub fn tim17f(&self) -> TIM17F_R {
        TIM17F_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - SAI1F"]
    #[inline(always)]
    pub fn sai1f(&self) -> SAI1F_R {
        SAI1F_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - SAI2F"]
    #[inline(always)]
    pub fn sai2f(&self) -> SAI2F_R {
        SAI2F_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - DFSDM1F"]
    #[inline(always)]
    pub fn dfsdm1f(&self) -> DFSDM1F_R {
        DFSDM1F_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - CRCF"]
    #[inline(always)]
    pub fn crcf(&self) -> CRCF_R {
        CRCF_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - TSCF"]
    #[inline(always)]
    pub fn tscf(&self) -> TSCF_R {
        TSCF_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - ICACHEF"]
    #[inline(always)]
    pub fn icachef(&self) -> ICACHEF_R {
        ICACHEF_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - ADCF"]
    #[inline(always)]
    pub fn adcf(&self) -> ADCF_R {
        ADCF_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - AESF"]
    #[inline(always)]
    pub fn aesf(&self) -> AESF_R {
        AESF_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - HASHF"]
    #[inline(always)]
    pub fn hashf(&self) -> HASHF_R {
        HASHF_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - RNGF"]
    #[inline(always)]
    pub fn rngf(&self) -> RNGF_R {
        RNGF_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - PKAF"]
    #[inline(always)]
    pub fn pkaf(&self) -> PKAF_R {
        PKAF_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - SDMMC1F"]
    #[inline(always)]
    pub fn sdmmc1f(&self) -> SDMMC1F_R {
        SDMMC1F_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - FMC_REGF"]
    #[inline(always)]
    pub fn fmc_regf(&self) -> FMC_REGF_R {
        FMC_REGF_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - OCTOSPI1_REGF"]
    #[inline(always)]
    pub fn octospi1_regf(&self) -> OCTOSPI1_REGF_R {
        OCTOSPI1_REGF_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - RTCF"]
    #[inline(always)]
    pub fn rtcf(&self) -> RTCF_R {
        RTCF_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - PWRF"]
    #[inline(always)]
    pub fn pwrf(&self) -> PWRF_R {
        PWRF_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - SYSCFGF"]
    #[inline(always)]
    pub fn syscfgf(&self) -> SYSCFGF_R {
        SYSCFGF_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - DMA1F"]
    #[inline(always)]
    pub fn dma1f(&self) -> DMA1F_R {
        DMA1F_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - DMA2F"]
    #[inline(always)]
    pub fn dma2f(&self) -> DMA2F_R {
        DMA2F_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - DMAMUX1F"]
    #[inline(always)]
    pub fn dmamux1f(&self) -> DMAMUX1F_R {
        DMAMUX1F_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - RCCF"]
    #[inline(always)]
    pub fn rccf(&self) -> RCCF_R {
        RCCF_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - FLASHF"]
    #[inline(always)]
    pub fn flashf(&self) -> FLASHF_R {
        FLASHF_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - FLASH_REGF"]
    #[inline(always)]
    pub fn flash_regf(&self) -> FLASH_REGF_R {
        FLASH_REGF_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - EXTIF"]
    #[inline(always)]
    pub fn extif(&self) -> EXTIF_R {
        EXTIF_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - OTFDEC1F"]
    #[inline(always)]
    pub fn otfdec1f(&self) -> OTFDEC1F_R {
        OTFDEC1F_R::new(((self.bits >> 29) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - TIM8F"]
    #[inline(always)]
    #[must_use]
    pub fn tim8f(&mut self) -> TIM8F_W<SR2rs> {
        TIM8F_W::new(self, 0)
    }
    #[doc = "Bit 1 - USART1F"]
    #[inline(always)]
    #[must_use]
    pub fn usart1f(&mut self) -> USART1F_W<SR2rs> {
        USART1F_W::new(self, 1)
    }
    #[doc = "Bit 2 - TIM15F"]
    #[inline(always)]
    #[must_use]
    pub fn tim15f(&mut self) -> TIM15F_W<SR2rs> {
        TIM15F_W::new(self, 2)
    }
    #[doc = "Bit 3 - TIM16F"]
    #[inline(always)]
    #[must_use]
    pub fn tim16f(&mut self) -> TIM16F_W<SR2rs> {
        TIM16F_W::new(self, 3)
    }
    #[doc = "Bit 4 - TIM17F"]
    #[inline(always)]
    #[must_use]
    pub fn tim17f(&mut self) -> TIM17F_W<SR2rs> {
        TIM17F_W::new(self, 4)
    }
    #[doc = "Bit 5 - SAI1F"]
    #[inline(always)]
    #[must_use]
    pub fn sai1f(&mut self) -> SAI1F_W<SR2rs> {
        SAI1F_W::new(self, 5)
    }
    #[doc = "Bit 6 - SAI2F"]
    #[inline(always)]
    #[must_use]
    pub fn sai2f(&mut self) -> SAI2F_W<SR2rs> {
        SAI2F_W::new(self, 6)
    }
    #[doc = "Bit 7 - DFSDM1F"]
    #[inline(always)]
    #[must_use]
    pub fn dfsdm1f(&mut self) -> DFSDM1F_W<SR2rs> {
        DFSDM1F_W::new(self, 7)
    }
    #[doc = "Bit 8 - CRCF"]
    #[inline(always)]
    #[must_use]
    pub fn crcf(&mut self) -> CRCF_W<SR2rs> {
        CRCF_W::new(self, 8)
    }
    #[doc = "Bit 9 - TSCF"]
    #[inline(always)]
    #[must_use]
    pub fn tscf(&mut self) -> TSCF_W<SR2rs> {
        TSCF_W::new(self, 9)
    }
    #[doc = "Bit 10 - ICACHEF"]
    #[inline(always)]
    #[must_use]
    pub fn icachef(&mut self) -> ICACHEF_W<SR2rs> {
        ICACHEF_W::new(self, 10)
    }
    #[doc = "Bit 11 - ADCF"]
    #[inline(always)]
    #[must_use]
    pub fn adcf(&mut self) -> ADCF_W<SR2rs> {
        ADCF_W::new(self, 11)
    }
    #[doc = "Bit 12 - AESF"]
    #[inline(always)]
    #[must_use]
    pub fn aesf(&mut self) -> AESF_W<SR2rs> {
        AESF_W::new(self, 12)
    }
    #[doc = "Bit 13 - HASHF"]
    #[inline(always)]
    #[must_use]
    pub fn hashf(&mut self) -> HASHF_W<SR2rs> {
        HASHF_W::new(self, 13)
    }
    #[doc = "Bit 14 - RNGF"]
    #[inline(always)]
    #[must_use]
    pub fn rngf(&mut self) -> RNGF_W<SR2rs> {
        RNGF_W::new(self, 14)
    }
    #[doc = "Bit 15 - PKAF"]
    #[inline(always)]
    #[must_use]
    pub fn pkaf(&mut self) -> PKAF_W<SR2rs> {
        PKAF_W::new(self, 15)
    }
    #[doc = "Bit 16 - SDMMC1F"]
    #[inline(always)]
    #[must_use]
    pub fn sdmmc1f(&mut self) -> SDMMC1F_W<SR2rs> {
        SDMMC1F_W::new(self, 16)
    }
    #[doc = "Bit 17 - FMC_REGF"]
    #[inline(always)]
    #[must_use]
    pub fn fmc_regf(&mut self) -> FMC_REGF_W<SR2rs> {
        FMC_REGF_W::new(self, 17)
    }
    #[doc = "Bit 18 - OCTOSPI1_REGF"]
    #[inline(always)]
    #[must_use]
    pub fn octospi1_regf(&mut self) -> OCTOSPI1_REGF_W<SR2rs> {
        OCTOSPI1_REGF_W::new(self, 18)
    }
    #[doc = "Bit 19 - RTCF"]
    #[inline(always)]
    #[must_use]
    pub fn rtcf(&mut self) -> RTCF_W<SR2rs> {
        RTCF_W::new(self, 19)
    }
    #[doc = "Bit 20 - PWRF"]
    #[inline(always)]
    #[must_use]
    pub fn pwrf(&mut self) -> PWRF_W<SR2rs> {
        PWRF_W::new(self, 20)
    }
    #[doc = "Bit 21 - SYSCFGF"]
    #[inline(always)]
    #[must_use]
    pub fn syscfgf(&mut self) -> SYSCFGF_W<SR2rs> {
        SYSCFGF_W::new(self, 21)
    }
    #[doc = "Bit 22 - DMA1F"]
    #[inline(always)]
    #[must_use]
    pub fn dma1f(&mut self) -> DMA1F_W<SR2rs> {
        DMA1F_W::new(self, 22)
    }
    #[doc = "Bit 23 - DMA2F"]
    #[inline(always)]
    #[must_use]
    pub fn dma2f(&mut self) -> DMA2F_W<SR2rs> {
        DMA2F_W::new(self, 23)
    }
    #[doc = "Bit 24 - DMAMUX1F"]
    #[inline(always)]
    #[must_use]
    pub fn dmamux1f(&mut self) -> DMAMUX1F_W<SR2rs> {
        DMAMUX1F_W::new(self, 24)
    }
    #[doc = "Bit 25 - RCCF"]
    #[inline(always)]
    #[must_use]
    pub fn rccf(&mut self) -> RCCF_W<SR2rs> {
        RCCF_W::new(self, 25)
    }
    #[doc = "Bit 26 - FLASHF"]
    #[inline(always)]
    #[must_use]
    pub fn flashf(&mut self) -> FLASHF_W<SR2rs> {
        FLASHF_W::new(self, 26)
    }
    #[doc = "Bit 27 - FLASH_REGF"]
    #[inline(always)]
    #[must_use]
    pub fn flash_regf(&mut self) -> FLASH_REGF_W<SR2rs> {
        FLASH_REGF_W::new(self, 27)
    }
    #[doc = "Bit 28 - EXTIF"]
    #[inline(always)]
    #[must_use]
    pub fn extif(&mut self) -> EXTIF_W<SR2rs> {
        EXTIF_W::new(self, 28)
    }
    #[doc = "Bit 29 - OTFDEC1F"]
    #[inline(always)]
    #[must_use]
    pub fn otfdec1f(&mut self) -> OTFDEC1F_W<SR2rs> {
        OTFDEC1F_W::new(self, 29)
    }
}
#[doc = "TZIC interrupt status register 2\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`sr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`sr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SR2rs;
impl crate::RegisterSpec for SR2rs {
    type Ux = u32;
}
#[doc = "`read()` method returns [`sr2::R`](R) reader structure"]
impl crate::Readable for SR2rs {}
#[doc = "`write(|w| ..)` method takes [`sr2::W`](W) writer structure"]
impl crate::Writable for SR2rs {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets SR2 to value 0"]
impl crate::Resettable for SR2rs {
    const RESET_VALUE: u32 = 0;
}
