# system info LPDDR2_example on 2021.03.04.16:08:11
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Cyclone V
GENERATION_ID,
#
#
# Files generated for LPDDR2_example on 2021.03.04.16:08:11
files:
filepath,kind,attributes,module,is_top
LPDDR2_example/LPDDR2_example.v,VERILOG,,LPDDR2_example,true
LPDDR2_example/submodules/LPDDR2_example_if0.v,VERILOG,,LPDDR2_example_if0,false
LPDDR2_example/submodules/altera_mem_if_single_clock_pll.sv,SYSTEM_VERILOG,,altera_mem_if_single_clock_pll,false
LPDDR2_example/submodules/LPDDR2_example_d0.v,VERILOG,,LPDDR2_example_d0,false
LPDDR2_example/submodules/LPDDR2_example_d0_mp1.v,VERILOG,,LPDDR2_example_d0_mp1,false
LPDDR2_example/submodules/LPDDR2_example_d0_mp2.v,VERILOG,,LPDDR2_example_d0_mp2,false
LPDDR2_example/submodules/LPDDR2_example_d0_mp3.v,VERILOG,,LPDDR2_example_d0_mp3,false
LPDDR2_example/submodules/LPDDR2_example_mm_interconnect_0.v,VERILOG,,LPDDR2_example_mm_interconnect_0,false
LPDDR2_example/submodules/LPDDR2_example_mm_interconnect_1.v,VERILOG,,LPDDR2_example_mm_interconnect_1,false
LPDDR2_example/submodules/LPDDR2_example_mm_interconnect_2.v,VERILOG,,LPDDR2_example_mm_interconnect_2,false
LPDDR2_example/submodules/LPDDR2_example_mm_interconnect_3.v,VERILOG,,LPDDR2_example_mm_interconnect_3,false
LPDDR2_example/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
LPDDR2_example/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
LPDDR2_example/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
LPDDR2_example/submodules/LPDDR2_example_if0_pll0.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_pll0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_clock_pair_generator.v,VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_acv_hard_addr_cmd_pads.v,VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_acv_hard_memphy.v,VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_acv_ldc.v,VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_acv_hard_io_pads.v,VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_generic_ddio.v,VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_reset.v,VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_reset_sync.v,VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_phy_csr.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_iss_probe.v,VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_altdqdqs.v,VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0.ppf,OTHER,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0.sdc,SDC,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_timing.tcl,OTHER,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_report_timing.tcl,OTHER,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_report_timing_core.tcl,OTHER,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_pin_map.tcl,OTHER,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_pin_assignments.tcl,OTHER,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_p0_parameters.tcl,OTHER,,LPDDR2_example_if0_p0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_software/sequencer.c,OTHER,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_software/sequencer.h,OTHER,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_software/sequencer_defines.h,OTHER,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_software/core_debug.h,OTHER,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_software/core_debug_defines.h,OTHER,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_software/core_debug.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_make_qsys_seq.tcl,OTHER,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0.v,VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/altera_avalon_mm_bridge.v,VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v,VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v,VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/altera_mem_if_sequencer_rst.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/altera_mem_if_simple_avalon_mm_bridge.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_irq_mapper.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0.v,VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_cmd_demux_003.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_router_010.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/sequencer_reg_file.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/sequencer_scc_acv_phase_decode.v,VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/sequencer_scc_acv_wrapper.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/sequencer_scc_mgr.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/sequencer_scc_reg_file.v,VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/sequencer_scc_siii_phase_decode.v,VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/sequencer_scc_siii_wrapper.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/sequencer_scc_sv_phase_decode.v,VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/sequencer_scc_sv_wrapper.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/sequencer_trk_mgr.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_AC_ROM.hex,HEX,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_inst_ROM.hex,HEX,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_s0_sequencer_mem.hex,HEX,,LPDDR2_example_if0_s0,false
LPDDR2_example/submodules/LPDDR2_example_if0_dmaster.v,VERILOG,,LPDDR2_example_if0_dmaster,false
LPDDR2_example/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv,SYSTEM_VERILOG,,altera_mem_if_hard_memory_controller_top_cyclonev,false
LPDDR2_example/submodules/altera_mem_if_oct_cyclonev.sv,SYSTEM_VERILOG,,altera_mem_if_oct_cyclonev,false
LPDDR2_example/submodules/altera_mem_if_dll_cyclonev.sv,SYSTEM_VERILOG,,altera_mem_if_dll_cyclonev,false
LPDDR2_example/submodules/altera_mem_if_simple_avalon_mm_bridge.sv,SYSTEM_VERILOG,,altera_mem_if_simple_avalon_mm_bridge,false
LPDDR2_example/submodules/LPDDR2_example_if0_mm_interconnect_1.v,VERILOG,,LPDDR2_example_if0_mm_interconnect_1,false
LPDDR2_example/submodules/driver_definitions.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/burst_boundary_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/lfsr.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/lfsr_wrapper.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/rand_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/rand_burstcount_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/rand_num_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/rand_seq_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/reset_sync.v,VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/scfifo_wrapper.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/seq_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/template_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/template_stage.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/driver_csr.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
LPDDR2_example/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
LPDDR2_example/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
LPDDR2_example/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
LPDDR2_example/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
LPDDR2_example/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
LPDDR2_example/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
LPDDR2_example/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
LPDDR2_example/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
LPDDR2_example/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
LPDDR2_example/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
LPDDR2_example/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
LPDDR2_example/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
LPDDR2_example/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
LPDDR2_example/submodules/LPDDR2_example_if0_dmaster_timing_adt.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_dmaster_timing_adt,false
LPDDR2_example/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
LPDDR2_example/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
LPDDR2_example/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
LPDDR2_example/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
LPDDR2_example/submodules/LPDDR2_example_if0_dmaster_b2p_adapter.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_dmaster_b2p_adapter,false
LPDDR2_example/submodules/LPDDR2_example_if0_dmaster_p2b_adapter.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_dmaster_p2b_adapter,false
LPDDR2_example/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
LPDDR2_example/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
LPDDR2_example/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
LPDDR2_example/submodules/LPDDR2_example_if0_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_mm_interconnect_1_router,false
LPDDR2_example/submodules/LPDDR2_example_if0_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_mm_interconnect_1_router_002,false
LPDDR2_example/submodules/LPDDR2_example_if0_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_mm_interconnect_1_cmd_demux,false
LPDDR2_example/submodules/LPDDR2_example_if0_mm_interconnect_1_cmd_demux_001.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_mm_interconnect_1_cmd_demux_001,false
LPDDR2_example/submodules/LPDDR2_example_if0_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_mm_interconnect_1_cmd_mux,false
LPDDR2_example/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_mm_interconnect_1_cmd_mux,false
LPDDR2_example/submodules/LPDDR2_example_if0_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_mm_interconnect_1_rsp_demux,false
LPDDR2_example/submodules/LPDDR2_example_if0_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_mm_interconnect_1_rsp_mux,false
LPDDR2_example/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_mm_interconnect_1_rsp_mux,false
LPDDR2_example/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
LPDDR2_example/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
LPDDR2_example/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
LPDDR2_example/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
LPDDR2_example/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
LPDDR2_example/submodules/LPDDR2_example_if0_mm_interconnect_1_avalon_st_adapter.v,VERILOG,,LPDDR2_example_if0_mm_interconnect_1_avalon_st_adapter,false
LPDDR2_example/submodules/LPDDR2_example_if0_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,LPDDR2_example_if0_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
LPDDR2_example.if0,LPDDR2_example_if0
LPDDR2_example.if0.pll0,LPDDR2_example_if0_pll0
LPDDR2_example.if0.p0,LPDDR2_example_if0_p0
LPDDR2_example.if0.s0,LPDDR2_example_if0_s0
LPDDR2_example.if0.dmaster,LPDDR2_example_if0_dmaster
LPDDR2_example.if0.dmaster.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
LPDDR2_example.if0.dmaster.timing_adt,LPDDR2_example_if0_dmaster_timing_adt
LPDDR2_example.if0.dmaster.fifo,altera_avalon_sc_fifo
LPDDR2_example.if0.dmaster.b2p,altera_avalon_st_bytes_to_packets
LPDDR2_example.if0.dmaster.p2b,altera_avalon_st_packets_to_bytes
LPDDR2_example.if0.dmaster.transacto,altera_avalon_packets_to_master
LPDDR2_example.if0.dmaster.b2p_adapter,LPDDR2_example_if0_dmaster_b2p_adapter
LPDDR2_example.if0.dmaster.p2b_adapter,LPDDR2_example_if0_dmaster_p2b_adapter
LPDDR2_example.if0.dmaster.rst_controller,altera_reset_controller
LPDDR2_example.if0.c0,altera_mem_if_hard_memory_controller_top_cyclonev
LPDDR2_example.if0.oct0,altera_mem_if_oct_cyclonev
LPDDR2_example.if0.dll0,altera_mem_if_dll_cyclonev
LPDDR2_example.if0.seq_bridge,altera_mem_if_simple_avalon_mm_bridge
LPDDR2_example.if0.mm_interconnect_1,LPDDR2_example_if0_mm_interconnect_1
LPDDR2_example.if0.mm_interconnect_1.dmaster_master_translator,altera_merlin_master_translator
LPDDR2_example.if0.mm_interconnect_1.seq_bridge_m0_translator,altera_merlin_master_translator
LPDDR2_example.if0.mm_interconnect_1.s0_seq_debug_translator,altera_merlin_slave_translator
LPDDR2_example.if0.mm_interconnect_1.dmaster_master_agent,altera_merlin_master_agent
LPDDR2_example.if0.mm_interconnect_1.seq_bridge_m0_agent,altera_merlin_master_agent
LPDDR2_example.if0.mm_interconnect_1.s0_seq_debug_agent,altera_merlin_slave_agent
LPDDR2_example.if0.mm_interconnect_1.s0_seq_debug_agent_rsp_fifo,altera_avalon_sc_fifo
LPDDR2_example.if0.mm_interconnect_1.s0_seq_debug_agent_rdata_fifo,altera_avalon_sc_fifo
LPDDR2_example.if0.mm_interconnect_1.router,LPDDR2_example_if0_mm_interconnect_1_router
LPDDR2_example.if0.mm_interconnect_1.router_001,LPDDR2_example_if0_mm_interconnect_1_router
LPDDR2_example.if0.mm_interconnect_1.router_002,LPDDR2_example_if0_mm_interconnect_1_router_002
LPDDR2_example.if0.mm_interconnect_1.cmd_demux,LPDDR2_example_if0_mm_interconnect_1_cmd_demux
LPDDR2_example.if0.mm_interconnect_1.cmd_demux_001,LPDDR2_example_if0_mm_interconnect_1_cmd_demux_001
LPDDR2_example.if0.mm_interconnect_1.cmd_mux,LPDDR2_example_if0_mm_interconnect_1_cmd_mux
LPDDR2_example.if0.mm_interconnect_1.rsp_demux,LPDDR2_example_if0_mm_interconnect_1_rsp_demux
LPDDR2_example.if0.mm_interconnect_1.rsp_mux,LPDDR2_example_if0_mm_interconnect_1_rsp_mux
LPDDR2_example.if0.mm_interconnect_1.rsp_mux_001,LPDDR2_example_if0_mm_interconnect_1_rsp_mux
LPDDR2_example.if0.mm_interconnect_1.crosser,altera_avalon_st_handshake_clock_crosser
LPDDR2_example.if0.mm_interconnect_1.crosser_001,altera_avalon_st_handshake_clock_crosser
LPDDR2_example.if0.mm_interconnect_1.avalon_st_adapter,LPDDR2_example_if0_mm_interconnect_1_avalon_st_adapter
LPDDR2_example.if0.mm_interconnect_1.avalon_st_adapter.error_adapter_0,LPDDR2_example_if0_mm_interconnect_1_avalon_st_adapter_error_adapter_0
LPDDR2_example.if0.rst_controller,altera_reset_controller
LPDDR2_example.pll0,altera_mem_if_single_clock_pll
LPDDR2_example.d0,LPDDR2_example_d0
LPDDR2_example.d0.traffic_generator_0,driver_avl_use_be_avl_use_burstbegin
LPDDR2_example.d0_mp1,LPDDR2_example_d0_mp1
LPDDR2_example.d0_mp1.traffic_generator_0,driver_avl_use_be_avl_use_burstbegin
LPDDR2_example.d0_mp2,LPDDR2_example_d0_mp2
LPDDR2_example.d0_mp2.traffic_generator_0,driver_avl_use_be_avl_use_burstbegin
LPDDR2_example.d0_mp3,LPDDR2_example_d0_mp3
LPDDR2_example.d0_mp3.traffic_generator_0,driver_avl_use_be_avl_use_burstbegin
LPDDR2_example.mm_interconnect_0,LPDDR2_example_mm_interconnect_0
LPDDR2_example.mm_interconnect_0.d0_avl_translator,altera_merlin_master_translator
LPDDR2_example.mm_interconnect_0.if0_avl_0_translator,altera_merlin_slave_translator
LPDDR2_example.mm_interconnect_1,LPDDR2_example_mm_interconnect_1
LPDDR2_example.mm_interconnect_1.d0_mp1_avl_translator,altera_merlin_master_translator
LPDDR2_example.mm_interconnect_1.if0_avl_1_translator,altera_merlin_slave_translator
LPDDR2_example.mm_interconnect_2,LPDDR2_example_mm_interconnect_2
LPDDR2_example.mm_interconnect_2.d0_mp2_avl_translator,altera_merlin_master_translator
LPDDR2_example.mm_interconnect_2.if0_avl_2_translator,altera_merlin_slave_translator
LPDDR2_example.mm_interconnect_3,LPDDR2_example_mm_interconnect_3
LPDDR2_example.mm_interconnect_3.d0_mp3_avl_translator,altera_merlin_master_translator
LPDDR2_example.mm_interconnect_3.if0_avl_3_translator,altera_merlin_slave_translator
LPDDR2_example.rst_controller,altera_reset_controller
LPDDR2_example.rst_controller_001,altera_reset_controller
LPDDR2_example.rst_controller_002,altera_reset_controller
LPDDR2_example.rst_controller_003,altera_reset_controller
LPDDR2_example.rst_controller_004,altera_reset_controller
LPDDR2_example.rst_controller_005,altera_reset_controller
LPDDR2_example.rst_controller_006,altera_reset_controller
LPDDR2_example.rst_controller_007,altera_reset_controller
LPDDR2_example.rst_controller_008,altera_reset_controller
LPDDR2_example.rst_controller_009,altera_reset_controller
LPDDR2_example.rst_controller_010,altera_reset_controller
LPDDR2_example.rst_controller_011,altera_reset_controller
LPDDR2_example.rst_controller_012,altera_reset_controller
LPDDR2_example.rst_controller_013,altera_reset_controller
LPDDR2_example.rst_controller_014,altera_reset_controller
LPDDR2_example.rst_controller_015,altera_reset_controller
LPDDR2_example.rst_controller_016,altera_reset_controller
