
f334_buckconv.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc44  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000710  0800cdd8  0800cdd8  0000ddd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d4e8  0800d4e8  0000f20c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d4e8  0800d4e8  0000e4e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d4f0  0800d4f0  0000f20c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d4f0  0800d4f0  0000e4f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d4f4  0800d4f4  0000e4f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000020c  20000000  0800d4f8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f20c  2**0
                  CONTENTS
 10 .bss          000004e4  2000020c  2000020c  0000f20c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200006f0  200006f0  0000f20c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f20c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017f97  00000000  00000000  0000f23c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d12  00000000  00000000  000271d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001498  00000000  00000000  00029ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001035  00000000  00000000  0002b380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023fc6  00000000  00000000  0002c3b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001891a  00000000  00000000  0005037b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1e70  00000000  00000000  00068c95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014ab05  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006e8c  00000000  00000000  0014ab48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  001519d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000020c 	.word	0x2000020c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cdbc 	.word	0x0800cdbc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000210 	.word	0x20000210
 80001cc:	0800cdbc 	.word	0x0800cdbc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <send_data_float>:
extern float target_current;
extern float target_voltage;

char usb_send_buff[128];

void send_data_float(const float* values, uint8_t count) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b0c4      	sub	sp, #272	@ 0x110
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000cfe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000d02:	6018      	str	r0, [r3, #0]
 8000d04:	460a      	mov	r2, r1
 8000d06:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d0a:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000d0e:	701a      	strb	r2, [r3, #0]
	if (count == 0 || values == NULL) return;
 8000d10:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d14:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	f000 80a0 	beq.w	8000e60 <send_data_float+0x16c>
 8000d20:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d24:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	f000 8098 	beq.w	8000e60 <send_data_float+0x16c>

	// Total frame: 2 byte header + 4*count float + 2 byte footer
	uint16_t total_size = 2 + count * 4 + 2;
 8000d30:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d34:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	b29b      	uxth	r3, r3
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
	uint8_t frame[256];

	if (total_size > sizeof(frame)) return;
 8000d44:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000d48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d4c:	f200 808a 	bhi.w	8000e64 <send_data_float+0x170>

	// Header: 0x55, 0xAA
	frame[0] = 0x55;
 8000d50:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d54:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000d58:	2255      	movs	r2, #85	@ 0x55
 8000d5a:	701a      	strb	r2, [r3, #0]
	frame[1] = 0xAA;
 8000d5c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000d64:	22aa      	movs	r2, #170	@ 0xaa
 8000d66:	705a      	strb	r2, [r3, #1]

	// Copy floats
	for (uint8_t i = 0; i < count; i++) {
 8000d68:	2300      	movs	r3, #0
 8000d6a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000d6e:	e04b      	b.n	8000e08 <send_data_float+0x114>
		union { float f; uint8_t b[4]; } u;
		u.f = values[i];
 8000d70:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000d7a:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8000d7e:	6812      	ldr	r2, [r2, #0]
 8000d80:	4413      	add	r3, r2
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000d8c:	601a      	str	r2, [r3, #0]
		frame[2 + i * 4 + 0] = u.b[0];
 8000d8e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	3302      	adds	r3, #2
 8000d96:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000d9a:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000d9e:	7811      	ldrb	r1, [r2, #0]
 8000da0:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000da4:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000da8:	54d1      	strb	r1, [r2, r3]
		frame[2 + i * 4 + 1] = u.b[1];
 8000daa:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	3303      	adds	r3, #3
 8000db2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000db6:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000dba:	7851      	ldrb	r1, [r2, #1]
 8000dbc:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000dc0:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000dc4:	54d1      	strb	r1, [r2, r3]
		frame[2 + i * 4 + 2] = u.b[2];
 8000dc6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000dca:	3301      	adds	r3, #1
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000dd2:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000dd6:	7891      	ldrb	r1, [r2, #2]
 8000dd8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000ddc:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000de0:	54d1      	strb	r1, [r2, r3]
		frame[2 + i * 4 + 3] = u.b[3];
 8000de2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	3305      	adds	r3, #5
 8000dea:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000dee:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000df2:	78d1      	ldrb	r1, [r2, #3]
 8000df4:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000df8:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000dfc:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < count; i++) {
 8000dfe:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000e02:	3301      	adds	r3, #1
 8000e04:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000e08:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e0c:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000e10:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	429a      	cmp	r2, r3
 8000e18:	d3aa      	bcc.n	8000d70 <send_data_float+0x7c>
	}

	// Footer: 0xAA, 0x55
	frame[2 + count * 4 + 0] = 0xAA;
 8000e1a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e1e:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	3302      	adds	r3, #2
 8000e28:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000e2c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000e30:	21aa      	movs	r1, #170	@ 0xaa
 8000e32:	54d1      	strb	r1, [r2, r3]
	frame[2 + count * 4 + 1] = 0x55;
 8000e34:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e38:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	3303      	adds	r3, #3
 8000e42:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000e46:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000e4a:	2155      	movs	r1, #85	@ 0x55
 8000e4c:	54d1      	strb	r1, [r2, r3]

	// Transmit
//	CDC_Transmit_FS(frame, total_size);
//	HAL_UART_Transmit_DMA(&huart1,frame,total_size);
	HAL_UART_Transmit(&huart1, frame, total_size, 2);
 8000e4e:	f8b7 210c 	ldrh.w	r2, [r7, #268]	@ 0x10c
 8000e52:	f107 010c 	add.w	r1, r7, #12
 8000e56:	2302      	movs	r3, #2
 8000e58:	4805      	ldr	r0, [pc, #20]	@ (8000e70 <send_data_float+0x17c>)
 8000e5a:	f006 fc61 	bl	8007720 <HAL_UART_Transmit>
 8000e5e:	e002      	b.n	8000e66 <send_data_float+0x172>
	if (count == 0 || values == NULL) return;
 8000e60:	bf00      	nop
 8000e62:	e000      	b.n	8000e66 <send_data_float+0x172>
	if (total_size > sizeof(frame)) return;
 8000e64:	bf00      	nop
}
 8000e66:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000420 	.word	0x20000420

08000e74 <change_legend>:

void change_legend(uint8_t index, const char *str) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b094      	sub	sp, #80	@ 0x50
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	6039      	str	r1, [r7, #0]
 8000e7e:	71fb      	strb	r3, [r7, #7]
	uint8_t frame[64];
	uint16_t total_size = 0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	frame[0] = 0x03;
 8000e86:	2303      	movs	r3, #3
 8000e88:	723b      	strb	r3, [r7, #8]
	frame[1] = index;
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	727b      	strb	r3, [r7, #9]

	size_t len = strlen(str);
 8000e8e:	6838      	ldr	r0, [r7, #0]
 8000e90:	f7ff f9ee 	bl	8000270 <strlen>
 8000e94:	64f8      	str	r0, [r7, #76]	@ 0x4c
	if (len > sizeof(frame) - 2) len = sizeof(frame) - 2;
 8000e96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e98:	2b3e      	cmp	r3, #62	@ 0x3e
 8000e9a:	d901      	bls.n	8000ea0 <change_legend+0x2c>
 8000e9c:	233e      	movs	r3, #62	@ 0x3e
 8000e9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	memcpy(&frame[2], str, len);
 8000ea0:	f107 0308 	add.w	r3, r7, #8
 8000ea4:	3302      	adds	r3, #2
 8000ea6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000ea8:	6839      	ldr	r1, [r7, #0]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f009 fabf 	bl	800a42e <memcpy>

	total_size = 2 + len;
 8000eb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	3302      	adds	r3, #2
 8000eb6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

//	CDC_Transmit_FS(frame, total_size);
//	HAL_UART_Transmit_DMA(&huart1,frame,total_size);
	HAL_UART_Transmit(&huart1, frame, total_size, 2);
 8000eba:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8000ebe:	f107 0108 	add.w	r1, r7, #8
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	4803      	ldr	r0, [pc, #12]	@ (8000ed4 <change_legend+0x60>)
 8000ec6:	f006 fc2b 	bl	8007720 <HAL_UART_Transmit>
}
 8000eca:	bf00      	nop
 8000ecc:	3750      	adds	r7, #80	@ 0x50
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000420 	.word	0x20000420

08000ed8 <change_title>:

void change_title(const char *str) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b094      	sub	sp, #80	@ 0x50
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
	uint8_t frame[64];
	uint16_t total_size = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	frame[0] = 0x04;
 8000ee6:	2304      	movs	r3, #4
 8000ee8:	723b      	strb	r3, [r7, #8]
	frame[1] = 0x00;
 8000eea:	2300      	movs	r3, #0
 8000eec:	727b      	strb	r3, [r7, #9]

	size_t len = strlen(str);
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f7ff f9be 	bl	8000270 <strlen>
 8000ef4:	64f8      	str	r0, [r7, #76]	@ 0x4c
	if (len > sizeof(frame) - 2) len = sizeof(frame) - 2;
 8000ef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ef8:	2b3e      	cmp	r3, #62	@ 0x3e
 8000efa:	d901      	bls.n	8000f00 <change_title+0x28>
 8000efc:	233e      	movs	r3, #62	@ 0x3e
 8000efe:	64fb      	str	r3, [r7, #76]	@ 0x4c
	memcpy(&frame[2], str, len);
 8000f00:	f107 0308 	add.w	r3, r7, #8
 8000f04:	3302      	adds	r3, #2
 8000f06:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000f08:	6879      	ldr	r1, [r7, #4]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f009 fa8f 	bl	800a42e <memcpy>

	total_size = 2 + len;
 8000f10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	3302      	adds	r3, #2
 8000f16:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

//	CDC_Transmit_FS(frame, total_size);
//	HAL_UART_Transmit_DMA(&huart1,frame,total_size);
	HAL_UART_Transmit(&huart1, frame, total_size, 2);
 8000f1a:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8000f1e:	f107 0108 	add.w	r1, r7, #8
 8000f22:	2302      	movs	r3, #2
 8000f24:	4803      	ldr	r0, [pc, #12]	@ (8000f34 <change_title+0x5c>)
 8000f26:	f006 fbfb 	bl	8007720 <HAL_UART_Transmit>
}
 8000f2a:	bf00      	nop
 8000f2c:	3750      	adds	r7, #80	@ 0x50
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000420 	.word	0x20000420

08000f38 <erase_graph>:

void erase_graph(void) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
	uint8_t frame[2];
	frame[0] = 0x02;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	713b      	strb	r3, [r7, #4]
	frame[1] = 0x00;
 8000f42:	2300      	movs	r3, #0
 8000f44:	717b      	strb	r3, [r7, #5]
//	CDC_Transmit_FS(frame, 2);
//	HAL_UART_Transmit_DMA(&huart1,frame,2);
	HAL_UART_Transmit(&huart1, frame, 2, 2);
 8000f46:	1d39      	adds	r1, r7, #4
 8000f48:	2302      	movs	r3, #2
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	4803      	ldr	r0, [pc, #12]	@ (8000f5c <erase_graph+0x24>)
 8000f4e:	f006 fbe7 	bl	8007720 <HAL_UART_Transmit>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000420 	.word	0x20000420

08000f60 <parse_float_value>:

/******************************************************************************************* */


int parse_float_value(const char *input, char separator, float *out_value) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b088      	sub	sp, #32
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	460b      	mov	r3, r1
 8000f6a:	607a      	str	r2, [r7, #4]
 8000f6c:	72fb      	strb	r3, [r7, #11]
    if (!input || !out_value) return 0;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d002      	beq.n	8000f7a <parse_float_value+0x1a>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d101      	bne.n	8000f7e <parse_float_value+0x1e>
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	e033      	b.n	8000fe6 <parse_float_value+0x86>

    // Cari posisi separator
    const char *sep_pos = strchr(input, separator);
 8000f7e:	7afb      	ldrb	r3, [r7, #11]
 8000f80:	4619      	mov	r1, r3
 8000f82:	68f8      	ldr	r0, [r7, #12]
 8000f84:	f009 f9a7 	bl	800a2d6 <strchr>
 8000f88:	61b8      	str	r0, [r7, #24]
    if (!sep_pos) return 0;
 8000f8a:	69bb      	ldr	r3, [r7, #24]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d101      	bne.n	8000f94 <parse_float_value+0x34>
 8000f90:	2300      	movs	r3, #0
 8000f92:	e028      	b.n	8000fe6 <parse_float_value+0x86>

    // Lompat ke karakter setelah separator
    const char *val_str = sep_pos + 1;
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	3301      	adds	r3, #1
 8000f98:	61fb      	str	r3, [r7, #28]

    // Lewati whitespace
    while (isspace((unsigned char)*val_str)) {
 8000f9a:	e002      	b.n	8000fa2 <parse_float_value+0x42>
        val_str++;
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	61fb      	str	r3, [r7, #28]
    while (isspace((unsigned char)*val_str)) {
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	4a11      	ldr	r2, [pc, #68]	@ (8000ff0 <parse_float_value+0x90>)
 8000faa:	4413      	add	r3, r2
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	f003 0308 	and.w	r3, r3, #8
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1f2      	bne.n	8000f9c <parse_float_value+0x3c>
    }

    // Cek apakah setelah spasi masih ada karakter valid
    if (*val_str == '\0') return 0;
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d101      	bne.n	8000fc2 <parse_float_value+0x62>
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	e011      	b.n	8000fe6 <parse_float_value+0x86>

    // Parsing float
    char *endptr;
    float value = strtof(val_str, &endptr);
 8000fc2:	f107 0310 	add.w	r3, r7, #16
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	69f8      	ldr	r0, [r7, #28]
 8000fca:	f008 fae1 	bl	8009590 <strtof>
 8000fce:	ed87 0a05 	vstr	s0, [r7, #20]

    if (val_str == endptr) {
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	69fa      	ldr	r2, [r7, #28]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d101      	bne.n	8000fde <parse_float_value+0x7e>
        // Tidak ada konversi yang terjadi
        return 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	e003      	b.n	8000fe6 <parse_float_value+0x86>
    }

    *out_value = value;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	697a      	ldr	r2, [r7, #20]
 8000fe2:	601a      	str	r2, [r3, #0]
    return 1;
 8000fe4:	2301      	movs	r3, #1
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3720      	adds	r7, #32
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	0800d2e8 	.word	0x0800d2e8

08000ff4 <parse_int_value>:

int parse_int_value(const char *input, char separator, int *out_value) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	72fb      	strb	r3, [r7, #11]
    if (!input || !out_value) return 0;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d002      	beq.n	800100e <parse_int_value+0x1a>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <parse_int_value+0x1e>
 800100e:	2300      	movs	r3, #0
 8001010:	e041      	b.n	8001096 <parse_int_value+0xa2>

    const char *sep_pos = strchr(input, separator);
 8001012:	7afb      	ldrb	r3, [r7, #11]
 8001014:	4619      	mov	r1, r3
 8001016:	68f8      	ldr	r0, [r7, #12]
 8001018:	f009 f95d 	bl	800a2d6 <strchr>
 800101c:	61b8      	str	r0, [r7, #24]
    if (!sep_pos) return 0;
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d101      	bne.n	8001028 <parse_int_value+0x34>
 8001024:	2300      	movs	r3, #0
 8001026:	e036      	b.n	8001096 <parse_int_value+0xa2>

    const char *val_str = sep_pos + 1;
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	3301      	adds	r3, #1
 800102c:	61fb      	str	r3, [r7, #28]

    while (isspace((unsigned char)*val_str)) {
 800102e:	e002      	b.n	8001036 <parse_int_value+0x42>
        val_str++;
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	3301      	adds	r3, #1
 8001034:	61fb      	str	r3, [r7, #28]
    while (isspace((unsigned char)*val_str)) {
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	3301      	adds	r3, #1
 800103c:	4a18      	ldr	r2, [pc, #96]	@ (80010a0 <parse_int_value+0xac>)
 800103e:	4413      	add	r3, r2
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	f003 0308 	and.w	r3, r3, #8
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1f2      	bne.n	8001030 <parse_int_value+0x3c>
    }

    if (*val_str == '\0') return 0;
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d101      	bne.n	8001056 <parse_int_value+0x62>
 8001052:	2300      	movs	r3, #0
 8001054:	e01f      	b.n	8001096 <parse_int_value+0xa2>

    char *endptr;
    long value = strtol(val_str, &endptr, 10);
 8001056:	f107 0310 	add.w	r3, r7, #16
 800105a:	220a      	movs	r2, #10
 800105c:	4619      	mov	r1, r3
 800105e:	69f8      	ldr	r0, [r7, #28]
 8001060:	f008 fb74 	bl	800974c <strtol>
 8001064:	6178      	str	r0, [r7, #20]

    // Validasi: endptr harus berada di akhir angka atau hanya whitespace
    while (isspace((unsigned char)*endptr)) {
 8001066:	e002      	b.n	800106e <parse_int_value+0x7a>
        endptr++;
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	3301      	adds	r3, #1
 800106c:	613b      	str	r3, [r7, #16]
    while (isspace((unsigned char)*endptr)) {
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	3301      	adds	r3, #1
 8001074:	4a0a      	ldr	r2, [pc, #40]	@ (80010a0 <parse_int_value+0xac>)
 8001076:	4413      	add	r3, r2
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	f003 0308 	and.w	r3, r3, #8
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1f2      	bne.n	8001068 <parse_int_value+0x74>
    }
    if (*endptr != '\0') return 0; // Ada karakter tidak valid setelah angka
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <parse_int_value+0x9a>
 800108a:	2300      	movs	r3, #0
 800108c:	e003      	b.n	8001096 <parse_int_value+0xa2>

    *out_value = (int)value;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	697a      	ldr	r2, [r7, #20]
 8001092:	601a      	str	r2, [r3, #0]
    return 1;
 8001094:	2301      	movs	r3, #1
}
 8001096:	4618      	mov	r0, r3
 8001098:	3720      	adds	r7, #32
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	0800d2e8 	.word	0x0800d2e8

080010a4 <get_pid_param>:


void get_pid_param(void) {
 80010a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80010a8:	b0ae      	sub	sp, #184	@ 0xb8
 80010aa:	af0a      	add	r7, sp, #40	@ 0x28
	char write_buffer[128];
	uint16_t len = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e

	switch (controller_mode) {
 80010b2:	4b42      	ldr	r3, [pc, #264]	@ (80011bc <get_pid_param+0x118>)
 80010b4:	881b      	ldrh	r3, [r3, #0]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d002      	beq.n	80010c0 <get_pid_param+0x1c>
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d03c      	beq.n	8001138 <get_pid_param+0x94>
 80010be:	e065      	b.n	800118c <get_pid_param+0xe8>
                                "Ki(Id):%f\n"
                                "Kp(Iq):%f\n"
                                "Ki(Iq):%f\n"
                                "Deadband:%f\n"
                                "Max output:%f\n",  
								pi_voltage.Kp,  pi_voltage.Ki,
 80010c0:	4b3f      	ldr	r3, [pc, #252]	@ (80011c0 <get_pid_param+0x11c>)
 80010c2:	681b      	ldr	r3, [r3, #0]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fa3f 	bl	8000548 <__aeabi_f2d>
 80010ca:	e9c7 0100 	strd	r0, r1, [r7]
								pi_voltage.Kp,  pi_voltage.Ki,
 80010ce:	4b3c      	ldr	r3, [pc, #240]	@ (80011c0 <get_pid_param+0x11c>)
 80010d0:	685b      	ldr	r3, [r3, #4]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fa38 	bl	8000548 <__aeabi_f2d>
 80010d8:	4604      	mov	r4, r0
 80010da:	460d      	mov	r5, r1
								pi_voltage.Kp, pi_voltage.Ki,
 80010dc:	4b38      	ldr	r3, [pc, #224]	@ (80011c0 <get_pid_param+0x11c>)
 80010de:	681b      	ldr	r3, [r3, #0]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff fa31 	bl	8000548 <__aeabi_f2d>
 80010e6:	4680      	mov	r8, r0
 80010e8:	4689      	mov	r9, r1
								pi_voltage.Kp, pi_voltage.Ki,
 80010ea:	4b35      	ldr	r3, [pc, #212]	@ (80011c0 <get_pid_param+0x11c>)
 80010ec:	685b      	ldr	r3, [r3, #4]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fa2a 	bl	8000548 <__aeabi_f2d>
 80010f4:	4682      	mov	sl, r0
 80010f6:	468b      	mov	fp, r1
                                0.0f, pi_voltage.out_max);
 80010f8:	4b31      	ldr	r3, [pc, #196]	@ (80011c0 <get_pid_param+0x11c>)
 80010fa:	691b      	ldr	r3, [r3, #16]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff fa23 	bl	8000548 <__aeabi_f2d>
 8001102:	4602      	mov	r2, r0
 8001104:	460b      	mov	r3, r1
 8001106:	f107 000c 	add.w	r0, r7, #12
 800110a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800110e:	f04f 0200 	mov.w	r2, #0
 8001112:	f04f 0300 	mov.w	r3, #0
 8001116:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800111a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800111e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001122:	e9cd 4500 	strd	r4, r5, [sp]
 8001126:	e9d7 2300 	ldrd	r2, r3, [r7]
 800112a:	4926      	ldr	r1, [pc, #152]	@ (80011c4 <get_pid_param+0x120>)
 800112c:	f009 f866 	bl	800a1fc <siprintf>
 8001130:	4603      	mov	r3, r0
 8001132:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
		break;
 8001136:	e033      	b.n	80011a0 <get_pid_param+0xfc>
		len = sprintf(write_buffer, "Speed Control param:\n"
                                "Kp:%f\n"
                                "Ki:%f\n"
                                "Deadband:%f\n"
                                "Max output:%f\n",
								pi_current.Kp, pi_current.Ki, 0.0f, pi_current.out_max);
 8001138:	4b23      	ldr	r3, [pc, #140]	@ (80011c8 <get_pid_param+0x124>)
 800113a:	681b      	ldr	r3, [r3, #0]
		len = sprintf(write_buffer, "Speed Control param:\n"
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff fa03 	bl	8000548 <__aeabi_f2d>
 8001142:	4680      	mov	r8, r0
 8001144:	4689      	mov	r9, r1
								pi_current.Kp, pi_current.Ki, 0.0f, pi_current.out_max);
 8001146:	4b20      	ldr	r3, [pc, #128]	@ (80011c8 <get_pid_param+0x124>)
 8001148:	685b      	ldr	r3, [r3, #4]
		len = sprintf(write_buffer, "Speed Control param:\n"
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff f9fc 	bl	8000548 <__aeabi_f2d>
 8001150:	4604      	mov	r4, r0
 8001152:	460d      	mov	r5, r1
								pi_current.Kp, pi_current.Ki, 0.0f, pi_current.out_max);
 8001154:	4b1c      	ldr	r3, [pc, #112]	@ (80011c8 <get_pid_param+0x124>)
 8001156:	691b      	ldr	r3, [r3, #16]
		len = sprintf(write_buffer, "Speed Control param:\n"
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff f9f5 	bl	8000548 <__aeabi_f2d>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	f107 000c 	add.w	r0, r7, #12
 8001166:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	f04f 0300 	mov.w	r3, #0
 8001172:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001176:	e9cd 4500 	strd	r4, r5, [sp]
 800117a:	4642      	mov	r2, r8
 800117c:	464b      	mov	r3, r9
 800117e:	4913      	ldr	r1, [pc, #76]	@ (80011cc <get_pid_param+0x128>)
 8001180:	f009 f83c 	bl	800a1fc <siprintf>
 8001184:	4603      	mov	r3, r0
 8001186:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
		break;
 800118a:	e009      	b.n	80011a0 <get_pid_param+0xfc>
	default:
		len = sprintf(write_buffer, "Wrong Mode\n");
 800118c:	f107 030c 	add.w	r3, r7, #12
 8001190:	490f      	ldr	r1, [pc, #60]	@ (80011d0 <get_pid_param+0x12c>)
 8001192:	4618      	mov	r0, r3
 8001194:	f009 f832 	bl	800a1fc <siprintf>
 8001198:	4603      	mov	r3, r0
 800119a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
		break;
 800119e:	bf00      	nop
	}
//	CDC_Transmit_FS((uint8_t*)write_buffer, len);
//	HAL_UART_Transmit_DMA(&huart1,(uint8_t*)write_buffer, len);
	HAL_UART_Transmit(&huart1, (uint8_t*)write_buffer , len, 2);
 80011a0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80011a4:	f107 010c 	add.w	r1, r7, #12
 80011a8:	2302      	movs	r3, #2
 80011aa:	480a      	ldr	r0, [pc, #40]	@ (80011d4 <get_pid_param+0x130>)
 80011ac:	f006 fab8 	bl	8007720 <HAL_UART_Transmit>
}
 80011b0:	bf00      	nop
 80011b2:	3790      	adds	r7, #144	@ 0x90
 80011b4:	46bd      	mov	sp, r7
 80011b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80011ba:	bf00      	nop
 80011bc:	2000053a 	.word	0x2000053a
 80011c0:	20000024 	.word	0x20000024
 80011c4:	0800cdd8 	.word	0x0800cdd8
 80011c8:	20000010 	.word	0x20000010
 80011cc:	0800ce34 	.word	0x0800ce34
 80011d0:	0800ce70 	.word	0x0800ce70
 80011d4:	20000420 	.word	0x20000420

080011d8 <print_mode>:

void print_mode(CONTROL_MODE mode) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b094      	sub	sp, #80	@ 0x50
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
	char write_buffer[64];
	uint16_t len = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	switch (mode) {
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d01a      	beq.n	8001224 <print_mode+0x4c>
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	dc22      	bgt.n	8001238 <print_mode+0x60>
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d002      	beq.n	80011fc <print_mode+0x24>
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d00a      	beq.n	8001210 <print_mode+0x38>
 80011fa:	e01d      	b.n	8001238 <print_mode+0x60>
	case VOLTAGE_CONTROL_MODE:
		len = sprintf(write_buffer, "Control Mode[0]: Voltage Control\n");
 80011fc:	f107 030c 	add.w	r3, r7, #12
 8001200:	4918      	ldr	r1, [pc, #96]	@ (8001264 <print_mode+0x8c>)
 8001202:	4618      	mov	r0, r3
 8001204:	f008 fffa 	bl	800a1fc <siprintf>
 8001208:	4603      	mov	r3, r0
 800120a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 800120e:	e01d      	b.n	800124c <print_mode+0x74>
	case CURRENT_CONTROL_MODE:
		len = sprintf(write_buffer, "Control Mode[1]: Current Control\n");
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	4914      	ldr	r1, [pc, #80]	@ (8001268 <print_mode+0x90>)
 8001216:	4618      	mov	r0, r3
 8001218:	f008 fff0 	bl	800a1fc <siprintf>
 800121c:	4603      	mov	r3, r0
 800121e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 8001222:	e013      	b.n	800124c <print_mode+0x74>
	case CAL_SENSOR:
		len = sprintf(write_buffer, "Control Mode[3]: Calibration\n");
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	4910      	ldr	r1, [pc, #64]	@ (800126c <print_mode+0x94>)
 800122a:	4618      	mov	r0, r3
 800122c:	f008 ffe6 	bl	800a1fc <siprintf>
 8001230:	4603      	mov	r3, r0
 8001232:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 8001236:	e009      	b.n	800124c <print_mode+0x74>

	default:
		len = sprintf(write_buffer, "Wrong Mode\n");
 8001238:	f107 030c 	add.w	r3, r7, #12
 800123c:	490c      	ldr	r1, [pc, #48]	@ (8001270 <print_mode+0x98>)
 800123e:	4618      	mov	r0, r3
 8001240:	f008 ffdc 	bl	800a1fc <siprintf>
 8001244:	4603      	mov	r3, r0
 8001246:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 800124a:	bf00      	nop
	}
//	CDC_Transmit_FS((uint8_t*)write_buffer, len);
//	HAL_UART_Transmit_DMA(&huart1,(uint8_t*)write_buffer, len);
	HAL_UART_Transmit(&huart1, (uint8_t*)write_buffer , len, 10);
 800124c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001250:	f107 010c 	add.w	r1, r7, #12
 8001254:	230a      	movs	r3, #10
 8001256:	4807      	ldr	r0, [pc, #28]	@ (8001274 <print_mode+0x9c>)
 8001258:	f006 fa62 	bl	8007720 <HAL_UART_Transmit>
}
 800125c:	bf00      	nop
 800125e:	3750      	adds	r7, #80	@ 0x50
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	0800ce7c 	.word	0x0800ce7c
 8001268:	0800cea0 	.word	0x0800cea0
 800126c:	0800cec4 	.word	0x0800cec4
 8001270:	0800ce70 	.word	0x0800ce70
 8001274:	20000420 	.word	0x20000420

08001278 <parse_command>:
uint8_t check_cmd[64] = {0};
void parse_command(char *cmd) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b08c      	sub	sp, #48	@ 0x30
 800127c:	af02      	add	r7, sp, #8
 800127e:	6078      	str	r0, [r7, #4]
	_Bool set_pid_detected = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
//	strncpy((char*)check_cmd, cmd, sizeof(check_cmd) - 1);
//	check_cmd[sizeof(check_cmd) - 1] = '\0';

	if (strstr(cmd, "cal")) {
 8001286:	49a7      	ldr	r1, [pc, #668]	@ (8001524 <parse_command+0x2ac>)
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f009 f843 	bl	800a314 <strstr>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d00b      	beq.n	80012ac <parse_command+0x34>
    usb_print("start callibration\r\n");
 8001294:	4aa4      	ldr	r2, [pc, #656]	@ (8001528 <parse_command+0x2b0>)
 8001296:	2180      	movs	r1, #128	@ 0x80
 8001298:	48a4      	ldr	r0, [pc, #656]	@ (800152c <parse_command+0x2b4>)
 800129a:	f008 ff79 	bl	800a190 <sniprintf>
 800129e:	230a      	movs	r3, #10
 80012a0:	227f      	movs	r2, #127	@ 0x7f
 80012a2:	49a2      	ldr	r1, [pc, #648]	@ (800152c <parse_command+0x2b4>)
 80012a4:	48a2      	ldr	r0, [pc, #648]	@ (8001530 <parse_command+0x2b8>)
 80012a6:	f006 fa3b 	bl	8007720 <HAL_UART_Transmit>
 80012aa:	e18d      	b.n	80015c8 <parse_command+0x350>
//    hfoc.control_mode = CALIBRATION_MODE;
//    calibration_flag = 1;
	}
	else if (strstr(cmd, "test")) {
 80012ac:	49a1      	ldr	r1, [pc, #644]	@ (8001534 <parse_command+0x2bc>)
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f009 f830 	bl	800a314 <strstr>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d00b      	beq.n	80012d2 <parse_command+0x5a>
		usb_print("start test pulse response\r\n");
 80012ba:	4a9f      	ldr	r2, [pc, #636]	@ (8001538 <parse_command+0x2c0>)
 80012bc:	2180      	movs	r1, #128	@ 0x80
 80012be:	489b      	ldr	r0, [pc, #620]	@ (800152c <parse_command+0x2b4>)
 80012c0:	f008 ff66 	bl	800a190 <sniprintf>
 80012c4:	230a      	movs	r3, #10
 80012c6:	227f      	movs	r2, #127	@ 0x7f
 80012c8:	4998      	ldr	r1, [pc, #608]	@ (800152c <parse_command+0x2b4>)
 80012ca:	4899      	ldr	r0, [pc, #612]	@ (8001530 <parse_command+0x2b8>)
 80012cc:	f006 fa28 	bl	8007720 <HAL_UART_Transmit>
 80012d0:	e17a      	b.n	80015c8 <parse_command+0x350>
//    	hfoc.control_mode = TEST_MODE;
//    	test_bw_flag = 1;
	}
	else if (strstr(cmd, "get_bandwidth")) {
 80012d2:	499a      	ldr	r1, [pc, #616]	@ (800153c <parse_command+0x2c4>)
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f009 f81d 	bl	800a314 <strstr>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d011      	beq.n	8001304 <parse_command+0x8c>
		usb_print("Current Bandwidth:%.2f\r\n", 0.0f);
 80012e0:	f04f 0200 	mov.w	r2, #0
 80012e4:	f04f 0300 	mov.w	r3, #0
 80012e8:	e9cd 2300 	strd	r2, r3, [sp]
 80012ec:	4a94      	ldr	r2, [pc, #592]	@ (8001540 <parse_command+0x2c8>)
 80012ee:	2180      	movs	r1, #128	@ 0x80
 80012f0:	488e      	ldr	r0, [pc, #568]	@ (800152c <parse_command+0x2b4>)
 80012f2:	f008 ff4d 	bl	800a190 <sniprintf>
 80012f6:	230a      	movs	r3, #10
 80012f8:	227f      	movs	r2, #127	@ 0x7f
 80012fa:	498c      	ldr	r1, [pc, #560]	@ (800152c <parse_command+0x2b4>)
 80012fc:	488c      	ldr	r0, [pc, #560]	@ (8001530 <parse_command+0x2b8>)
 80012fe:	f006 fa0f 	bl	8007720 <HAL_UART_Transmit>
 8001302:	e161      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "set_bandwidth")) {
 8001304:	498f      	ldr	r1, [pc, #572]	@ (8001544 <parse_command+0x2cc>)
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f009 f804 	bl	800a314 <strstr>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d01a      	beq.n	8001348 <parse_command+0xd0>
		float bandwidth;
		parse_float_value(cmd, '=', &bandwidth);
 8001312:	f107 0320 	add.w	r3, r7, #32
 8001316:	461a      	mov	r2, r3
 8001318:	213d      	movs	r1, #61	@ 0x3d
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff fe20 	bl	8000f60 <parse_float_value>
//   	hfoc.id_ctrl.kp = m_config.id_kp;
//    	hfoc.id_ctrl.ki = m_config.id_ki;
//    	hfoc.iq_ctrl.kp = m_config.iq_kp;
//    	hfoc.iq_ctrl.ki = m_config.iq_ki;

		usb_print("New Bandwidth:%.2f\r\n", bandwidth);
 8001320:	6a3b      	ldr	r3, [r7, #32]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff f910 	bl	8000548 <__aeabi_f2d>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	e9cd 2300 	strd	r2, r3, [sp]
 8001330:	4a85      	ldr	r2, [pc, #532]	@ (8001548 <parse_command+0x2d0>)
 8001332:	2180      	movs	r1, #128	@ 0x80
 8001334:	487d      	ldr	r0, [pc, #500]	@ (800152c <parse_command+0x2b4>)
 8001336:	f008 ff2b 	bl	800a190 <sniprintf>
 800133a:	230a      	movs	r3, #10
 800133c:	227f      	movs	r2, #127	@ 0x7f
 800133e:	497b      	ldr	r1, [pc, #492]	@ (800152c <parse_command+0x2b4>)
 8001340:	487b      	ldr	r0, [pc, #492]	@ (8001530 <parse_command+0x2b8>)
 8001342:	f006 f9ed 	bl	8007720 <HAL_UART_Transmit>
 8001346:	e13f      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "sp")) {
 8001348:	4980      	ldr	r1, [pc, #512]	@ (800154c <parse_command+0x2d4>)
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f008 ffe2 	bl	800a314 <strstr>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d005      	beq.n	8001362 <parse_command+0xea>
		parse_float_value(cmd, '=', &sp_input);
 8001356:	4a7e      	ldr	r2, [pc, #504]	@ (8001550 <parse_command+0x2d8>)
 8001358:	213d      	movs	r1, #61	@ 0x3d
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff fe00 	bl	8000f60 <parse_float_value>
 8001360:	e132      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "kp")) {
 8001362:	497c      	ldr	r1, [pc, #496]	@ (8001554 <parse_command+0x2dc>)
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f008 ffd5 	bl	800a314 <strstr>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d019      	beq.n	80013a4 <parse_command+0x12c>
		float kp;
		parse_float_value(cmd, '=', &kp);
 8001370:	f107 031c 	add.w	r3, r7, #28
 8001374:	461a      	mov	r2, r3
 8001376:	213d      	movs	r1, #61	@ 0x3d
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff fdf1 	bl	8000f60 <parse_float_value>

		switch (controller_mode) {
 800137e:	4b76      	ldr	r3, [pc, #472]	@ (8001558 <parse_command+0x2e0>)
 8001380:	881b      	ldrh	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d002      	beq.n	800138c <parse_command+0x114>
 8001386:	2b01      	cmp	r3, #1
 8001388:	d004      	beq.n	8001394 <parse_command+0x11c>
			pi_current.Kp = kp;

			break;

		default:
			break;
 800138a:	e007      	b.n	800139c <parse_command+0x124>
			pi_voltage.Kp = kp;
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	4a73      	ldr	r2, [pc, #460]	@ (800155c <parse_command+0x2e4>)
 8001390:	6013      	str	r3, [r2, #0]
			break;
 8001392:	e003      	b.n	800139c <parse_command+0x124>
			pi_current.Kp = kp;
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	4a72      	ldr	r2, [pc, #456]	@ (8001560 <parse_command+0x2e8>)
 8001398:	6013      	str	r3, [r2, #0]
			break;
 800139a:	bf00      	nop
		}
		set_pid_detected = 1;
 800139c:	2301      	movs	r3, #1
 800139e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013a2:	e111      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "ki")) {
 80013a4:	496f      	ldr	r1, [pc, #444]	@ (8001564 <parse_command+0x2ec>)
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f008 ffb4 	bl	800a314 <strstr>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d019      	beq.n	80013e6 <parse_command+0x16e>
		float ki;
		parse_float_value(cmd, '=', &ki);
 80013b2:	f107 0318 	add.w	r3, r7, #24
 80013b6:	461a      	mov	r2, r3
 80013b8:	213d      	movs	r1, #61	@ 0x3d
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f7ff fdd0 	bl	8000f60 <parse_float_value>
    
		switch (controller_mode) {
 80013c0:	4b65      	ldr	r3, [pc, #404]	@ (8001558 <parse_command+0x2e0>)
 80013c2:	881b      	ldrh	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d002      	beq.n	80013ce <parse_command+0x156>
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d004      	beq.n	80013d6 <parse_command+0x15e>
		case CURRENT_CONTROL_MODE:
			pi_current.Ki = ki;
			break;

		default:
			break;
 80013cc:	e007      	b.n	80013de <parse_command+0x166>
			pi_voltage.Ki = ki;
 80013ce:	69bb      	ldr	r3, [r7, #24]
 80013d0:	4a62      	ldr	r2, [pc, #392]	@ (800155c <parse_command+0x2e4>)
 80013d2:	6053      	str	r3, [r2, #4]
			break;
 80013d4:	e003      	b.n	80013de <parse_command+0x166>
			pi_current.Ki = ki;
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	4a61      	ldr	r2, [pc, #388]	@ (8001560 <parse_command+0x2e8>)
 80013da:	6053      	str	r3, [r2, #4]
			break;
 80013dc:	bf00      	nop
		}
		set_pid_detected = 1;
 80013de:	2301      	movs	r3, #1
 80013e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013e4:	e0f0      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "kd")) {
 80013e6:	4960      	ldr	r1, [pc, #384]	@ (8001568 <parse_command+0x2f0>)
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f008 ff93 	bl	800a314 <strstr>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d00b      	beq.n	800140c <parse_command+0x194>
		float kd;
		parse_float_value(cmd, '=', &kd);
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	461a      	mov	r2, r3
 80013fa:	213d      	movs	r1, #61	@ 0x3d
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f7ff fdaf 	bl	8000f60 <parse_float_value>
    
		switch (controller_mode) {

		default:
			break;
 8001402:	bf00      	nop
		}
		set_pid_detected = 1;
 8001404:	2301      	movs	r3, #1
 8001406:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800140a:	e0dd      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "deadband")) {
 800140c:	4957      	ldr	r1, [pc, #348]	@ (800156c <parse_command+0x2f4>)
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f008 ff80 	bl	800a314 <strstr>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d014      	beq.n	8001444 <parse_command+0x1cc>
		float db;
		parse_float_value(cmd, '=', &db);
 800141a:	f107 0310 	add.w	r3, r7, #16
 800141e:	461a      	mov	r2, r3
 8001420:	213d      	movs	r1, #61	@ 0x3d
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff fd9c 	bl	8000f60 <parse_float_value>
    
		switch (controller_mode) {
 8001428:	4b4b      	ldr	r3, [pc, #300]	@ (8001558 <parse_command+0x2e0>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d002      	beq.n	8001436 <parse_command+0x1be>
 8001430:	2b01      	cmp	r3, #1
 8001432:	d002      	beq.n	800143a <parse_command+0x1c2>
//        	hfoc.speed_ctrl.e_deadband = db;
//        	m_config.speed_e_deadband = db;
			break;

		default:
			break;
 8001434:	e002      	b.n	800143c <parse_command+0x1c4>
			break;
 8001436:	bf00      	nop
 8001438:	e000      	b.n	800143c <parse_command+0x1c4>
			break;
 800143a:	bf00      	nop
		}
		set_pid_detected = 1;
 800143c:	2301      	movs	r3, #1
 800143e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001442:	e0c1      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "max")) {
 8001444:	494a      	ldr	r1, [pc, #296]	@ (8001570 <parse_command+0x2f8>)
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f008 ff64 	bl	800a314 <strstr>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d019      	beq.n	8001486 <parse_command+0x20e>
		float max;
		parse_float_value(cmd, '=', &max);
 8001452:	f107 030c 	add.w	r3, r7, #12
 8001456:	461a      	mov	r2, r3
 8001458:	213d      	movs	r1, #61	@ 0x3d
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff fd80 	bl	8000f60 <parse_float_value>
    
		switch (controller_mode) {
 8001460:	4b3d      	ldr	r3, [pc, #244]	@ (8001558 <parse_command+0x2e0>)
 8001462:	881b      	ldrh	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d002      	beq.n	800146e <parse_command+0x1f6>
 8001468:	2b01      	cmp	r3, #1
 800146a:	d004      	beq.n	8001476 <parse_command+0x1fe>
		case CURRENT_CONTROL_MODE:
			pi_current.out_max = max;
			break;

		default:
			break;
 800146c:	e007      	b.n	800147e <parse_command+0x206>
			pi_voltage.out_max = max;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	4a3a      	ldr	r2, [pc, #232]	@ (800155c <parse_command+0x2e4>)
 8001472:	6113      	str	r3, [r2, #16]
			break;
 8001474:	e003      	b.n	800147e <parse_command+0x206>
			pi_current.out_max = max;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	4a39      	ldr	r2, [pc, #228]	@ (8001560 <parse_command+0x2e8>)
 800147a:	6113      	str	r3, [r2, #16]
			break;
 800147c:	bf00      	nop
		}
		set_pid_detected = 1;
 800147e:	2301      	movs	r3, #1
 8001480:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001484:	e0a0      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "mode") != NULL) {
 8001486:	493b      	ldr	r1, [pc, #236]	@ (8001574 <parse_command+0x2fc>)
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f008 ff43 	bl	800a314 <strstr>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d021      	beq.n	80014d8 <parse_command+0x260>
		CONTROL_MODE mode = VOLTAGE_CONTROL_MODE;
 8001494:	2300      	movs	r3, #0
 8001496:	72fb      	strb	r3, [r7, #11]

		parse_int_value(cmd, '=', (int*)&mode);
 8001498:	f107 030b 	add.w	r3, r7, #11
 800149c:	461a      	mov	r2, r3
 800149e:	213d      	movs	r1, #61	@ 0x3d
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f7ff fda7 	bl	8000ff4 <parse_int_value>
		print_mode(mode);
 80014a6:	7afb      	ldrb	r3, [r7, #11]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff fe95 	bl	80011d8 <print_mode>

		if (mode <= UNKNOW_CONTROL_MODE) {
 80014ae:	7afb      	ldrb	r3, [r7, #11]
 80014b0:	2b03      	cmp	r3, #3
 80014b2:	f200 8089 	bhi.w	80015c8 <parse_command+0x350>
    	controller_mode = mode;
 80014b6:	7afb      	ldrb	r3, [r7, #11]
 80014b8:	461a      	mov	r2, r3
 80014ba:	4b27      	ldr	r3, [pc, #156]	@ (8001558 <parse_command+0x2e0>)
 80014bc:	801a      	strh	r2, [r3, #0]
    	sp_input = 0;
 80014be:	4b24      	ldr	r3, [pc, #144]	@ (8001550 <parse_command+0x2d8>)
 80014c0:	f04f 0200 	mov.w	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
    	target_current = 0;
 80014c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001578 <parse_command+0x300>)
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
    	target_voltage = 0;
 80014ce:	4b2b      	ldr	r3, [pc, #172]	@ (800157c <parse_command+0x304>)
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	e077      	b.n	80015c8 <parse_command+0x350>
//	else if (strstr(cmd, "ratio") != NULL) {
//		float ratio;
//		parse_float_value(cmd, '=', &ratio);
////    	hfoc.gear_ratio = ratio;
//	}
	else if (strstr(cmd, "set_zero") != NULL) {
 80014d8:	4929      	ldr	r1, [pc, #164]	@ (8001580 <parse_command+0x308>)
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f008 ff1a 	bl	800a314 <strstr>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d00b      	beq.n	80014fe <parse_command+0x286>
		usb_print("success set zero offset\r\n");
 80014e6:	4a27      	ldr	r2, [pc, #156]	@ (8001584 <parse_command+0x30c>)
 80014e8:	2180      	movs	r1, #128	@ 0x80
 80014ea:	4810      	ldr	r0, [pc, #64]	@ (800152c <parse_command+0x2b4>)
 80014ec:	f008 fe50 	bl	800a190 <sniprintf>
 80014f0:	230a      	movs	r3, #10
 80014f2:	227f      	movs	r2, #127	@ 0x7f
 80014f4:	490d      	ldr	r1, [pc, #52]	@ (800152c <parse_command+0x2b4>)
 80014f6:	480e      	ldr	r0, [pc, #56]	@ (8001530 <parse_command+0x2b8>)
 80014f8:	f006 f912 	bl	8007720 <HAL_UART_Transmit>
 80014fc:	e064      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "save") != NULL) {
 80014fe:	4922      	ldr	r1, [pc, #136]	@ (8001588 <parse_command+0x310>)
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f008 ff07 	bl	800a314 <strstr>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d041      	beq.n	8001590 <parse_command+0x318>
//    	flash_save_config(&m_config);
		usb_print("success save configuration\r\n");
 800150c:	4a1f      	ldr	r2, [pc, #124]	@ (800158c <parse_command+0x314>)
 800150e:	2180      	movs	r1, #128	@ 0x80
 8001510:	4806      	ldr	r0, [pc, #24]	@ (800152c <parse_command+0x2b4>)
 8001512:	f008 fe3d 	bl	800a190 <sniprintf>
 8001516:	230a      	movs	r3, #10
 8001518:	227f      	movs	r2, #127	@ 0x7f
 800151a:	4904      	ldr	r1, [pc, #16]	@ (800152c <parse_command+0x2b4>)
 800151c:	4804      	ldr	r0, [pc, #16]	@ (8001530 <parse_command+0x2b8>)
 800151e:	f006 f8ff 	bl	8007720 <HAL_UART_Transmit>
 8001522:	e051      	b.n	80015c8 <parse_command+0x350>
 8001524:	0800cee4 	.word	0x0800cee4
 8001528:	0800cee8 	.word	0x0800cee8
 800152c:	20000228 	.word	0x20000228
 8001530:	20000420 	.word	0x20000420
 8001534:	0800cf00 	.word	0x0800cf00
 8001538:	0800cf08 	.word	0x0800cf08
 800153c:	0800cf24 	.word	0x0800cf24
 8001540:	0800cf34 	.word	0x0800cf34
 8001544:	0800cf50 	.word	0x0800cf50
 8001548:	0800cf60 	.word	0x0800cf60
 800154c:	0800cf78 	.word	0x0800cf78
 8001550:	20000554 	.word	0x20000554
 8001554:	0800cf7c 	.word	0x0800cf7c
 8001558:	2000053a 	.word	0x2000053a
 800155c:	20000024 	.word	0x20000024
 8001560:	20000010 	.word	0x20000010
 8001564:	0800cf80 	.word	0x0800cf80
 8001568:	0800cf84 	.word	0x0800cf84
 800156c:	0800cf88 	.word	0x0800cf88
 8001570:	0800cf94 	.word	0x0800cf94
 8001574:	0800cf98 	.word	0x0800cf98
 8001578:	2000054c 	.word	0x2000054c
 800157c:	20000550 	.word	0x20000550
 8001580:	0800cfa0 	.word	0x0800cfa0
 8001584:	0800cfac 	.word	0x0800cfac
 8001588:	0800cfc8 	.word	0x0800cfc8
 800158c:	0800cfd0 	.word	0x0800cfd0
	}
	else if (strstr(cmd, "set_default") != NULL) {
 8001590:	4912      	ldr	r1, [pc, #72]	@ (80015dc <parse_command+0x364>)
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f008 febe 	bl	800a314 <strstr>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d00b      	beq.n	80015b6 <parse_command+0x33e>
//    	flash_default_config(&m_config);
		usb_print("success reset configuration\r\n");
 800159e:	4a10      	ldr	r2, [pc, #64]	@ (80015e0 <parse_command+0x368>)
 80015a0:	2180      	movs	r1, #128	@ 0x80
 80015a2:	4810      	ldr	r0, [pc, #64]	@ (80015e4 <parse_command+0x36c>)
 80015a4:	f008 fdf4 	bl	800a190 <sniprintf>
 80015a8:	230a      	movs	r3, #10
 80015aa:	227f      	movs	r2, #127	@ 0x7f
 80015ac:	490d      	ldr	r1, [pc, #52]	@ (80015e4 <parse_command+0x36c>)
 80015ae:	480e      	ldr	r0, [pc, #56]	@ (80015e8 <parse_command+0x370>)
 80015b0:	f006 f8b6 	bl	8007720 <HAL_UART_Transmit>
 80015b4:	e008      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "get_param") != NULL) {
 80015b6:	490d      	ldr	r1, [pc, #52]	@ (80015ec <parse_command+0x374>)
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f008 feab 	bl	800a314 <strstr>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <parse_command+0x350>
		get_pid_param();
 80015c4:	f7ff fd6e 	bl	80010a4 <get_pid_param>
	}

	if (set_pid_detected) {
 80015c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <parse_command+0x35c>
		get_pid_param();
 80015d0:	f7ff fd68 	bl	80010a4 <get_pid_param>
	}
}
 80015d4:	bf00      	nop
 80015d6:	3728      	adds	r7, #40	@ 0x28
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	0800cff0 	.word	0x0800cff0
 80015e0:	0800cffc 	.word	0x0800cffc
 80015e4:	20000228 	.word	0x20000228
 80015e8:	20000420 	.word	0x20000420
 80015ec:	0800d01c 	.word	0x0800d01c

080015f0 <update_pi>:
PI_Controller pi_voltage = {0.1f, 40.0f, 0.0005f, 0.0f, 4.5f};

uint8_t uart_rx_buf[64];
uint16_t uart_rx_buf_size = 0;

float update_pi(PI_Controller *pi, float error) {
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	ed87 0a00 	vstr	s0, [r7]

    float p_term = pi->Kp * error;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	edd3 7a00 	vldr	s15, [r3]
 8001602:	ed97 7a00 	vldr	s14, [r7]
 8001606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800160a:	edc7 7a02 	vstr	s15, [r7, #8]
    pi->integral += pi->Ki * pi->Ts * error;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	ed93 7a03 	vldr	s14, [r3, #12]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	edd3 6a01 	vldr	s13, [r3, #4]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001620:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001624:	edd7 7a00 	vldr	s15, [r7]
 8001628:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800162c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	edc3 7a03 	vstr	s15, [r3, #12]
    if (pi->integral > pi->out_max) pi->integral = pi->out_max;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	ed93 7a03 	vldr	s14, [r3, #12]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001642:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164a:	dd04      	ble.n	8001656 <update_pi+0x66>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691a      	ldr	r2, [r3, #16]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	60da      	str	r2, [r3, #12]
 8001654:	e014      	b.n	8001680 <update_pi+0x90>
    else if (pi->integral < -pi->out_max) pi->integral = -pi->out_max;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	ed93 7a03 	vldr	s14, [r3, #12]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001662:	eef1 7a67 	vneg.f32	s15, s15
 8001666:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800166a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166e:	d507      	bpl.n	8001680 <update_pi+0x90>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	edd3 7a04 	vldr	s15, [r3, #16]
 8001676:	eef1 7a67 	vneg.f32	s15, s15
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	edc3 7a03 	vstr	s15, [r3, #12]
    float output = p_term + pi->integral;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	edd3 7a03 	vldr	s15, [r3, #12]
 8001686:	ed97 7a02 	vldr	s14, [r7, #8]
 800168a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800168e:	edc7 7a03 	vstr	s15, [r7, #12]
    if (output > pi->out_max) output = pi->out_max;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	edd3 7a04 	vldr	s15, [r3, #16]
 8001698:	ed97 7a03 	vldr	s14, [r7, #12]
 800169c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a4:	dd03      	ble.n	80016ae <update_pi+0xbe>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	691b      	ldr	r3, [r3, #16]
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	e012      	b.n	80016d4 <update_pi+0xe4>
    else if (output < -pi->out_max) output = -pi->out_max;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	edd3 7a04 	vldr	s15, [r3, #16]
 80016b4:	eef1 7a67 	vneg.f32	s15, s15
 80016b8:	ed97 7a03 	vldr	s14, [r7, #12]
 80016bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c4:	d506      	bpl.n	80016d4 <update_pi+0xe4>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	edd3 7a04 	vldr	s15, [r3, #16]
 80016cc:	eef1 7a67 	vneg.f32	s15, s15
 80016d0:	edc7 7a03 	vstr	s15, [r7, #12]

    return output;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	ee07 3a90 	vmov	s15, r3
}
 80016da:	eeb0 0a67 	vmov.f32	s0, s15
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	460b      	mov	r3, r1
 80016f2:	807b      	strh	r3, [r7, #2]


	uart_rx_buf_size = Size;
 80016f4:	4a0e      	ldr	r2, [pc, #56]	@ (8001730 <HAL_UARTEx_RxEventCallback+0x48>)
 80016f6:	887b      	ldrh	r3, [r7, #2]
 80016f8:	8013      	strh	r3, [r2, #0]
	parse_command((char*)uart_rx_buf);
 80016fa:	480e      	ldr	r0, [pc, #56]	@ (8001734 <HAL_UARTEx_RxEventCallback+0x4c>)
 80016fc:	f7ff fdbc 	bl	8001278 <parse_command>
	memset(uart_rx_buf, 0, sizeof(uart_rx_buf));
 8001700:	2240      	movs	r2, #64	@ 0x40
 8001702:	2100      	movs	r1, #0
 8001704:	480b      	ldr	r0, [pc, #44]	@ (8001734 <HAL_UARTEx_RxEventCallback+0x4c>)
 8001706:	f008 fdde 	bl	800a2c6 <memset>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_rx_buf, 64);
 800170a:	2240      	movs	r2, #64	@ 0x40
 800170c:	4909      	ldr	r1, [pc, #36]	@ (8001734 <HAL_UARTEx_RxEventCallback+0x4c>)
 800170e:	480a      	ldr	r0, [pc, #40]	@ (8001738 <HAL_UARTEx_RxEventCallback+0x50>)
 8001710:	f007 f8e7 	bl	80088e2 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8001714:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <HAL_UARTEx_RxEventCallback+0x50>)
 8001716:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <HAL_UARTEx_RxEventCallback+0x50>)
 800171e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f022 0204 	bic.w	r2, r2, #4
 8001726:	601a      	str	r2, [r3, #0]
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000598 	.word	0x20000598
 8001734:	20000558 	.word	0x20000558
 8001738:	20000420 	.word	0x20000420

0800173c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
    if(huart->ErrorCode & HAL_UART_ERROR_ORE) {
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800174a:	f003 0308 	and.w	r3, r3, #8
 800174e:	2b00      	cmp	r3, #0
 8001750:	d003      	beq.n	800175a <HAL_UART_ErrorCallback+0x1e>
        //  Overrun Error - 
        __HAL_UART_CLEAR_OREFLAG(huart); //  Flag 
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2208      	movs	r2, #8
 8001758:	621a      	str	r2, [r3, #32]
    }
    //  Error 
    HAL_UARTEx_ReceiveToIdle_DMA(huart, uart_rx_buf, 64);
 800175a:	2240      	movs	r2, #64	@ 0x40
 800175c:	4903      	ldr	r1, [pc, #12]	@ (800176c <HAL_UART_ErrorCallback+0x30>)
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f007 f8bf 	bl	80088e2 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8001764:	bf00      	nop
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	20000558 	.word	0x20000558

08001770 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1){
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a40      	ldr	r2, [pc, #256]	@ (8001880 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d176      	bne.n	8001870 <HAL_TIM_PeriodElapsedCallback+0x100>

        switch (controller_mode){
 8001782:	4b40      	ldr	r3, [pc, #256]	@ (8001884 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d002      	beq.n	8001790 <HAL_TIM_PeriodElapsedCallback+0x20>
 800178a:	2b01      	cmp	r3, #1
 800178c:	d05d      	beq.n	800184a <HAL_TIM_PeriodElapsedCallback+0xda>
        case CURRENT_CONTROL_MODE :
        	if (sp_input > 0.25f)sp_input = 0.25f;
        	target_current = sp_input;
        	break;
	    default:
	        break;
 800178e:	e06f      	b.n	8001870 <HAL_TIM_PeriodElapsedCallback+0x100>
        	if (sp_input > 28.0)sp_input = 28.0f;
 8001790:	4b3d      	ldr	r3, [pc, #244]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001792:	edd3 7a00 	vldr	s15, [r3]
 8001796:	eeb3 7a0c 	vmov.f32	s14, #60	@ 0x41e00000  28.0
 800179a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800179e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a2:	dd02      	ble.n	80017aa <HAL_TIM_PeriodElapsedCallback+0x3a>
 80017a4:	4b38      	ldr	r3, [pc, #224]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80017a6:	4a39      	ldr	r2, [pc, #228]	@ (800188c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80017a8:	601a      	str	r2, [r3, #0]
        	if (sp_input > target_voltage){
 80017aa:	4b37      	ldr	r3, [pc, #220]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80017ac:	ed93 7a00 	vldr	s14, [r3]
 80017b0:	4b37      	ldr	r3, [pc, #220]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80017b2:	edd3 7a00 	vldr	s15, [r3]
 80017b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017be:	dd13      	ble.n	80017e8 <HAL_TIM_PeriodElapsedCallback+0x78>
        		target_voltage = target_voltage + 0.01;
 80017c0:	4b33      	ldr	r3, [pc, #204]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe febf 	bl	8000548 <__aeabi_f2d>
 80017ca:	a32b      	add	r3, pc, #172	@ (adr r3, 8001878 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80017cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d0:	f7fe fd5c 	bl	800028c <__adddf3>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	4610      	mov	r0, r2
 80017da:	4619      	mov	r1, r3
 80017dc:	f7ff fa04 	bl	8000be8 <__aeabi_d2f>
 80017e0:	4603      	mov	r3, r0
 80017e2:	4a2b      	ldr	r2, [pc, #172]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80017e4:	6013      	str	r3, [r2, #0]
 80017e6:	e01d      	b.n	8001824 <HAL_TIM_PeriodElapsedCallback+0xb4>
        	else if (sp_input < target_voltage){
 80017e8:	4b27      	ldr	r3, [pc, #156]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80017ea:	ed93 7a00 	vldr	s14, [r3]
 80017ee:	4b28      	ldr	r3, [pc, #160]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80017f0:	edd3 7a00 	vldr	s15, [r3]
 80017f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fc:	d512      	bpl.n	8001824 <HAL_TIM_PeriodElapsedCallback+0xb4>
        		target_voltage = target_voltage - 0.01;
 80017fe:	4b24      	ldr	r3, [pc, #144]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fea0 	bl	8000548 <__aeabi_f2d>
 8001808:	a31b      	add	r3, pc, #108	@ (adr r3, 8001878 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800180a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180e:	f7fe fd3b 	bl	8000288 <__aeabi_dsub>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	4610      	mov	r0, r2
 8001818:	4619      	mov	r1, r3
 800181a:	f7ff f9e5 	bl	8000be8 <__aeabi_d2f>
 800181e:	4603      	mov	r3, r0
 8001820:	4a1b      	ldr	r2, [pc, #108]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001822:	6013      	str	r3, [r2, #0]
        	target_current = update_pi(&pi_voltage,target_voltage - v_out);
 8001824:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001826:	ed93 7a00 	vldr	s14, [r3]
 800182a:	4b1a      	ldr	r3, [pc, #104]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800182c:	edd3 7a00 	vldr	s15, [r3]
 8001830:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001834:	eeb0 0a67 	vmov.f32	s0, s15
 8001838:	4817      	ldr	r0, [pc, #92]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800183a:	f7ff fed9 	bl	80015f0 <update_pi>
 800183e:	eef0 7a40 	vmov.f32	s15, s0
 8001842:	4b16      	ldr	r3, [pc, #88]	@ (800189c <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001844:	edc3 7a00 	vstr	s15, [r3]
        	break;
 8001848:	e012      	b.n	8001870 <HAL_TIM_PeriodElapsedCallback+0x100>
        	if (sp_input > 0.25f)sp_input = 0.25f;
 800184a:	4b0f      	ldr	r3, [pc, #60]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800184c:	edd3 7a00 	vldr	s15, [r3]
 8001850:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8001854:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185c:	dd03      	ble.n	8001866 <HAL_TIM_PeriodElapsedCallback+0xf6>
 800185e:	4b0a      	ldr	r3, [pc, #40]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001860:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 8001864:	601a      	str	r2, [r3, #0]
        	target_current = sp_input;
 8001866:	4b08      	ldr	r3, [pc, #32]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a0c      	ldr	r2, [pc, #48]	@ (800189c <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800186c:	6013      	str	r3, [r2, #0]
        	break;
 800186e:	bf00      	nop
        }

	}

}
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	47ae147b 	.word	0x47ae147b
 800187c:	3f847ae1 	.word	0x3f847ae1
 8001880:	40012c00 	.word	0x40012c00
 8001884:	2000053a 	.word	0x2000053a
 8001888:	20000554 	.word	0x20000554
 800188c:	41e00000 	.word	0x41e00000
 8001890:	20000550 	.word	0x20000550
 8001894:	20000544 	.word	0x20000544
 8001898:	20000024 	.word	0x20000024
 800189c:	2000054c 	.word	0x2000054c

080018a0 <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc){
 80018a0:	b5b0      	push	{r4, r5, r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]

	adc_adj = hadc1.Instance->JDR1; //  Injected Data Register 1 
 80018a8:	4b4f      	ldr	r3, [pc, #316]	@ (80019e8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018b0:	b29a      	uxth	r2, r3
 80018b2:	4b4e      	ldr	r3, [pc, #312]	@ (80019ec <HAL_ADCEx_InjectedConvCpltCallback+0x14c>)
 80018b4:	801a      	strh	r2, [r3, #0]
	adc_vin = hadc1.Instance->JDR2;
 80018b6:	4b4c      	ldr	r3, [pc, #304]	@ (80019e8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80018be:	b29a      	uxth	r2, r3
 80018c0:	4b4b      	ldr	r3, [pc, #300]	@ (80019f0 <HAL_ADCEx_InjectedConvCpltCallback+0x150>)
 80018c2:	801a      	strh	r2, [r3, #0]
	adc_io  = hadc1.Instance->JDR3;
 80018c4:	4b48      	ldr	r3, [pc, #288]	@ (80019e8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	4b49      	ldr	r3, [pc, #292]	@ (80019f4 <HAL_ADCEx_InjectedConvCpltCallback+0x154>)
 80018d0:	801a      	strh	r2, [r3, #0]
	adc_vo  = hadc1.Instance->JDR4;
 80018d2:	4b45      	ldr	r3, [pc, #276]	@ (80019e8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018da:	b29a      	uxth	r2, r3
 80018dc:	4b46      	ldr	r3, [pc, #280]	@ (80019f8 <HAL_ADCEx_InjectedConvCpltCallback+0x158>)
 80018de:	801a      	strh	r2, [r3, #0]

	v_in = adc_vin*VIN_ADC_FACTOR;
 80018e0:	4b43      	ldr	r3, [pc, #268]	@ (80019f0 <HAL_ADCEx_InjectedConvCpltCallback+0x150>)
 80018e2:	881b      	ldrh	r3, [r3, #0]
 80018e4:	ee07 3a90 	vmov	s15, r3
 80018e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018ec:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80019fc <HAL_ADCEx_InjectedConvCpltCallback+0x15c>
 80018f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018f4:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8001a00 <HAL_ADCEx_InjectedConvCpltCallback+0x160>
 80018f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018fc:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001a04 <HAL_ADCEx_InjectedConvCpltCallback+0x164>
 8001900:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001904:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8001a08 <HAL_ADCEx_InjectedConvCpltCallback+0x168>
 8001908:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800190c:	4b3f      	ldr	r3, [pc, #252]	@ (8001a0c <HAL_ADCEx_InjectedConvCpltCallback+0x16c>)
 800190e:	edc3 7a00 	vstr	s15, [r3]
	v_out = adc_vo*VOUT_ADC_FACTOR;
 8001912:	4b39      	ldr	r3, [pc, #228]	@ (80019f8 <HAL_ADCEx_InjectedConvCpltCallback+0x158>)
 8001914:	881b      	ldrh	r3, [r3, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f7fe fe04 	bl	8000524 <__aeabi_i2d>
 800191c:	a32e      	add	r3, pc, #184	@ (adr r3, 80019d8 <HAL_ADCEx_InjectedConvCpltCallback+0x138>)
 800191e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001922:	f7fe fe69 	bl	80005f8 <__aeabi_dmul>
 8001926:	4602      	mov	r2, r0
 8001928:	460b      	mov	r3, r1
 800192a:	4610      	mov	r0, r2
 800192c:	4619      	mov	r1, r3
 800192e:	f7ff f95b 	bl	8000be8 <__aeabi_d2f>
 8001932:	4603      	mov	r3, r0
 8001934:	4a36      	ldr	r2, [pc, #216]	@ (8001a10 <HAL_ADCEx_InjectedConvCpltCallback+0x170>)
 8001936:	6013      	str	r3, [r2, #0]
	i_out = adc_io*IOUT_ADC_FACTOR - i_out_offset;
 8001938:	4b2e      	ldr	r3, [pc, #184]	@ (80019f4 <HAL_ADCEx_InjectedConvCpltCallback+0x154>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	4618      	mov	r0, r3
 800193e:	f7fe fdf1 	bl	8000524 <__aeabi_i2d>
 8001942:	a327      	add	r3, pc, #156	@ (adr r3, 80019e0 <HAL_ADCEx_InjectedConvCpltCallback+0x140>)
 8001944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001948:	f7fe fe56 	bl	80005f8 <__aeabi_dmul>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	4614      	mov	r4, r2
 8001952:	461d      	mov	r5, r3
 8001954:	4b2f      	ldr	r3, [pc, #188]	@ (8001a14 <HAL_ADCEx_InjectedConvCpltCallback+0x174>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4618      	mov	r0, r3
 800195a:	f7fe fdf5 	bl	8000548 <__aeabi_f2d>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4620      	mov	r0, r4
 8001964:	4629      	mov	r1, r5
 8001966:	f7fe fc8f 	bl	8000288 <__aeabi_dsub>
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	4610      	mov	r0, r2
 8001970:	4619      	mov	r1, r3
 8001972:	f7ff f939 	bl	8000be8 <__aeabi_d2f>
 8001976:	4603      	mov	r3, r0
 8001978:	4a27      	ldr	r2, [pc, #156]	@ (8001a18 <HAL_ADCEx_InjectedConvCpltCallback+0x178>)
 800197a:	6013      	str	r3, [r2, #0]

	float pid_output = update_pi(&pi_current, target_current - i_out);
 800197c:	4b27      	ldr	r3, [pc, #156]	@ (8001a1c <HAL_ADCEx_InjectedConvCpltCallback+0x17c>)
 800197e:	ed93 7a00 	vldr	s14, [r3]
 8001982:	4b25      	ldr	r3, [pc, #148]	@ (8001a18 <HAL_ADCEx_InjectedConvCpltCallback+0x178>)
 8001984:	edd3 7a00 	vldr	s15, [r3]
 8001988:	ee77 7a67 	vsub.f32	s15, s14, s15
 800198c:	eeb0 0a67 	vmov.f32	s0, s15
 8001990:	4823      	ldr	r0, [pc, #140]	@ (8001a20 <HAL_ADCEx_InjectedConvCpltCallback+0x180>)
 8001992:	f7ff fe2d 	bl	80015f0 <update_pi>
 8001996:	ed87 0a03 	vstr	s0, [r7, #12]
	if (pid_output < 0.0f) pid_output = 0.0f;
 800199a:	edd7 7a03 	vldr	s15, [r7, #12]
 800199e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a6:	d502      	bpl.n	80019ae <HAL_ADCEx_InjectedConvCpltCallback+0x10e>
 80019a8:	f04f 0300 	mov.w	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
	new_duty_cycle_value = (uint32_t)pid_output;
 80019ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80019b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019b6:	ee17 2a90 	vmov	r2, s15
 80019ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001a24 <HAL_ADCEx_InjectedConvCpltCallback+0x184>)
 80019bc:	601a      	str	r2, [r3, #0]


	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, new_duty_cycle_value);
 80019be:	4b1a      	ldr	r3, [pc, #104]	@ (8001a28 <HAL_ADCEx_InjectedConvCpltCallback+0x188>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a18      	ldr	r2, [pc, #96]	@ (8001a24 <HAL_ADCEx_InjectedConvCpltCallback+0x184>)
 80019c4:	6812      	ldr	r2, [r2, #0]
 80019c6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

}
 80019ca:	bf00      	nop
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bdb0      	pop	{r4, r5, r7, pc}
 80019d2:	bf00      	nop
 80019d4:	f3af 8000 	nop.w
 80019d8:	002bfb00 	.word	0x002bfb00
 80019dc:	3f878000 	.word	0x3f878000
 80019e0:	f920c80a 	.word	0xf920c80a
 80019e4:	3f63ffff 	.word	0x3f63ffff
 80019e8:	200002a8 	.word	0x200002a8
 80019ec:	20000530 	.word	0x20000530
 80019f0:	20000532 	.word	0x20000532
 80019f4:	20000536 	.word	0x20000536
 80019f8:	20000534 	.word	0x20000534
 80019fc:	40533333 	.word	0x40533333
 8001a00:	45800000 	.word	0x45800000
 8001a04:	47447c00 	.word	0x47447c00
 8001a08:	454e4000 	.word	0x454e4000
 8001a0c:	20000540 	.word	0x20000540
 8001a10:	20000544 	.word	0x20000544
 8001a14:	2000000c 	.word	0x2000000c
 8001a18:	20000548 	.word	0x20000548
 8001a1c:	2000054c 	.word	0x2000054c
 8001a20:	20000010 	.word	0x20000010
 8001a24:	20000000 	.word	0x20000000
 8001a28:	200002f8 	.word	0x200002f8

08001a2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b092      	sub	sp, #72	@ 0x48
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a32:	f000 ff4b 	bl	80028cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a36:	f000 f943 	bl	8001cc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a3a:	f000 fc19 	bl	8002270 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a3e:	f000 fbf1 	bl	8002224 <MX_DMA_Init>
  MX_HRTIM1_Init();
 8001a42:	f000 fa41 	bl	8001ec8 <MX_HRTIM1_Init>
  MX_TIM1_Init();
 8001a46:	f000 fb69 	bl	800211c <MX_TIM1_Init>
  MX_ADC1_Init();
 8001a4a:	f000 f99d 	bl	8001d88 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001a4e:	f000 fbb9 	bl	80021c4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */


  if (HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2)!= HAL_OK)
 8001a52:	2103      	movs	r1, #3
 8001a54:	4886      	ldr	r0, [pc, #536]	@ (8001c70 <main+0x244>)
 8001a56:	f003 fac8 	bl	8004fea <HAL_HRTIM_WaveformOutputStart>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <main+0x38>
  {
    Error_Handler();
 8001a60:	f000 fc44 	bl	80022ec <Error_Handler>
  }

  if (HAL_HRTIM_WaveformCountStart(&hhrtim1, HRTIM_TIMERID_TIMER_A)!= HAL_OK)
 8001a64:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8001a68:	4881      	ldr	r0, [pc, #516]	@ (8001c70 <main+0x244>)
 8001a6a:	f003 faeb 	bl	8005044 <HAL_HRTIM_WaveformCountStart>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <main+0x4c>
  {
    Error_Handler();
 8001a74:	f000 fc3a 	bl	80022ec <Error_Handler>
  }

  HAL_TIM_Base_Start_IT(&htim1);
 8001a78:	487e      	ldr	r0, [pc, #504]	@ (8001c74 <main+0x248>)
 8001a7a:	f005 fa09 	bl	8006e90 <HAL_TIM_Base_Start_IT>

  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_rx_buf, 64);
 8001a7e:	2240      	movs	r2, #64	@ 0x40
 8001a80:	497d      	ldr	r1, [pc, #500]	@ (8001c78 <main+0x24c>)
 8001a82:	487e      	ldr	r0, [pc, #504]	@ (8001c7c <main+0x250>)
 8001a84:	f006 ff2d 	bl	80088e2 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8001a88:	4b7c      	ldr	r3, [pc, #496]	@ (8001c7c <main+0x250>)
 8001a8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b7a      	ldr	r3, [pc, #488]	@ (8001c7c <main+0x250>)
 8001a92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f022 0204 	bic.w	r2, r2, #4
 8001a9a:	601a      	str	r2, [r3, #0]

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	4878      	ldr	r0, [pc, #480]	@ (8001c80 <main+0x254>)
 8001aa0:	f001 fb48 	bl	8003134 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8001aa4:	4876      	ldr	r0, [pc, #472]	@ (8001c80 <main+0x254>)
 8001aa6:	f001 fbb7 	bl	8003218 <HAL_ADCEx_InjectedStart_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (HAL_GetTick() - previous_milliseccond > period_time){
 8001aaa:	f000 ff69 	bl	8002980 <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	4b74      	ldr	r3, [pc, #464]	@ (8001c84 <main+0x258>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	1ad2      	subs	r2, r2, r3
 8001ab6:	4b74      	ldr	r3, [pc, #464]	@ (8001c88 <main+0x25c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d9f5      	bls.n	8001aaa <main+0x7e>

			float plot_data[16];
			uint16_t len = 0;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

			switch (controller_mode) {
 8001ac4:	4b71      	ldr	r3, [pc, #452]	@ (8001c8c <main+0x260>)
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d03c      	beq.n	8001b46 <main+0x11a>
 8001acc:	2b02      	cmp	r3, #2
 8001ace:	dc3c      	bgt.n	8001b4a <main+0x11e>
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d002      	beq.n	8001ada <main+0xae>
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d01b      	beq.n	8001b10 <main+0xe4>
			case CAL_SENSOR:
//				plot_data[len++] = theta_mech;
//				plot_data[len++] = theta_elec;
				break;
			default:
				break;
 8001ad8:	e037      	b.n	8001b4a <main+0x11e>
				plot_data[len++] = target_voltage;
 8001ada:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001ade:	1c5a      	adds	r2, r3, #1
 8001ae0:	f8a7 2046 	strh.w	r2, [r7, #70]	@ 0x46
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4b6a      	ldr	r3, [pc, #424]	@ (8001c90 <main+0x264>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	008b      	lsls	r3, r1, #2
 8001aec:	3348      	adds	r3, #72	@ 0x48
 8001aee:	443b      	add	r3, r7
 8001af0:	3b44      	subs	r3, #68	@ 0x44
 8001af2:	601a      	str	r2, [r3, #0]
				plot_data[len++] = v_out;
 8001af4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001af8:	1c5a      	adds	r2, r3, #1
 8001afa:	f8a7 2046 	strh.w	r2, [r7, #70]	@ 0x46
 8001afe:	4619      	mov	r1, r3
 8001b00:	4b64      	ldr	r3, [pc, #400]	@ (8001c94 <main+0x268>)
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	008b      	lsls	r3, r1, #2
 8001b06:	3348      	adds	r3, #72	@ 0x48
 8001b08:	443b      	add	r3, r7
 8001b0a:	3b44      	subs	r3, #68	@ 0x44
 8001b0c:	601a      	str	r2, [r3, #0]
				break;
 8001b0e:	e01d      	b.n	8001b4c <main+0x120>
				plot_data[len++] = target_current;
 8001b10:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001b14:	1c5a      	adds	r2, r3, #1
 8001b16:	f8a7 2046 	strh.w	r2, [r7, #70]	@ 0x46
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4b5e      	ldr	r3, [pc, #376]	@ (8001c98 <main+0x26c>)
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	008b      	lsls	r3, r1, #2
 8001b22:	3348      	adds	r3, #72	@ 0x48
 8001b24:	443b      	add	r3, r7
 8001b26:	3b44      	subs	r3, #68	@ 0x44
 8001b28:	601a      	str	r2, [r3, #0]
				plot_data[len++] = i_out;
 8001b2a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001b2e:	1c5a      	adds	r2, r3, #1
 8001b30:	f8a7 2046 	strh.w	r2, [r7, #70]	@ 0x46
 8001b34:	4619      	mov	r1, r3
 8001b36:	4b59      	ldr	r3, [pc, #356]	@ (8001c9c <main+0x270>)
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	008b      	lsls	r3, r1, #2
 8001b3c:	3348      	adds	r3, #72	@ 0x48
 8001b3e:	443b      	add	r3, r7
 8001b40:	3b44      	subs	r3, #68	@ 0x44
 8001b42:	601a      	str	r2, [r3, #0]
				break;
 8001b44:	e002      	b.n	8001b4c <main+0x120>
				break;
 8001b46:	bf00      	nop
 8001b48:	e000      	b.n	8001b4c <main+0x120>
				break;
 8001b4a:	bf00      	nop
			}

			send_data_float(plot_data, len);
 8001b4c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001b50:	b2da      	uxtb	r2, r3
 8001b52:	1d3b      	adds	r3, r7, #4
 8001b54:	4611      	mov	r1, r2
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff f8cc 	bl	8000cf4 <send_data_float>
		    if (controller_mode != last_mode) {
 8001b5c:	4b50      	ldr	r3, [pc, #320]	@ (8001ca0 <main+0x274>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	461a      	mov	r2, r3
 8001b62:	4b4a      	ldr	r3, [pc, #296]	@ (8001c8c <main+0x260>)
 8001b64:	881b      	ldrh	r3, [r3, #0]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d07c      	beq.n	8001c64 <main+0x238>
		    	last_mode = controller_mode;
 8001b6a:	4b48      	ldr	r3, [pc, #288]	@ (8001c8c <main+0x260>)
 8001b6c:	881b      	ldrh	r3, [r3, #0]
 8001b6e:	b2da      	uxtb	r2, r3
 8001b70:	4b4b      	ldr	r3, [pc, #300]	@ (8001ca0 <main+0x274>)
 8001b72:	701a      	strb	r2, [r3, #0]

		    	HAL_Delay(2);
 8001b74:	2002      	movs	r0, #2
 8001b76:	f000 ff0f 	bl	8002998 <HAL_Delay>
		    	print_mode(controller_mode);
 8001b7a:	4b44      	ldr	r3, [pc, #272]	@ (8001c8c <main+0x260>)
 8001b7c:	881b      	ldrh	r3, [r3, #0]
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff fb29 	bl	80011d8 <print_mode>
		    	erase_graph(); HAL_Delay(2);
 8001b86:	f7ff f9d7 	bl	8000f38 <erase_graph>
 8001b8a:	2002      	movs	r0, #2
 8001b8c:	f000 ff04 	bl	8002998 <HAL_Delay>
				switch (controller_mode) {
 8001b90:	4b3e      	ldr	r3, [pc, #248]	@ (8001c8c <main+0x260>)
 8001b92:	881b      	ldrh	r3, [r3, #0]
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d046      	beq.n	8001c26 <main+0x1fa>
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	dc62      	bgt.n	8001c62 <main+0x236>
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <main+0x17a>
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d020      	beq.n	8001be6 <main+0x1ba>

					HAL_Delay(100);
					calibration_flag = 1;
					break;
				default:
					break;
 8001ba4:	e05d      	b.n	8001c62 <main+0x236>
					send_data_float(plot_data, len); HAL_Delay(2);
 8001ba6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	1d3b      	adds	r3, r7, #4
 8001bae:	4611      	mov	r1, r2
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff f89f 	bl	8000cf4 <send_data_float>
 8001bb6:	2002      	movs	r0, #2
 8001bb8:	f000 feee 	bl	8002998 <HAL_Delay>
					change_title("VOLTAGE CONTROL MODE"); HAL_Delay(2);
 8001bbc:	4839      	ldr	r0, [pc, #228]	@ (8001ca4 <main+0x278>)
 8001bbe:	f7ff f98b 	bl	8000ed8 <change_title>
 8001bc2:	2002      	movs	r0, #2
 8001bc4:	f000 fee8 	bl	8002998 <HAL_Delay>
					change_legend(0, "target"); HAL_Delay(2);
 8001bc8:	4937      	ldr	r1, [pc, #220]	@ (8001ca8 <main+0x27c>)
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f7ff f952 	bl	8000e74 <change_legend>
 8001bd0:	2002      	movs	r0, #2
 8001bd2:	f000 fee1 	bl	8002998 <HAL_Delay>
					change_legend(1, "Voltage"); HAL_Delay(2);
 8001bd6:	4935      	ldr	r1, [pc, #212]	@ (8001cac <main+0x280>)
 8001bd8:	2001      	movs	r0, #1
 8001bda:	f7ff f94b 	bl	8000e74 <change_legend>
 8001bde:	2002      	movs	r0, #2
 8001be0:	f000 feda 	bl	8002998 <HAL_Delay>
					break;
 8001be4:	e03e      	b.n	8001c64 <main+0x238>
					send_data_float(plot_data, len); HAL_Delay(2);
 8001be6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	1d3b      	adds	r3, r7, #4
 8001bee:	4611      	mov	r1, r2
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff f87f 	bl	8000cf4 <send_data_float>
 8001bf6:	2002      	movs	r0, #2
 8001bf8:	f000 fece 	bl	8002998 <HAL_Delay>
					change_title("CURRENT CONTROL MODE"); HAL_Delay(2);
 8001bfc:	482c      	ldr	r0, [pc, #176]	@ (8001cb0 <main+0x284>)
 8001bfe:	f7ff f96b 	bl	8000ed8 <change_title>
 8001c02:	2002      	movs	r0, #2
 8001c04:	f000 fec8 	bl	8002998 <HAL_Delay>
					change_legend(0, "target"); HAL_Delay(2);
 8001c08:	4927      	ldr	r1, [pc, #156]	@ (8001ca8 <main+0x27c>)
 8001c0a:	2000      	movs	r0, #0
 8001c0c:	f7ff f932 	bl	8000e74 <change_legend>
 8001c10:	2002      	movs	r0, #2
 8001c12:	f000 fec1 	bl	8002998 <HAL_Delay>
					change_legend(1, "Current"); HAL_Delay(2);
 8001c16:	4927      	ldr	r1, [pc, #156]	@ (8001cb4 <main+0x288>)
 8001c18:	2001      	movs	r0, #1
 8001c1a:	f7ff f92b 	bl	8000e74 <change_legend>
 8001c1e:	2002      	movs	r0, #2
 8001c20:	f000 feba 	bl	8002998 <HAL_Delay>
					break;
 8001c24:	e01e      	b.n	8001c64 <main+0x238>
					send_data_float(plot_data, len); HAL_Delay(2);
 8001c26:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001c2a:	b2da      	uxtb	r2, r3
 8001c2c:	1d3b      	adds	r3, r7, #4
 8001c2e:	4611      	mov	r1, r2
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff f85f 	bl	8000cf4 <send_data_float>
 8001c36:	2002      	movs	r0, #2
 8001c38:	f000 feae 	bl	8002998 <HAL_Delay>
					change_title("CALIBRATE SENSOR MODE"); HAL_Delay(2);
 8001c3c:	481e      	ldr	r0, [pc, #120]	@ (8001cb8 <main+0x28c>)
 8001c3e:	f7ff f94b 	bl	8000ed8 <change_title>
 8001c42:	2002      	movs	r0, #2
 8001c44:	f000 fea8 	bl	8002998 <HAL_Delay>
					calibration_flag = 0;
 8001c48:	4b1c      	ldr	r3, [pc, #112]	@ (8001cbc <main+0x290>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	701a      	strb	r2, [r3, #0]
					HAL_Delay(100);
 8001c4e:	2064      	movs	r0, #100	@ 0x64
 8001c50:	f000 fea2 	bl	8002998 <HAL_Delay>
					HAL_Delay(100);
 8001c54:	2064      	movs	r0, #100	@ 0x64
 8001c56:	f000 fe9f 	bl	8002998 <HAL_Delay>
					calibration_flag = 1;
 8001c5a:	4b18      	ldr	r3, [pc, #96]	@ (8001cbc <main+0x290>)
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	701a      	strb	r2, [r3, #0]
					break;
 8001c60:	e000      	b.n	8001c64 <main+0x238>
					break;
 8001c62:	bf00      	nop
				}
		    }
		    previous_milliseccond = HAL_GetTick() ;
 8001c64:	f000 fe8c 	bl	8002980 <HAL_GetTick>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	4a06      	ldr	r2, [pc, #24]	@ (8001c84 <main+0x258>)
 8001c6c:	6013      	str	r3, [r2, #0]
		if (HAL_GetTick() - previous_milliseccond > period_time){
 8001c6e:	e71c      	b.n	8001aaa <main+0x7e>
 8001c70:	200002f8 	.word	0x200002f8
 8001c74:	200003d4 	.word	0x200003d4
 8001c78:	20000558 	.word	0x20000558
 8001c7c:	20000420 	.word	0x20000420
 8001c80:	200002a8 	.word	0x200002a8
 8001c84:	2000053c 	.word	0x2000053c
 8001c88:	20000008 	.word	0x20000008
 8001c8c:	2000053a 	.word	0x2000053a
 8001c90:	20000550 	.word	0x20000550
 8001c94:	20000544 	.word	0x20000544
 8001c98:	2000054c 	.word	0x2000054c
 8001c9c:	20000548 	.word	0x20000548
 8001ca0:	20000004 	.word	0x20000004
 8001ca4:	0800d028 	.word	0x0800d028
 8001ca8:	0800d040 	.word	0x0800d040
 8001cac:	0800d048 	.word	0x0800d048
 8001cb0:	0800d050 	.word	0x0800d050
 8001cb4:	0800d068 	.word	0x0800d068
 8001cb8:	0800d070 	.word	0x0800d070
 8001cbc:	20000538 	.word	0x20000538

08001cc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b096      	sub	sp, #88	@ 0x58
 8001cc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cc6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001cca:	2228      	movs	r2, #40	@ 0x28
 8001ccc:	2100      	movs	r1, #0
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f008 faf9 	bl	800a2c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cd4:	f107 031c 	add.w	r3, r7, #28
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ce4:	463b      	mov	r3, r7
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]
 8001cec:	609a      	str	r2, [r3, #8]
 8001cee:	60da      	str	r2, [r3, #12]
 8001cf0:	611a      	str	r2, [r3, #16]
 8001cf2:	615a      	str	r2, [r3, #20]
 8001cf4:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cfe:	2310      	movs	r3, #16
 8001d00:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d02:	2302      	movs	r3, #2
 8001d04:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d06:	2300      	movs	r3, #0
 8001d08:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001d0a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001d0e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d10:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d14:	4618      	mov	r0, r3
 8001d16:	f003 fd0f 	bl	8005738 <HAL_RCC_OscConfig>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001d20:	f000 fae4 	bl	80022ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d24:	230f      	movs	r3, #15
 8001d26:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d34:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d36:	2300      	movs	r3, #0
 8001d38:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d3a:	f107 031c 	add.w	r3, r7, #28
 8001d3e:	2102      	movs	r1, #2
 8001d40:	4618      	mov	r0, r3
 8001d42:	f004 fd07 	bl	8006754 <HAL_RCC_ClockConfig>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001d4c:	f000 face 	bl	80022ec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1|RCC_PERIPHCLK_USART1
 8001d50:	f245 0381 	movw	r3, #20609	@ 0x5081
 8001d54:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001d56:	2300      	movs	r3, #0
 8001d58:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001d5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d5e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 8001d60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d64:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Hrtim1ClockSelection = RCC_HRTIM1CLK_PLLCLK;
 8001d66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d6a:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d6c:	463b      	mov	r3, r7
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f004 ff02 	bl	8006b78 <HAL_RCCEx_PeriphCLKConfig>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001d7a:	f000 fab7 	bl	80022ec <Error_Handler>
  }
}
 8001d7e:	bf00      	nop
 8001d80:	3758      	adds	r7, #88	@ 0x58
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
	...

08001d88 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08e      	sub	sp, #56	@ 0x38
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001d8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	605a      	str	r2, [r3, #4]
 8001d98:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001d9a:	1d3b      	adds	r3, r7, #4
 8001d9c:	2228      	movs	r2, #40	@ 0x28
 8001d9e:	2100      	movs	r1, #0
 8001da0:	4618      	mov	r0, r3
 8001da2:	f008 fa90 	bl	800a2c6 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001da6:	4b47      	ldr	r3, [pc, #284]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001da8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001dac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001dae:	4b45      	ldr	r3, [pc, #276]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001db4:	4b43      	ldr	r3, [pc, #268]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001dba:	4b42      	ldr	r3, [pc, #264]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001dc0:	4b40      	ldr	r3, [pc, #256]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001dc6:	4b3f      	ldr	r3, [pc, #252]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dce:	4b3d      	ldr	r3, [pc, #244]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001dd4:	4b3b      	ldr	r3, [pc, #236]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001dda:	4b3a      	ldr	r3, [pc, #232]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001de2:	4b38      	ldr	r3, [pc, #224]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001de4:	2204      	movs	r2, #4
 8001de6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001de8:	4b36      	ldr	r3, [pc, #216]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001dee:	4b35      	ldr	r3, [pc, #212]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001df4:	4833      	ldr	r0, [pc, #204]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001df6:	f000 fe11 	bl	8002a1c <HAL_ADC_Init>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 8001e00:	f000 fa74 	bl	80022ec <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001e04:	2300      	movs	r3, #0
 8001e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001e08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	482d      	ldr	r0, [pc, #180]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001e10:	f001 fdf2 	bl	80039f8 <HAL_ADCEx_MultiModeConfigChannel>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8001e1a:	f000 fa67 	bl	80022ec <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001e22:	2301      	movs	r3, #1
 8001e24:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 4;
 8001e2a:	2304      	movs	r3, #4
 8001e2c:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001e32:	2340      	movs	r3, #64	@ 0x40
 8001e34:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_HRTIM_TRG2;
 8001e36:	2324      	movs	r3, #36	@ 0x24
 8001e38:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001e40:	2300      	movs	r3, #0
 8001e42:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001e46:	2300      	movs	r3, #0
 8001e48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  sConfigInjected.InjectedOffset = 0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001e54:	1d3b      	adds	r3, r7, #4
 8001e56:	4619      	mov	r1, r3
 8001e58:	481a      	ldr	r0, [pc, #104]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001e5a:	f001 fab3 	bl	80033c4 <HAL_ADCEx_InjectedConfigChannel>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001e64:	f000 fa42 	bl	80022ec <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	4619      	mov	r1, r3
 8001e74:	4813      	ldr	r0, [pc, #76]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001e76:	f001 faa5 	bl	80033c4 <HAL_ADCEx_InjectedConfigChannel>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8001e80:	f000 fa34 	bl	80022ec <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001e84:	2303      	movs	r3, #3
 8001e86:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001e8c:	1d3b      	adds	r3, r7, #4
 8001e8e:	4619      	mov	r1, r3
 8001e90:	480c      	ldr	r0, [pc, #48]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001e92:	f001 fa97 	bl	80033c4 <HAL_ADCEx_InjectedConfigChannel>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8001e9c:	f000 fa26 	bl	80022ec <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8001ea0:	2304      	movs	r3, #4
 8001ea2:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8001ea4:	2304      	movs	r3, #4
 8001ea6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001ea8:	1d3b      	adds	r3, r7, #4
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4805      	ldr	r0, [pc, #20]	@ (8001ec4 <MX_ADC1_Init+0x13c>)
 8001eae:	f001 fa89 	bl	80033c4 <HAL_ADCEx_InjectedConfigChannel>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8001eb8:	f000 fa18 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ebc:	bf00      	nop
 8001ebe:	3738      	adds	r7, #56	@ 0x38
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	200002a8 	.word	0x200002a8

08001ec8 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b0b0      	sub	sp, #192	@ 0xc0
 8001ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_ADCTriggerCfgTypeDef pADCTriggerCfg = {0};
 8001ece:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
 8001ed6:	605a      	str	r2, [r3, #4]
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8001ed8:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8001ee6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001eea:	2254      	movs	r2, #84	@ 0x54
 8001eec:	2100      	movs	r1, #0
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f008 f9e9 	bl	800a2c6 <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 8001ef4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
  HRTIM_DeadTimeCfgTypeDef pDeadTimeCfg = {0};
 8001f00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f04:	2224      	movs	r2, #36	@ 0x24
 8001f06:	2100      	movs	r1, #0
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f008 f9dc 	bl	800a2c6 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8001f0e:	1d3b      	adds	r3, r7, #4
 8001f10:	2220      	movs	r2, #32
 8001f12:	2100      	movs	r1, #0
 8001f14:	4618      	mov	r0, r3
 8001f16:	f008 f9d6 	bl	800a2c6 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8001f1a:	4b7e      	ldr	r3, [pc, #504]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 8001f1c:	4a7e      	ldr	r2, [pc, #504]	@ (8002118 <MX_HRTIM1_Init+0x250>)
 8001f1e:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8001f20:	4b7c      	ldr	r3, [pc, #496]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8001f26:	4b7b      	ldr	r3, [pc, #492]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8001f2c:	4879      	ldr	r0, [pc, #484]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 8001f2e:	f002 fba1 	bl	8004674 <HAL_HRTIM_Init>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <MX_HRTIM1_Init+0x74>
  {
    Error_Handler();
 8001f38:	f000 f9d8 	bl	80022ec <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_14) != HAL_OK)
 8001f3c:	210c      	movs	r1, #12
 8001f3e:	4875      	ldr	r0, [pc, #468]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 8001f40:	f002 fc64 	bl	800480c <HAL_HRTIM_DLLCalibrationStart>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <MX_HRTIM1_Init+0x86>
  {
    Error_Handler();
 8001f4a:	f000 f9cf 	bl	80022ec <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8001f4e:	210a      	movs	r1, #10
 8001f50:	4870      	ldr	r0, [pc, #448]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 8001f52:	f002 fcb3 	bl	80048bc <HAL_HRTIM_PollForDLLCalibration>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_HRTIM1_Init+0x98>
  {
    Error_Handler();
 8001f5c:	f000 f9c6 	bl	80022ec <Error_Handler>
  }
  pADCTriggerCfg.UpdateSource = HRTIM_ADCTRIGGERUPDATE_TIMER_A;
 8001f60:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f64:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  pADCTriggerCfg.Trigger = HRTIM_ADCTRIGGEREVENT24_TIMERA_CMP3;
 8001f68:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001f6c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (HAL_HRTIM_ADCTriggerConfig(&hhrtim1, HRTIM_ADCTRIGGER_2, &pADCTriggerCfg) != HAL_OK)
 8001f70:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8001f74:	461a      	mov	r2, r3
 8001f76:	2102      	movs	r1, #2
 8001f78:	4866      	ldr	r0, [pc, #408]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 8001f7a:	f002 fcfb 	bl	8004974 <HAL_HRTIM_ADCTriggerConfig>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_HRTIM1_Init+0xc0>
  {
    Error_Handler();
 8001f84:	f000 f9b2 	bl	80022ec <Error_Handler>
  }
  pTimeBaseCfg.Period = 10240;
 8001f88:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001f8c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.RepetitionCounter = 10-1;
 8001f90:	2309      	movs	r3, #9
 8001f92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL16;
 8001f96:	2301      	movs	r3, #1
 8001f98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8001f9c:	2308      	movs	r3, #8
 8001f9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8001fa2:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	2100      	movs	r1, #0
 8001faa:	485a      	ldr	r0, [pc, #360]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 8001fac:	f002 fcba 	bl	8004924 <HAL_HRTIM_TimeBaseConfig>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_HRTIM1_Init+0xf2>
  {
    Error_Handler();
 8001fb6:	f000 f999 	bl	80022ec <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.DMASrcAddress = 0x0000;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.DMADstAddress = 0x0000;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.DMASize = 0x1;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8001fec:	2300      	movs	r3, #0
 8001fee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8001ffe:	2300      	movs	r3, #0
 8002000:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_ENABLED;
 8002004:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002008:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 800200c:	2300      	movs	r3, #0
 800200e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8002012:	2300      	movs	r3, #0
 8002014:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8002018:	2300      	movs	r3, #0
 800201a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 800201e:	2300      	movs	r3, #0
 8002020:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8002024:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002028:	461a      	mov	r2, r3
 800202a:	2100      	movs	r1, #0
 800202c:	4839      	ldr	r0, [pc, #228]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 800202e:	f002 fd4b 	bl	8004ac8 <HAL_HRTIM_WaveformTimerConfig>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_HRTIM1_Init+0x174>
  {
    Error_Handler();
 8002038:	f000 f958 	bl	80022ec <Error_Handler>
  }
  pCompareCfg.CompareValue = 2000;
 800203c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002040:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8002042:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002046:	2201      	movs	r2, #1
 8002048:	2100      	movs	r1, #0
 800204a:	4832      	ldr	r0, [pc, #200]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 800204c:	f002 fe2e 	bl	8004cac <HAL_HRTIM_WaveformCompareConfig>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <MX_HRTIM1_Init+0x192>
  {
    Error_Handler();
 8002056:	f000 f949 	bl	80022ec <Error_Handler>
  }
  pCompareCfg.CompareValue = 200;
 800205a:	23c8      	movs	r3, #200	@ 0xc8
 800205c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 800205e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002062:	2204      	movs	r2, #4
 8002064:	2100      	movs	r1, #0
 8002066:	482b      	ldr	r0, [pc, #172]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 8002068:	f002 fe20 	bl	8004cac <HAL_HRTIM_WaveformCompareConfig>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_HRTIM1_Init+0x1ae>
  {
    Error_Handler();
 8002072:	f000 f93b 	bl	80022ec <Error_Handler>
  }
  pDeadTimeCfg.Prescaler = HRTIM_TIMDEADTIME_PRESCALERRATIO_MUL8;
 8002076:	2300      	movs	r3, #0
 8002078:	627b      	str	r3, [r7, #36]	@ 0x24
  pDeadTimeCfg.RisingValue = 150;
 800207a:	2396      	movs	r3, #150	@ 0x96
 800207c:	62bb      	str	r3, [r7, #40]	@ 0x28
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 800207e:	2300      	movs	r3, #0
 8002080:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.RisingLock = HRTIM_TIMDEADTIME_RISINGLOCK_WRITE;
 8002082:	2300      	movs	r3, #0
 8002084:	633b      	str	r3, [r7, #48]	@ 0x30
  pDeadTimeCfg.RisingSignLock = HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE;
 8002086:	2300      	movs	r3, #0
 8002088:	637b      	str	r3, [r7, #52]	@ 0x34
  pDeadTimeCfg.FallingValue = 150;
 800208a:	2396      	movs	r3, #150	@ 0x96
 800208c:	63bb      	str	r3, [r7, #56]	@ 0x38
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 800208e:	2300      	movs	r3, #0
 8002090:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pDeadTimeCfg.FallingLock = HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE;
 8002092:	2300      	movs	r3, #0
 8002094:	643b      	str	r3, [r7, #64]	@ 0x40
  pDeadTimeCfg.FallingSignLock = HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE;
 8002096:	2300      	movs	r3, #0
 8002098:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pDeadTimeCfg) != HAL_OK)
 800209a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800209e:	461a      	mov	r2, r3
 80020a0:	2100      	movs	r1, #0
 80020a2:	481c      	ldr	r0, [pc, #112]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 80020a4:	f002 fd82 	bl	8004bac <HAL_HRTIM_DeadTimeConfig>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_HRTIM1_Init+0x1ea>
  {
    Error_Handler();
 80020ae:	f000 f91d 	bl	80022ec <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 80020b2:	2300      	movs	r3, #0
 80020b4:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMPER;
 80020b6:	2304      	movs	r3, #4
 80020b8:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP1;
 80020ba:	2308      	movs	r3, #8
 80020bc:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 80020be:	2300      	movs	r3, #0
 80020c0:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 80020c2:	2300      	movs	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 80020ca:	2300      	movs	r3, #0
 80020cc:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 80020ce:	2300      	movs	r3, #0
 80020d0:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 80020d2:	1d3b      	adds	r3, r7, #4
 80020d4:	2201      	movs	r2, #1
 80020d6:	2100      	movs	r1, #0
 80020d8:	480e      	ldr	r0, [pc, #56]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 80020da:	f002 ff55 	bl	8004f88 <HAL_HRTIM_WaveformOutputConfig>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <MX_HRTIM1_Init+0x220>
  {
    Error_Handler();
 80020e4:	f000 f902 	bl	80022ec <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 80020e8:	2300      	movs	r3, #0
 80020ea:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 80020ec:	2300      	movs	r3, #0
 80020ee:	60fb      	str	r3, [r7, #12]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 80020f0:	1d3b      	adds	r3, r7, #4
 80020f2:	2202      	movs	r2, #2
 80020f4:	2100      	movs	r1, #0
 80020f6:	4807      	ldr	r0, [pc, #28]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 80020f8:	f002 ff46 	bl	8004f88 <HAL_HRTIM_WaveformOutputConfig>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_HRTIM1_Init+0x23e>
  {
    Error_Handler();
 8002102:	f000 f8f3 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8002106:	4803      	ldr	r0, [pc, #12]	@ (8002114 <MX_HRTIM1_Init+0x24c>)
 8002108:	f000 f97e 	bl	8002408 <HAL_HRTIM_MspPostInit>

}
 800210c:	bf00      	nop
 800210e:	37c0      	adds	r7, #192	@ 0xc0
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	200002f8 	.word	0x200002f8
 8002118:	40017400 	.word	0x40017400

0800211c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b088      	sub	sp, #32
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002122:	f107 0310 	add.w	r3, r7, #16
 8002126:	2200      	movs	r2, #0
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	605a      	str	r2, [r3, #4]
 800212c:	609a      	str	r2, [r3, #8]
 800212e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002130:	1d3b      	adds	r3, r7, #4
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800213a:	4b20      	ldr	r3, [pc, #128]	@ (80021bc <MX_TIM1_Init+0xa0>)
 800213c:	4a20      	ldr	r2, [pc, #128]	@ (80021c0 <MX_TIM1_Init+0xa4>)
 800213e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 8002140:	4b1e      	ldr	r3, [pc, #120]	@ (80021bc <MX_TIM1_Init+0xa0>)
 8002142:	223f      	movs	r2, #63	@ 0x3f
 8002144:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002146:	4b1d      	ldr	r3, [pc, #116]	@ (80021bc <MX_TIM1_Init+0xa0>)
 8002148:	2200      	movs	r2, #0
 800214a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500-1;
 800214c:	4b1b      	ldr	r3, [pc, #108]	@ (80021bc <MX_TIM1_Init+0xa0>)
 800214e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8002152:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002154:	4b19      	ldr	r3, [pc, #100]	@ (80021bc <MX_TIM1_Init+0xa0>)
 8002156:	2200      	movs	r2, #0
 8002158:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800215a:	4b18      	ldr	r3, [pc, #96]	@ (80021bc <MX_TIM1_Init+0xa0>)
 800215c:	2200      	movs	r2, #0
 800215e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002160:	4b16      	ldr	r3, [pc, #88]	@ (80021bc <MX_TIM1_Init+0xa0>)
 8002162:	2200      	movs	r2, #0
 8002164:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002166:	4815      	ldr	r0, [pc, #84]	@ (80021bc <MX_TIM1_Init+0xa0>)
 8002168:	f004 fe3a 	bl	8006de0 <HAL_TIM_Base_Init>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8002172:	f000 f8bb 	bl	80022ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002176:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800217a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800217c:	f107 0310 	add.w	r3, r7, #16
 8002180:	4619      	mov	r1, r3
 8002182:	480e      	ldr	r0, [pc, #56]	@ (80021bc <MX_TIM1_Init+0xa0>)
 8002184:	f004 ffe2 	bl	800714c <HAL_TIM_ConfigClockSource>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800218e:	f000 f8ad 	bl	80022ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002192:	2300      	movs	r3, #0
 8002194:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002196:	2300      	movs	r3, #0
 8002198:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800219a:	2300      	movs	r3, #0
 800219c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800219e:	1d3b      	adds	r3, r7, #4
 80021a0:	4619      	mov	r1, r3
 80021a2:	4806      	ldr	r0, [pc, #24]	@ (80021bc <MX_TIM1_Init+0xa0>)
 80021a4:	f005 f9e2 	bl	800756c <HAL_TIMEx_MasterConfigSynchronization>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80021ae:	f000 f89d 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80021b2:	bf00      	nop
 80021b4:	3720      	adds	r7, #32
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200003d4 	.word	0x200003d4
 80021c0:	40012c00 	.word	0x40012c00

080021c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021c8:	4b14      	ldr	r3, [pc, #80]	@ (800221c <MX_USART1_UART_Init+0x58>)
 80021ca:	4a15      	ldr	r2, [pc, #84]	@ (8002220 <MX_USART1_UART_Init+0x5c>)
 80021cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021ce:	4b13      	ldr	r3, [pc, #76]	@ (800221c <MX_USART1_UART_Init+0x58>)
 80021d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021d6:	4b11      	ldr	r3, [pc, #68]	@ (800221c <MX_USART1_UART_Init+0x58>)
 80021d8:	2200      	movs	r2, #0
 80021da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021dc:	4b0f      	ldr	r3, [pc, #60]	@ (800221c <MX_USART1_UART_Init+0x58>)
 80021de:	2200      	movs	r2, #0
 80021e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021e2:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <MX_USART1_UART_Init+0x58>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021e8:	4b0c      	ldr	r3, [pc, #48]	@ (800221c <MX_USART1_UART_Init+0x58>)
 80021ea:	220c      	movs	r2, #12
 80021ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ee:	4b0b      	ldr	r3, [pc, #44]	@ (800221c <MX_USART1_UART_Init+0x58>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021f4:	4b09      	ldr	r3, [pc, #36]	@ (800221c <MX_USART1_UART_Init+0x58>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021fa:	4b08      	ldr	r3, [pc, #32]	@ (800221c <MX_USART1_UART_Init+0x58>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002200:	4b06      	ldr	r3, [pc, #24]	@ (800221c <MX_USART1_UART_Init+0x58>)
 8002202:	2200      	movs	r2, #0
 8002204:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002206:	4805      	ldr	r0, [pc, #20]	@ (800221c <MX_USART1_UART_Init+0x58>)
 8002208:	f005 fa3c 	bl	8007684 <HAL_UART_Init>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002212:	f000 f86b 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000420 	.word	0x20000420
 8002220:	40013800 	.word	0x40013800

08002224 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800222a:	4b10      	ldr	r3, [pc, #64]	@ (800226c <MX_DMA_Init+0x48>)
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	4a0f      	ldr	r2, [pc, #60]	@ (800226c <MX_DMA_Init+0x48>)
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	6153      	str	r3, [r2, #20]
 8002236:	4b0d      	ldr	r3, [pc, #52]	@ (800226c <MX_DMA_Init+0x48>)
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	607b      	str	r3, [r7, #4]
 8002240:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002242:	2200      	movs	r2, #0
 8002244:	2100      	movs	r1, #0
 8002246:	200e      	movs	r0, #14
 8002248:	f001 fe41 	bl	8003ece <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800224c:	200e      	movs	r0, #14
 800224e:	f001 fe5a 	bl	8003f06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002252:	2200      	movs	r2, #0
 8002254:	2100      	movs	r1, #0
 8002256:	200f      	movs	r0, #15
 8002258:	f001 fe39 	bl	8003ece <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800225c:	200f      	movs	r0, #15
 800225e:	f001 fe52 	bl	8003f06 <HAL_NVIC_EnableIRQ>

}
 8002262:	bf00      	nop
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	40021000 	.word	0x40021000

08002270 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b088      	sub	sp, #32
 8002274:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002276:	f107 030c 	add.w	r3, r7, #12
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
 800227e:	605a      	str	r2, [r3, #4]
 8002280:	609a      	str	r2, [r3, #8]
 8002282:	60da      	str	r2, [r3, #12]
 8002284:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002286:	4b17      	ldr	r3, [pc, #92]	@ (80022e4 <MX_GPIO_Init+0x74>)
 8002288:	695b      	ldr	r3, [r3, #20]
 800228a:	4a16      	ldr	r2, [pc, #88]	@ (80022e4 <MX_GPIO_Init+0x74>)
 800228c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002290:	6153      	str	r3, [r2, #20]
 8002292:	4b14      	ldr	r3, [pc, #80]	@ (80022e4 <MX_GPIO_Init+0x74>)
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800229a:	60bb      	str	r3, [r7, #8]
 800229c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800229e:	4b11      	ldr	r3, [pc, #68]	@ (80022e4 <MX_GPIO_Init+0x74>)
 80022a0:	695b      	ldr	r3, [r3, #20]
 80022a2:	4a10      	ldr	r2, [pc, #64]	@ (80022e4 <MX_GPIO_Init+0x74>)
 80022a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022a8:	6153      	str	r3, [r2, #20]
 80022aa:	4b0e      	ldr	r3, [pc, #56]	@ (80022e4 <MX_GPIO_Init+0x74>)
 80022ac:	695b      	ldr	r3, [r3, #20]
 80022ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022b2:	607b      	str	r3, [r7, #4]
 80022b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_G_Pin|LED_Y_Pin|LED_R_Pin, GPIO_PIN_RESET);
 80022b6:	2200      	movs	r2, #0
 80022b8:	2107      	movs	r1, #7
 80022ba:	480b      	ldr	r0, [pc, #44]	@ (80022e8 <MX_GPIO_Init+0x78>)
 80022bc:	f002 f9c2 	bl	8004644 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_G_Pin LED_Y_Pin LED_R_Pin */
  GPIO_InitStruct.Pin = LED_G_Pin|LED_Y_Pin|LED_R_Pin;
 80022c0:	2307      	movs	r3, #7
 80022c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c4:	2301      	movs	r3, #1
 80022c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022cc:	2300      	movs	r3, #0
 80022ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d0:	f107 030c 	add.w	r3, r7, #12
 80022d4:	4619      	mov	r1, r3
 80022d6:	4804      	ldr	r0, [pc, #16]	@ (80022e8 <MX_GPIO_Init+0x78>)
 80022d8:	f002 f842 	bl	8004360 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80022dc:	bf00      	nop
 80022de:	3720      	adds	r7, #32
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	40021000 	.word	0x40021000
 80022e8:	48000400 	.word	0x48000400

080022ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022f0:	b672      	cpsid	i
}
 80022f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022f4:	bf00      	nop
 80022f6:	e7fd      	b.n	80022f4 <Error_Handler+0x8>

080022f8 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022fe:	4b0f      	ldr	r3, [pc, #60]	@ (800233c <HAL_MspInit+0x44>)
 8002300:	699b      	ldr	r3, [r3, #24]
 8002302:	4a0e      	ldr	r2, [pc, #56]	@ (800233c <HAL_MspInit+0x44>)
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	6193      	str	r3, [r2, #24]
 800230a:	4b0c      	ldr	r3, [pc, #48]	@ (800233c <HAL_MspInit+0x44>)
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	607b      	str	r3, [r7, #4]
 8002314:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002316:	4b09      	ldr	r3, [pc, #36]	@ (800233c <HAL_MspInit+0x44>)
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	4a08      	ldr	r2, [pc, #32]	@ (800233c <HAL_MspInit+0x44>)
 800231c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002320:	61d3      	str	r3, [r2, #28]
 8002322:	4b06      	ldr	r3, [pc, #24]	@ (800233c <HAL_MspInit+0x44>)
 8002324:	69db      	ldr	r3, [r3, #28]
 8002326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800232a:	603b      	str	r3, [r7, #0]
 800232c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	40021000 	.word	0x40021000

08002340 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b08a      	sub	sp, #40	@ 0x28
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002348:	f107 0314 	add.w	r3, r7, #20
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	609a      	str	r2, [r3, #8]
 8002354:	60da      	str	r2, [r3, #12]
 8002356:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002360:	d12c      	bne.n	80023bc <HAL_ADC_MspInit+0x7c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002362:	4b18      	ldr	r3, [pc, #96]	@ (80023c4 <HAL_ADC_MspInit+0x84>)
 8002364:	695b      	ldr	r3, [r3, #20]
 8002366:	4a17      	ldr	r2, [pc, #92]	@ (80023c4 <HAL_ADC_MspInit+0x84>)
 8002368:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800236c:	6153      	str	r3, [r2, #20]
 800236e:	4b15      	ldr	r3, [pc, #84]	@ (80023c4 <HAL_ADC_MspInit+0x84>)
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002376:	613b      	str	r3, [r7, #16]
 8002378:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800237a:	4b12      	ldr	r3, [pc, #72]	@ (80023c4 <HAL_ADC_MspInit+0x84>)
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	4a11      	ldr	r2, [pc, #68]	@ (80023c4 <HAL_ADC_MspInit+0x84>)
 8002380:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002384:	6153      	str	r3, [r2, #20]
 8002386:	4b0f      	ldr	r3, [pc, #60]	@ (80023c4 <HAL_ADC_MspInit+0x84>)
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800238e:	60fb      	str	r3, [r7, #12]
 8002390:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = V_ADJ_Pin|V_IN_Pin|I_OUT_Pin|V_OUT_Pin;
 8002392:	230f      	movs	r3, #15
 8002394:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002396:	2303      	movs	r3, #3
 8002398:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	2300      	movs	r3, #0
 800239c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800239e:	f107 0314 	add.w	r3, r7, #20
 80023a2:	4619      	mov	r1, r3
 80023a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023a8:	f001 ffda 	bl	8004360 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80023ac:	2200      	movs	r2, #0
 80023ae:	2100      	movs	r1, #0
 80023b0:	2012      	movs	r0, #18
 80023b2:	f001 fd8c 	bl	8003ece <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80023b6:	2012      	movs	r0, #18
 80023b8:	f001 fda5 	bl	8003f06 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80023bc:	bf00      	nop
 80023be:	3728      	adds	r7, #40	@ 0x28
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	40021000 	.word	0x40021000

080023c8 <HAL_HRTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hhrtim: HRTIM handle pointer
  * @retval None
  */
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002400 <HAL_HRTIM_MspInit+0x38>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d10b      	bne.n	80023f2 <HAL_HRTIM_MspInit+0x2a>
  {
    /* USER CODE BEGIN HRTIM1_MspInit 0 */

    /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 80023da:	4b0a      	ldr	r3, [pc, #40]	@ (8002404 <HAL_HRTIM_MspInit+0x3c>)
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	4a09      	ldr	r2, [pc, #36]	@ (8002404 <HAL_HRTIM_MspInit+0x3c>)
 80023e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80023e4:	6193      	str	r3, [r2, #24]
 80023e6:	4b07      	ldr	r3, [pc, #28]	@ (8002404 <HAL_HRTIM_MspInit+0x3c>)
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 80023f2:	bf00      	nop
 80023f4:	3714      	adds	r7, #20
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	40017400 	.word	0x40017400
 8002404:	40021000 	.word	0x40021000

08002408 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b088      	sub	sp, #32
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002410:	f107 030c 	add.w	r3, r7, #12
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	60da      	str	r2, [r3, #12]
 800241e:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a12      	ldr	r2, [pc, #72]	@ (8002470 <HAL_HRTIM_MspPostInit+0x68>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d11d      	bne.n	8002466 <HAL_HRTIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

    /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800242a:	4b12      	ldr	r3, [pc, #72]	@ (8002474 <HAL_HRTIM_MspPostInit+0x6c>)
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	4a11      	ldr	r2, [pc, #68]	@ (8002474 <HAL_HRTIM_MspPostInit+0x6c>)
 8002430:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002434:	6153      	str	r3, [r2, #20]
 8002436:	4b0f      	ldr	r3, [pc, #60]	@ (8002474 <HAL_HRTIM_MspPostInit+0x6c>)
 8002438:	695b      	ldr	r3, [r3, #20]
 800243a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800243e:	60bb      	str	r3, [r7, #8]
 8002440:	68bb      	ldr	r3, [r7, #8]
    /**HRTIM1 GPIO Configuration
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002442:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002446:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002448:	2302      	movs	r3, #2
 800244a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002450:	2303      	movs	r3, #3
 8002452:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8002454:	230d      	movs	r3, #13
 8002456:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002458:	f107 030c 	add.w	r3, r7, #12
 800245c:	4619      	mov	r1, r3
 800245e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002462:	f001 ff7d 	bl	8004360 <HAL_GPIO_Init>
    /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

    /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8002466:	bf00      	nop
 8002468:	3720      	adds	r7, #32
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40017400 	.word	0x40017400
 8002474:	40021000 	.word	0x40021000

08002478 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b084      	sub	sp, #16
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a0d      	ldr	r2, [pc, #52]	@ (80024bc <HAL_TIM_Base_MspInit+0x44>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d113      	bne.n	80024b2 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800248a:	4b0d      	ldr	r3, [pc, #52]	@ (80024c0 <HAL_TIM_Base_MspInit+0x48>)
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	4a0c      	ldr	r2, [pc, #48]	@ (80024c0 <HAL_TIM_Base_MspInit+0x48>)
 8002490:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002494:	6193      	str	r3, [r2, #24]
 8002496:	4b0a      	ldr	r3, [pc, #40]	@ (80024c0 <HAL_TIM_Base_MspInit+0x48>)
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80024a2:	2200      	movs	r2, #0
 80024a4:	2100      	movs	r1, #0
 80024a6:	2019      	movs	r0, #25
 80024a8:	f001 fd11 	bl	8003ece <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80024ac:	2019      	movs	r0, #25
 80024ae:	f001 fd2a 	bl	8003f06 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80024b2:	bf00      	nop
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	40012c00 	.word	0x40012c00
 80024c0:	40021000 	.word	0x40021000

080024c4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b08a      	sub	sp, #40	@ 0x28
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024cc:	f107 0314 	add.w	r3, r7, #20
 80024d0:	2200      	movs	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	605a      	str	r2, [r3, #4]
 80024d6:	609a      	str	r2, [r3, #8]
 80024d8:	60da      	str	r2, [r3, #12]
 80024da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a41      	ldr	r2, [pc, #260]	@ (80025e8 <HAL_UART_MspInit+0x124>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d17b      	bne.n	80025de <HAL_UART_MspInit+0x11a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024e6:	4b41      	ldr	r3, [pc, #260]	@ (80025ec <HAL_UART_MspInit+0x128>)
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	4a40      	ldr	r2, [pc, #256]	@ (80025ec <HAL_UART_MspInit+0x128>)
 80024ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024f0:	6193      	str	r3, [r2, #24]
 80024f2:	4b3e      	ldr	r3, [pc, #248]	@ (80025ec <HAL_UART_MspInit+0x128>)
 80024f4:	699b      	ldr	r3, [r3, #24]
 80024f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024fa:	613b      	str	r3, [r7, #16]
 80024fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fe:	4b3b      	ldr	r3, [pc, #236]	@ (80025ec <HAL_UART_MspInit+0x128>)
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	4a3a      	ldr	r2, [pc, #232]	@ (80025ec <HAL_UART_MspInit+0x128>)
 8002504:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002508:	6153      	str	r3, [r2, #20]
 800250a:	4b38      	ldr	r3, [pc, #224]	@ (80025ec <HAL_UART_MspInit+0x128>)
 800250c:	695b      	ldr	r3, [r3, #20]
 800250e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002512:	60fb      	str	r3, [r7, #12]
 8002514:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002516:	23c0      	movs	r3, #192	@ 0xc0
 8002518:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251a:	2302      	movs	r3, #2
 800251c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251e:	2300      	movs	r3, #0
 8002520:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002522:	2303      	movs	r3, #3
 8002524:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002526:	2307      	movs	r3, #7
 8002528:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800252a:	f107 0314 	add.w	r3, r7, #20
 800252e:	4619      	mov	r1, r3
 8002530:	482f      	ldr	r0, [pc, #188]	@ (80025f0 <HAL_UART_MspInit+0x12c>)
 8002532:	f001 ff15 	bl	8004360 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002536:	4b2f      	ldr	r3, [pc, #188]	@ (80025f4 <HAL_UART_MspInit+0x130>)
 8002538:	4a2f      	ldr	r2, [pc, #188]	@ (80025f8 <HAL_UART_MspInit+0x134>)
 800253a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800253c:	4b2d      	ldr	r3, [pc, #180]	@ (80025f4 <HAL_UART_MspInit+0x130>)
 800253e:	2200      	movs	r2, #0
 8002540:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002542:	4b2c      	ldr	r3, [pc, #176]	@ (80025f4 <HAL_UART_MspInit+0x130>)
 8002544:	2200      	movs	r2, #0
 8002546:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002548:	4b2a      	ldr	r3, [pc, #168]	@ (80025f4 <HAL_UART_MspInit+0x130>)
 800254a:	2280      	movs	r2, #128	@ 0x80
 800254c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800254e:	4b29      	ldr	r3, [pc, #164]	@ (80025f4 <HAL_UART_MspInit+0x130>)
 8002550:	2200      	movs	r2, #0
 8002552:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002554:	4b27      	ldr	r3, [pc, #156]	@ (80025f4 <HAL_UART_MspInit+0x130>)
 8002556:	2200      	movs	r2, #0
 8002558:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800255a:	4b26      	ldr	r3, [pc, #152]	@ (80025f4 <HAL_UART_MspInit+0x130>)
 800255c:	2200      	movs	r2, #0
 800255e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002560:	4b24      	ldr	r3, [pc, #144]	@ (80025f4 <HAL_UART_MspInit+0x130>)
 8002562:	2200      	movs	r2, #0
 8002564:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002566:	4823      	ldr	r0, [pc, #140]	@ (80025f4 <HAL_UART_MspInit+0x130>)
 8002568:	f001 fce7 	bl	8003f3a <HAL_DMA_Init>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_UART_MspInit+0xb2>
    {
      Error_Handler();
 8002572:	f7ff febb 	bl	80022ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4a1e      	ldr	r2, [pc, #120]	@ (80025f4 <HAL_UART_MspInit+0x130>)
 800257a:	675a      	str	r2, [r3, #116]	@ 0x74
 800257c:	4a1d      	ldr	r2, [pc, #116]	@ (80025f4 <HAL_UART_MspInit+0x130>)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002582:	4b1e      	ldr	r3, [pc, #120]	@ (80025fc <HAL_UART_MspInit+0x138>)
 8002584:	4a1e      	ldr	r2, [pc, #120]	@ (8002600 <HAL_UART_MspInit+0x13c>)
 8002586:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002588:	4b1c      	ldr	r3, [pc, #112]	@ (80025fc <HAL_UART_MspInit+0x138>)
 800258a:	2210      	movs	r2, #16
 800258c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800258e:	4b1b      	ldr	r3, [pc, #108]	@ (80025fc <HAL_UART_MspInit+0x138>)
 8002590:	2200      	movs	r2, #0
 8002592:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002594:	4b19      	ldr	r3, [pc, #100]	@ (80025fc <HAL_UART_MspInit+0x138>)
 8002596:	2280      	movs	r2, #128	@ 0x80
 8002598:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800259a:	4b18      	ldr	r3, [pc, #96]	@ (80025fc <HAL_UART_MspInit+0x138>)
 800259c:	2200      	movs	r2, #0
 800259e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025a0:	4b16      	ldr	r3, [pc, #88]	@ (80025fc <HAL_UART_MspInit+0x138>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80025a6:	4b15      	ldr	r3, [pc, #84]	@ (80025fc <HAL_UART_MspInit+0x138>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80025ac:	4b13      	ldr	r3, [pc, #76]	@ (80025fc <HAL_UART_MspInit+0x138>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80025b2:	4812      	ldr	r0, [pc, #72]	@ (80025fc <HAL_UART_MspInit+0x138>)
 80025b4:	f001 fcc1 	bl	8003f3a <HAL_DMA_Init>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <HAL_UART_MspInit+0xfe>
    {
      Error_Handler();
 80025be:	f7ff fe95 	bl	80022ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a0d      	ldr	r2, [pc, #52]	@ (80025fc <HAL_UART_MspInit+0x138>)
 80025c6:	671a      	str	r2, [r3, #112]	@ 0x70
 80025c8:	4a0c      	ldr	r2, [pc, #48]	@ (80025fc <HAL_UART_MspInit+0x138>)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80025ce:	2200      	movs	r2, #0
 80025d0:	2100      	movs	r1, #0
 80025d2:	2025      	movs	r0, #37	@ 0x25
 80025d4:	f001 fc7b 	bl	8003ece <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80025d8:	2025      	movs	r0, #37	@ 0x25
 80025da:	f001 fc94 	bl	8003f06 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80025de:	bf00      	nop
 80025e0:	3728      	adds	r7, #40	@ 0x28
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	40013800 	.word	0x40013800
 80025ec:	40021000 	.word	0x40021000
 80025f0:	48000400 	.word	0x48000400
 80025f4:	200004a8 	.word	0x200004a8
 80025f8:	40020058 	.word	0x40020058
 80025fc:	200004ec 	.word	0x200004ec
 8002600:	40020044 	.word	0x40020044

08002604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002608:	bf00      	nop
 800260a:	e7fd      	b.n	8002608 <NMI_Handler+0x4>

0800260c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002610:	bf00      	nop
 8002612:	e7fd      	b.n	8002610 <HardFault_Handler+0x4>

08002614 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002618:	bf00      	nop
 800261a:	e7fd      	b.n	8002618 <MemManage_Handler+0x4>

0800261c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002620:	bf00      	nop
 8002622:	e7fd      	b.n	8002620 <BusFault_Handler+0x4>

08002624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002628:	bf00      	nop
 800262a:	e7fd      	b.n	8002628 <UsageFault_Handler+0x4>

0800262c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002630:	bf00      	nop
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr

0800263a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800263a:	b480      	push	{r7}
 800263c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800263e:	bf00      	nop
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800264c:	bf00      	nop
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr

08002656 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800265a:	f000 f97d 	bl	8002958 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
	...

08002664 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002668:	4802      	ldr	r0, [pc, #8]	@ (8002674 <DMA1_Channel4_IRQHandler+0x10>)
 800266a:	f001 fd88 	bl	800417e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800266e:	bf00      	nop
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	200004ec 	.word	0x200004ec

08002678 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800267c:	4802      	ldr	r0, [pc, #8]	@ (8002688 <DMA1_Channel5_IRQHandler+0x10>)
 800267e:	f001 fd7e 	bl	800417e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	200004a8 	.word	0x200004a8

0800268c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002690:	4802      	ldr	r0, [pc, #8]	@ (800269c <ADC1_2_IRQHandler+0x10>)
 8002692:	f000 fb55 	bl	8002d40 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002696:	bf00      	nop
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	200002a8 	.word	0x200002a8

080026a0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80026a4:	4802      	ldr	r0, [pc, #8]	@ (80026b0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80026a6:	f004 fc4f 	bl	8006f48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80026aa:	bf00      	nop
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	200003d4 	.word	0x200003d4

080026b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */


  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80026b8:	4802      	ldr	r0, [pc, #8]	@ (80026c4 <USART1_IRQHandler+0x10>)
 80026ba:	f005 f8bb 	bl	8007834 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80026be:	bf00      	nop
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	20000420 	.word	0x20000420

080026c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  return 1;
 80026cc:	2301      	movs	r3, #1
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <_kill>:

int _kill(int pid, int sig)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80026e2:	f007 fe77 	bl	800a3d4 <__errno>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2216      	movs	r2, #22
 80026ea:	601a      	str	r2, [r3, #0]
  return -1;
 80026ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3708      	adds	r7, #8
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <_exit>:

void _exit (int status)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002700:	f04f 31ff 	mov.w	r1, #4294967295
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f7ff ffe7 	bl	80026d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800270a:	bf00      	nop
 800270c:	e7fd      	b.n	800270a <_exit+0x12>

0800270e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	b086      	sub	sp, #24
 8002712:	af00      	add	r7, sp, #0
 8002714:	60f8      	str	r0, [r7, #12]
 8002716:	60b9      	str	r1, [r7, #8]
 8002718:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800271a:	2300      	movs	r3, #0
 800271c:	617b      	str	r3, [r7, #20]
 800271e:	e00a      	b.n	8002736 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002720:	f3af 8000 	nop.w
 8002724:	4601      	mov	r1, r0
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	1c5a      	adds	r2, r3, #1
 800272a:	60ba      	str	r2, [r7, #8]
 800272c:	b2ca      	uxtb	r2, r1
 800272e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	3301      	adds	r3, #1
 8002734:	617b      	str	r3, [r7, #20]
 8002736:	697a      	ldr	r2, [r7, #20]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	429a      	cmp	r2, r3
 800273c:	dbf0      	blt.n	8002720 <_read+0x12>
  }

  return len;
 800273e:	687b      	ldr	r3, [r7, #4]
}
 8002740:	4618      	mov	r0, r3
 8002742:	3718      	adds	r7, #24
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]
 8002758:	e009      	b.n	800276e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	1c5a      	adds	r2, r3, #1
 800275e:	60ba      	str	r2, [r7, #8]
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	3301      	adds	r3, #1
 800276c:	617b      	str	r3, [r7, #20]
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	429a      	cmp	r2, r3
 8002774:	dbf1      	blt.n	800275a <_write+0x12>
  }
  return len;
 8002776:	687b      	ldr	r3, [r7, #4]
}
 8002778:	4618      	mov	r0, r3
 800277a:	3718      	adds	r7, #24
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <_close>:

int _close(int file)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002788:	f04f 33ff 	mov.w	r3, #4294967295
}
 800278c:	4618      	mov	r0, r3
 800278e:	370c      	adds	r7, #12
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr

08002798 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002798:	b480      	push	{r7}
 800279a:	b083      	sub	sp, #12
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027a8:	605a      	str	r2, [r3, #4]
  return 0;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <_isatty>:

int _isatty(int file)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027c0:	2301      	movs	r3, #1
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr

080027ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027ce:	b480      	push	{r7}
 80027d0:	b085      	sub	sp, #20
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	60f8      	str	r0, [r7, #12]
 80027d6:	60b9      	str	r1, [r7, #8]
 80027d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b086      	sub	sp, #24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027f0:	4a14      	ldr	r2, [pc, #80]	@ (8002844 <_sbrk+0x5c>)
 80027f2:	4b15      	ldr	r3, [pc, #84]	@ (8002848 <_sbrk+0x60>)
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027fc:	4b13      	ldr	r3, [pc, #76]	@ (800284c <_sbrk+0x64>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d102      	bne.n	800280a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002804:	4b11      	ldr	r3, [pc, #68]	@ (800284c <_sbrk+0x64>)
 8002806:	4a12      	ldr	r2, [pc, #72]	@ (8002850 <_sbrk+0x68>)
 8002808:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800280a:	4b10      	ldr	r3, [pc, #64]	@ (800284c <_sbrk+0x64>)
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4413      	add	r3, r2
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	429a      	cmp	r2, r3
 8002816:	d207      	bcs.n	8002828 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002818:	f007 fddc 	bl	800a3d4 <__errno>
 800281c:	4603      	mov	r3, r0
 800281e:	220c      	movs	r2, #12
 8002820:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002822:	f04f 33ff 	mov.w	r3, #4294967295
 8002826:	e009      	b.n	800283c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002828:	4b08      	ldr	r3, [pc, #32]	@ (800284c <_sbrk+0x64>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800282e:	4b07      	ldr	r3, [pc, #28]	@ (800284c <_sbrk+0x64>)
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4413      	add	r3, r2
 8002836:	4a05      	ldr	r2, [pc, #20]	@ (800284c <_sbrk+0x64>)
 8002838:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800283a:	68fb      	ldr	r3, [r7, #12]
}
 800283c:	4618      	mov	r0, r3
 800283e:	3718      	adds	r7, #24
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	20003000 	.word	0x20003000
 8002848:	00000400 	.word	0x00000400
 800284c:	2000059c 	.word	0x2000059c
 8002850:	200006f0 	.word	0x200006f0

08002854 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002858:	4b06      	ldr	r3, [pc, #24]	@ (8002874 <SystemInit+0x20>)
 800285a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800285e:	4a05      	ldr	r2, [pc, #20]	@ (8002874 <SystemInit+0x20>)
 8002860:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002864:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002868:	bf00      	nop
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	e000ed00 	.word	0xe000ed00

08002878 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002878:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028b0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800287c:	f7ff ffea 	bl	8002854 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002880:	480c      	ldr	r0, [pc, #48]	@ (80028b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002882:	490d      	ldr	r1, [pc, #52]	@ (80028b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002884:	4a0d      	ldr	r2, [pc, #52]	@ (80028bc <LoopForever+0xe>)
  movs r3, #0
 8002886:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002888:	e002      	b.n	8002890 <LoopCopyDataInit>

0800288a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800288a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800288c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800288e:	3304      	adds	r3, #4

08002890 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002890:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002892:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002894:	d3f9      	bcc.n	800288a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002896:	4a0a      	ldr	r2, [pc, #40]	@ (80028c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002898:	4c0a      	ldr	r4, [pc, #40]	@ (80028c4 <LoopForever+0x16>)
  movs r3, #0
 800289a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800289c:	e001      	b.n	80028a2 <LoopFillZerobss>

0800289e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800289e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028a0:	3204      	adds	r2, #4

080028a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028a4:	d3fb      	bcc.n	800289e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028a6:	f007 fd9b 	bl	800a3e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80028aa:	f7ff f8bf 	bl	8001a2c <main>

080028ae <LoopForever>:

LoopForever:
    b LoopForever
 80028ae:	e7fe      	b.n	80028ae <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80028b0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80028b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028b8:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 80028bc:	0800d4f8 	.word	0x0800d4f8
  ldr r2, =_sbss
 80028c0:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 80028c4:	200006f0 	.word	0x200006f0

080028c8 <CAN_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80028c8:	e7fe      	b.n	80028c8 <CAN_RX0_IRQHandler>
	...

080028cc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028d0:	4b08      	ldr	r3, [pc, #32]	@ (80028f4 <HAL_Init+0x28>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a07      	ldr	r2, [pc, #28]	@ (80028f4 <HAL_Init+0x28>)
 80028d6:	f043 0310 	orr.w	r3, r3, #16
 80028da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028dc:	2003      	movs	r0, #3
 80028de:	f001 faeb 	bl	8003eb8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028e2:	200f      	movs	r0, #15
 80028e4:	f000 f808 	bl	80028f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028e8:	f7ff fd06 	bl	80022f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40022000 	.word	0x40022000

080028f8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002900:	4b12      	ldr	r3, [pc, #72]	@ (800294c <HAL_InitTick+0x54>)
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	4b12      	ldr	r3, [pc, #72]	@ (8002950 <HAL_InitTick+0x58>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	4619      	mov	r1, r3
 800290a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800290e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002912:	fbb2 f3f3 	udiv	r3, r2, r3
 8002916:	4618      	mov	r0, r3
 8002918:	f001 fb03 	bl	8003f22 <HAL_SYSTICK_Config>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e00e      	b.n	8002944 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2b0f      	cmp	r3, #15
 800292a:	d80a      	bhi.n	8002942 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800292c:	2200      	movs	r2, #0
 800292e:	6879      	ldr	r1, [r7, #4]
 8002930:	f04f 30ff 	mov.w	r0, #4294967295
 8002934:	f001 facb 	bl	8003ece <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002938:	4a06      	ldr	r2, [pc, #24]	@ (8002954 <HAL_InitTick+0x5c>)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800293e:	2300      	movs	r3, #0
 8002940:	e000      	b.n	8002944 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
}
 8002944:	4618      	mov	r0, r3
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	20000038 	.word	0x20000038
 8002950:	20000040 	.word	0x20000040
 8002954:	2000003c 	.word	0x2000003c

08002958 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800295c:	4b06      	ldr	r3, [pc, #24]	@ (8002978 <HAL_IncTick+0x20>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	461a      	mov	r2, r3
 8002962:	4b06      	ldr	r3, [pc, #24]	@ (800297c <HAL_IncTick+0x24>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4413      	add	r3, r2
 8002968:	4a04      	ldr	r2, [pc, #16]	@ (800297c <HAL_IncTick+0x24>)
 800296a:	6013      	str	r3, [r2, #0]
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	20000040 	.word	0x20000040
 800297c:	200005a0 	.word	0x200005a0

08002980 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  return uwTick;  
 8002984:	4b03      	ldr	r3, [pc, #12]	@ (8002994 <HAL_GetTick+0x14>)
 8002986:	681b      	ldr	r3, [r3, #0]
}
 8002988:	4618      	mov	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	200005a0 	.word	0x200005a0

08002998 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029a0:	f7ff ffee 	bl	8002980 <HAL_GetTick>
 80029a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b0:	d005      	beq.n	80029be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029b2:	4b0a      	ldr	r3, [pc, #40]	@ (80029dc <HAL_Delay+0x44>)
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	461a      	mov	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	4413      	add	r3, r2
 80029bc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80029be:	bf00      	nop
 80029c0:	f7ff ffde 	bl	8002980 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	68fa      	ldr	r2, [r7, #12]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d8f7      	bhi.n	80029c0 <HAL_Delay+0x28>
  {
  }
}
 80029d0:	bf00      	nop
 80029d2:	bf00      	nop
 80029d4:	3710      	adds	r7, #16
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	20000040 	.word	0x20000040

080029e0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80029fc:	bf00      	nop
 80029fe:	370c      	adds	r7, #12
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b09a      	sub	sp, #104	@ 0x68
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a24:	2300      	movs	r3, #0
 8002a26:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e172      	b.n	8002d22 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	691b      	ldr	r3, [r3, #16]
 8002a40:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a46:	f003 0310 	and.w	r3, r3, #16
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d176      	bne.n	8002b3c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d152      	bne.n	8002afc <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f7ff fc65 	bl	8002340 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d13b      	bne.n	8002afc <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f001 f8e1 	bl	8003c4c <ADC_Disable>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a94:	f003 0310 	and.w	r3, r3, #16
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d12f      	bne.n	8002afc <HAL_ADC_Init+0xe0>
 8002a9c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d12b      	bne.n	8002afc <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002aac:	f023 0302 	bic.w	r3, r3, #2
 8002ab0:	f043 0202 	orr.w	r2, r3, #2
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ac6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002ad6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ad8:	4b94      	ldr	r3, [pc, #592]	@ (8002d2c <HAL_ADC_Init+0x310>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a94      	ldr	r2, [pc, #592]	@ (8002d30 <HAL_ADC_Init+0x314>)
 8002ade:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae2:	0c9a      	lsrs	r2, r3, #18
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	4413      	add	r3, r2
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002aee:	e002      	b.n	8002af6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	3b01      	subs	r3, #1
 8002af4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d1f9      	bne.n	8002af0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d007      	beq.n	8002b1a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002b14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b18:	d110      	bne.n	8002b3c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b1e:	f023 0312 	bic.w	r3, r3, #18
 8002b22:	f043 0210 	orr.w	r2, r3, #16
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b2e:	f043 0201 	orr.w	r2, r3, #1
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b40:	f003 0310 	and.w	r3, r3, #16
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f040 80df 	bne.w	8002d08 <HAL_ADC_Init+0x2ec>
 8002b4a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	f040 80da 	bne.w	8002d08 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f040 80d2 	bne.w	8002d08 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b68:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002b6c:	f043 0202 	orr.w	r2, r3, #2
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b74:	4b6f      	ldr	r3, [pc, #444]	@ (8002d34 <HAL_ADC_Init+0x318>)
 8002b76:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b80:	d102      	bne.n	8002b88 <HAL_ADC_Init+0x16c>
 8002b82:	4b6d      	ldr	r3, [pc, #436]	@ (8002d38 <HAL_ADC_Init+0x31c>)
 8002b84:	60fb      	str	r3, [r7, #12]
 8002b86:	e002      	b.n	8002b8e <HAL_ADC_Init+0x172>
 8002b88:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b8c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f003 0303 	and.w	r3, r3, #3
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d108      	bne.n	8002bae <HAL_ADC_Init+0x192>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d101      	bne.n	8002bae <HAL_ADC_Init+0x192>
 8002baa:	2301      	movs	r3, #1
 8002bac:	e000      	b.n	8002bb0 <HAL_ADC_Init+0x194>
 8002bae:	2300      	movs	r3, #0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d11c      	bne.n	8002bee <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002bb4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d010      	beq.n	8002bdc <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f003 0303 	and.w	r3, r3, #3
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d107      	bne.n	8002bd6 <HAL_ADC_Init+0x1ba>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0301 	and.w	r3, r3, #1
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d101      	bne.n	8002bd6 <HAL_ADC_Init+0x1ba>
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e000      	b.n	8002bd8 <HAL_ADC_Init+0x1bc>
 8002bd6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d108      	bne.n	8002bee <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002bdc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	431a      	orrs	r2, r3
 8002bea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bec:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	7e5b      	ldrb	r3, [r3, #25]
 8002bf2:	035b      	lsls	r3, r3, #13
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002bf8:	2a01      	cmp	r2, #1
 8002bfa:	d002      	beq.n	8002c02 <HAL_ADC_Init+0x1e6>
 8002bfc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002c00:	e000      	b.n	8002c04 <HAL_ADC_Init+0x1e8>
 8002c02:	2200      	movs	r2, #0
 8002c04:	431a      	orrs	r2, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002c14:	4313      	orrs	r3, r2
 8002c16:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d11b      	bne.n	8002c5a <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	7e5b      	ldrb	r3, [r3, #25]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d109      	bne.n	8002c3e <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	045a      	lsls	r2, r3, #17
 8002c32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c34:	4313      	orrs	r3, r2
 8002c36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c3c:	e00d      	b.n	8002c5a <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c42:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002c46:	f043 0220 	orr.w	r2, r3, #32
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c52:	f043 0201 	orr.w	r2, r3, #1
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d007      	beq.n	8002c72 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f003 030c 	and.w	r3, r3, #12
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d114      	bne.n	8002caa <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	6812      	ldr	r2, [r2, #0]
 8002c8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c8e:	f023 0302 	bic.w	r3, r3, #2
 8002c92:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	7e1b      	ldrb	r3, [r3, #24]
 8002c98:	039a      	lsls	r2, r3, #14
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68da      	ldr	r2, [r3, #12]
 8002cb0:	4b22      	ldr	r3, [pc, #136]	@ (8002d3c <HAL_ADC_Init+0x320>)
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6812      	ldr	r2, [r2, #0]
 8002cb8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002cba:	430b      	orrs	r3, r1
 8002cbc:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d10c      	bne.n	8002ce0 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ccc:	f023 010f 	bic.w	r1, r3, #15
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	69db      	ldr	r3, [r3, #28]
 8002cd4:	1e5a      	subs	r2, r3, #1
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	631a      	str	r2, [r3, #48]	@ 0x30
 8002cde:	e007      	b.n	8002cf0 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 020f 	bic.w	r2, r2, #15
 8002cee:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cfa:	f023 0303 	bic.w	r3, r3, #3
 8002cfe:	f043 0201 	orr.w	r2, r3, #1
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d06:	e00a      	b.n	8002d1e <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0c:	f023 0312 	bic.w	r3, r3, #18
 8002d10:	f043 0210 	orr.w	r2, r3, #16
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002d18:	2301      	movs	r3, #1
 8002d1a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002d1e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3768      	adds	r7, #104	@ 0x68
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	20000038 	.word	0x20000038
 8002d30:	431bde83 	.word	0x431bde83
 8002d34:	50000300 	.word	0x50000300
 8002d38:	50000100 	.word	0x50000100
 8002d3c:	fff0c007 	.word	0xfff0c007

08002d40 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b088      	sub	sp, #32
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002d48:	2300      	movs	r3, #0
 8002d4a:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	f003 0304 	and.w	r3, r3, #4
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d004      	beq.n	8002d78 <HAL_ADC_IRQHandler+0x38>
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f003 0304 	and.w	r3, r3, #4
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d109      	bne.n	8002d8c <HAL_ADC_IRQHandler+0x4c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d076      	beq.n	8002e70 <HAL_ADC_IRQHandler+0x130>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f003 0308 	and.w	r3, r3, #8
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d071      	beq.n	8002e70 <HAL_ADC_IRQHandler+0x130>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d90:	f003 0310 	and.w	r3, r3, #16
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d105      	bne.n	8002da4 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002da4:	4b82      	ldr	r3, [pc, #520]	@ (8002fb0 <HAL_ADC_IRQHandler+0x270>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f003 031f 	and.w	r3, r3, #31
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d010      	beq.n	8002dd2 <HAL_ADC_IRQHandler+0x92>
 8002db0:	4b7f      	ldr	r3, [pc, #508]	@ (8002fb0 <HAL_ADC_IRQHandler+0x270>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f003 031f 	and.w	r3, r3, #31
 8002db8:	2b05      	cmp	r3, #5
 8002dba:	d00a      	beq.n	8002dd2 <HAL_ADC_IRQHandler+0x92>
 8002dbc:	4b7c      	ldr	r3, [pc, #496]	@ (8002fb0 <HAL_ADC_IRQHandler+0x270>)
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f003 031f 	and.w	r3, r3, #31
 8002dc4:	2b09      	cmp	r3, #9
 8002dc6:	d004      	beq.n	8002dd2 <HAL_ADC_IRQHandler+0x92>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002dd0:	d104      	bne.n	8002ddc <HAL_ADC_IRQHandler+0x9c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	61bb      	str	r3, [r7, #24]
 8002dda:	e003      	b.n	8002de4 <HAL_ADC_IRQHandler+0xa4>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002ddc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d137      	bne.n	8002e62 <HAL_ADC_IRQHandler+0x122>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d132      	bne.n	8002e62 <HAL_ADC_IRQHandler+0x122>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	f003 0308 	and.w	r3, r3, #8
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d02d      	beq.n	8002e62 <HAL_ADC_IRQHandler+0x122>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f003 0304 	and.w	r3, r3, #4
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d11a      	bne.n	8002e4a <HAL_ADC_IRQHandler+0x10a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685a      	ldr	r2, [r3, #4]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f022 020c 	bic.w	r2, r2, #12
 8002e22:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	641a      	str	r2, [r3, #64]	@ 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d112      	bne.n	8002e62 <HAL_ADC_IRQHandler+0x122>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e40:	f043 0201 	orr.w	r2, r3, #1
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	641a      	str	r2, [r3, #64]	@ 0x40
 8002e48:	e00b      	b.n	8002e62 <HAL_ADC_IRQHandler+0x122>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4e:	f043 0210 	orr.w	r2, r3, #16
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	641a      	str	r2, [r3, #64]	@ 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e5a:	f043 0201 	orr.w	r2, r3, #1
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7ff fdbc 	bl	80029e0 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	220c      	movs	r2, #12
 8002e6e:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	f003 0320 	and.w	r3, r3, #32
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d004      	beq.n	8002e84 <HAL_ADC_IRQHandler+0x144>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f003 0320 	and.w	r3, r3, #32
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d10b      	bne.n	8002e9c <HAL_ADC_IRQHandler+0x15c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f000 80a5 	beq.w	8002fda <HAL_ADC_IRQHandler+0x29a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 809f 	beq.w	8002fda <HAL_ADC_IRQHandler+0x29a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	641a      	str	r2, [r3, #64]	@ 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002ea8:	4b41      	ldr	r3, [pc, #260]	@ (8002fb0 <HAL_ADC_IRQHandler+0x270>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f003 031f 	and.w	r3, r3, #31
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d010      	beq.n	8002ed6 <HAL_ADC_IRQHandler+0x196>
 8002eb4:	4b3e      	ldr	r3, [pc, #248]	@ (8002fb0 <HAL_ADC_IRQHandler+0x270>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f003 031f 	and.w	r3, r3, #31
 8002ebc:	2b05      	cmp	r3, #5
 8002ebe:	d00a      	beq.n	8002ed6 <HAL_ADC_IRQHandler+0x196>
 8002ec0:	4b3b      	ldr	r3, [pc, #236]	@ (8002fb0 <HAL_ADC_IRQHandler+0x270>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f003 031f 	and.w	r3, r3, #31
 8002ec8:	2b09      	cmp	r3, #9
 8002eca:	d004      	beq.n	8002ed6 <HAL_ADC_IRQHandler+0x196>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ed4:	d104      	bne.n	8002ee0 <HAL_ADC_IRQHandler+0x1a0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	61bb      	str	r3, [r7, #24]
 8002ede:	e003      	b.n	8002ee8 <HAL_ADC_IRQHandler+0x1a8>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002ee0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d16a      	bne.n	8002fcc <HAL_ADC_IRQHandler+0x28c>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002ef6:	69bb      	ldr	r3, [r7, #24]
 8002ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00b      	beq.n	8002f18 <HAL_ADC_IRQHandler+0x1d8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d15e      	bne.n	8002fcc <HAL_ADC_IRQHandler+0x28c>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d159      	bne.n	8002fcc <HAL_ADC_IRQHandler+0x28c>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d054      	beq.n	8002fcc <HAL_ADC_IRQHandler+0x28c>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002f22:	4b23      	ldr	r3, [pc, #140]	@ (8002fb0 <HAL_ADC_IRQHandler+0x270>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f003 031f 	and.w	r3, r3, #31
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d010      	beq.n	8002f50 <HAL_ADC_IRQHandler+0x210>
 8002f2e:	4b20      	ldr	r3, [pc, #128]	@ (8002fb0 <HAL_ADC_IRQHandler+0x270>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f003 031f 	and.w	r3, r3, #31
 8002f36:	2b06      	cmp	r3, #6
 8002f38:	d00a      	beq.n	8002f50 <HAL_ADC_IRQHandler+0x210>
 8002f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002fb0 <HAL_ADC_IRQHandler+0x270>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f003 031f 	and.w	r3, r3, #31
 8002f42:	2b07      	cmp	r3, #7
 8002f44:	d004      	beq.n	8002f50 <HAL_ADC_IRQHandler+0x210>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f4e:	d104      	bne.n	8002f5a <HAL_ADC_IRQHandler+0x21a>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	617b      	str	r3, [r7, #20]
 8002f58:	e003      	b.n	8002f62 <HAL_ADC_IRQHandler+0x222>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002f5a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d12f      	bne.n	8002fcc <HAL_ADC_IRQHandler+0x28c>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f003 0308 	and.w	r3, r3, #8
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d11c      	bne.n	8002fb4 <HAL_ADC_IRQHandler+0x274>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	685a      	ldr	r2, [r3, #4]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002f88:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	641a      	str	r2, [r3, #64]	@ 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d114      	bne.n	8002fcc <HAL_ADC_IRQHandler+0x28c>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa6:	f043 0201 	orr.w	r2, r3, #1
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	641a      	str	r2, [r3, #64]	@ 0x40
 8002fae:	e00d      	b.n	8002fcc <HAL_ADC_IRQHandler+0x28c>
 8002fb0:	50000300 	.word	0x50000300
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb8:	f043 0210 	orr.w	r2, r3, #16
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	641a      	str	r2, [r3, #64]	@ 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fc4:	f043 0201 	orr.w	r2, r3, #1
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f7fe fc67 	bl	80018a0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2260      	movs	r2, #96	@ 0x60
 8002fd8:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d011      	beq.n	8003008 <HAL_ADC_IRQHandler+0x2c8>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00c      	beq.n	8003008 <HAL_ADC_IRQHandler+0x2c8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7ff fcfa 	bl	80029f4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2280      	movs	r2, #128	@ 0x80
 8003006:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800300e:	2b00      	cmp	r3, #0
 8003010:	d012      	beq.n	8003038 <HAL_ADC_IRQHandler+0x2f8>
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00d      	beq.n	8003038 <HAL_ADC_IRQHandler+0x2f8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003020:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f000 f9b7 	bl	800339c <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003036:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800303e:	2b00      	cmp	r3, #0
 8003040:	d012      	beq.n	8003068 <HAL_ADC_IRQHandler+0x328>
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00d      	beq.n	8003068 <HAL_ADC_IRQHandler+0x328>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003050:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f000 f9a9 	bl	80033b0 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003066:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	f003 0310 	and.w	r3, r3, #16
 800306e:	2b00      	cmp	r3, #0
 8003070:	d03b      	beq.n	80030ea <HAL_ADC_IRQHandler+0x3aa>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f003 0310 	and.w	r3, r3, #16
 8003078:	2b00      	cmp	r3, #0
 800307a:	d036      	beq.n	80030ea <HAL_ADC_IRQHandler+0x3aa>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003080:	2b01      	cmp	r3, #1
 8003082:	d102      	bne.n	800308a <HAL_ADC_IRQHandler+0x34a>
    {
      overrun_error = 1U;
 8003084:	2301      	movs	r3, #1
 8003086:	61fb      	str	r3, [r7, #28]
 8003088:	e019      	b.n	80030be <HAL_ADC_IRQHandler+0x37e>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800308a:	4b29      	ldr	r3, [pc, #164]	@ (8003130 <HAL_ADC_IRQHandler+0x3f0>)
 800308c:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 031f 	and.w	r3, r3, #31
 8003096:	2b00      	cmp	r3, #0
 8003098:	d109      	bne.n	80030ae <HAL_ADC_IRQHandler+0x36e>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	f003 0301 	and.w	r3, r3, #1
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d10a      	bne.n	80030be <HAL_ADC_IRQHandler+0x37e>
        {
          overrun_error = 1U;  
 80030a8:	2301      	movs	r3, #1
 80030aa:	61fb      	str	r3, [r7, #28]
 80030ac:	e007      	b.n	80030be <HAL_ADC_IRQHandler+0x37e>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <HAL_ADC_IRQHandler+0x37e>
        {
          overrun_error = 1U;  
 80030ba:	2301      	movs	r3, #1
 80030bc:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d10e      	bne.n	80030e2 <HAL_ADC_IRQHandler+0x3a2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030d4:	f043 0202 	orr.w	r2, r3, #2
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f7ff fc93 	bl	8002a08 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2210      	movs	r2, #16
 80030e8:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d018      	beq.n	8003126 <HAL_ADC_IRQHandler+0x3e6>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d013      	beq.n	8003126 <HAL_ADC_IRQHandler+0x3e6>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003102:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310e:	f043 0208 	orr.w	r2, r3, #8
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800311e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f000 f931 	bl	8003388 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8003126:	bf00      	nop
 8003128:	3720      	adds	r7, #32
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	50000300 	.word	0x50000300

08003134 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800313e:	2300      	movs	r3, #0
 8003140:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003148:	2b01      	cmp	r3, #1
 800314a:	d101      	bne.n	8003150 <HAL_ADCEx_Calibration_Start+0x1c>
 800314c:	2302      	movs	r3, #2
 800314e:	e05f      	b.n	8003210 <HAL_ADCEx_Calibration_Start+0xdc>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 fd77 	bl	8003c4c <ADC_Disable>
 800315e:	4603      	mov	r3, r0
 8003160:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003162:	7bfb      	ldrb	r3, [r7, #15]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d14e      	bne.n	8003206 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 800317c:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d107      	bne.n	8003194 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003192:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	689a      	ldr	r2, [r3, #8]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80031a2:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80031a4:	f7ff fbec 	bl	8002980 <HAL_GetTick>
 80031a8:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80031aa:	e01c      	b.n	80031e6 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80031ac:	f7ff fbe8 	bl	8002980 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b0a      	cmp	r3, #10
 80031b8:	d915      	bls.n	80031e6 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80031c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031c8:	d10d      	bne.n	80031e6 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ce:	f023 0312 	bic.w	r3, r3, #18
 80031d2:	f043 0210 	orr.w	r2, r3, #16
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e014      	b.n	8003210 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80031f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031f4:	d0da      	beq.n	80031ac <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fa:	f023 0303 	bic.w	r3, r3, #3
 80031fe:	f043 0201 	orr.w	r2, r3, #1
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800320e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003210:	4618      	mov	r0, r3
 8003212:	3710      	adds	r7, #16
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003220:	2300      	movs	r3, #0
 8003222:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f003 0308 	and.w	r3, r3, #8
 800322e:	2b00      	cmp	r3, #0
 8003230:	f040 80a0 	bne.w	8003374 <HAL_ADCEx_InjectedStart_IT+0x15c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800323a:	2b01      	cmp	r3, #1
 800323c:	d101      	bne.n	8003242 <HAL_ADCEx_InjectedStart_IT+0x2a>
 800323e:	2302      	movs	r3, #2
 8003240:	e09b      	b.n	800337a <HAL_ADCEx_InjectedStart_IT+0x162>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f000 fc9a 	bl	8003b84 <ADC_Enable>
 8003250:	4603      	mov	r3, r0
 8003252:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
      /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003254:	7bfb      	ldrb	r3, [r7, #15]
 8003256:	2b00      	cmp	r3, #0
 8003258:	f040 8087 	bne.w	800336a <HAL_ADCEx_InjectedStart_IT+0x152>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003260:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003264:	f023 0301 	bic.w	r3, r3, #1
 8003268:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                        HAL_ADC_STATE_INJ_BUSY);
      
      /* Case of independent mode or multimode(for devices with several ADCs):*/
      /* Set multimode state.                                                 */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003270:	4b44      	ldr	r3, [pc, #272]	@ (8003384 <HAL_ADCEx_InjectedStart_IT+0x16c>)
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 031f 	and.w	r3, r3, #31
 8003278:	2b00      	cmp	r3, #0
 800327a:	d004      	beq.n	8003286 <HAL_ADCEx_InjectedStart_IT+0x6e>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003284:	d106      	bne.n	8003294 <HAL_ADCEx_InjectedStart_IT+0x7c>
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	641a      	str	r2, [r3, #64]	@ 0x40
 8003292:	e005      	b.n	80032a0 <HAL_ADCEx_InjectedStart_IT+0x88>
      }
      else
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003298:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Check if a regular conversion is ongoing */
      /* Note: On this device, there is no ADC error code fields related to   */
      /*       conversions on group injected only. In case of conversion on   */
      /*       going on group regular, no error code is reset.                */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d102      	bne.n	80032b2 <HAL_ADCEx_InjectedStart_IT+0x9a>
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2260      	movs	r2, #96	@ 0x60
 80032c0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC Injected context queue overflow interrupt if this feature */
      /* is enabled.                                                          */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d007      	beq.n	80032e0 <HAL_ADCEx_InjectedStart_IT+0xc8>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	685a      	ldr	r2, [r3, #4]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80032de:	605a      	str	r2, [r3, #4]
      }
      
      /* Enable ADC end of conversion interrupt */
      switch(hadc->Init.EOCSelection)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	695b      	ldr	r3, [r3, #20]
 80032e4:	2b08      	cmp	r3, #8
 80032e6:	d110      	bne.n	800330a <HAL_ADCEx_InjectedStart_IT+0xf2>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	685a      	ldr	r2, [r3, #4]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f022 0220 	bic.w	r2, r2, #32
 80032f6:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	685a      	ldr	r2, [r3, #4]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003306:	605a      	str	r2, [r3, #4]
          break;
 8003308:	e008      	b.n	800331c <HAL_ADCEx_InjectedStart_IT+0x104>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	685a      	ldr	r2, [r3, #4]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8003318:	605a      	str	r2, [r3, #4]
          break;
 800331a:	bf00      	nop
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d126      	bne.n	8003378 <HAL_ADCEx_InjectedStart_IT+0x160>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 800332a:	4b16      	ldr	r3, [pc, #88]	@ (8003384 <HAL_ADCEx_InjectedStart_IT+0x16c>)
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f003 031f 	and.w	r3, r3, #31
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 8003332:	2b00      	cmp	r3, #0
 8003334:	d010      	beq.n	8003358 <HAL_ADCEx_InjectedStart_IT+0x140>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8003336:	4b13      	ldr	r3, [pc, #76]	@ (8003384 <HAL_ADCEx_InjectedStart_IT+0x16c>)
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f003 031f 	and.w	r3, r3, #31
 800333e:	2b06      	cmp	r3, #6
 8003340:	d00a      	beq.n	8003358 <HAL_ADCEx_InjectedStart_IT+0x140>
 8003342:	4b10      	ldr	r3, [pc, #64]	@ (8003384 <HAL_ADCEx_InjectedStart_IT+0x16c>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 031f 	and.w	r3, r3, #31
 800334a:	2b07      	cmp	r3, #7
 800334c:	d004      	beq.n	8003358 <HAL_ADCEx_InjectedStart_IT+0x140>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003356:	d10f      	bne.n	8003378 <HAL_ADCEx_InjectedStart_IT+0x160>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTART);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689a      	ldr	r2, [r3, #8]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f042 0208 	orr.w	r2, r2, #8
 8003366:	609a      	str	r2, [r3, #8]
 8003368:	e006      	b.n	8003378 <HAL_ADCEx_InjectedStart_IT+0x160>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8003372:	e001      	b.n	8003378 <HAL_ADCEx_InjectedStart_IT+0x160>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003374:	2302      	movs	r3, #2
 8003376:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003378:	7bfb      	ldrb	r3, [r7, #15]
}
 800337a:	4618      	mov	r0, r3
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	50000300 	.word	0x50000300

08003388 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8003390:	bf00      	nop
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b09d      	sub	sp, #116	@ 0x74
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033ce:	2300      	movs	r3, #0
 80033d0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80033d4:	2300      	movs	r3, #0
 80033d6:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 80033d8:	2300      	movs	r3, #0
 80033da:	66bb      	str	r3, [r7, #104]	@ 0x68
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d101      	bne.n	80033ea <HAL_ADCEx_InjectedConfigChannel+0x26>
 80033e6:	2302      	movs	r3, #2
 80033e8:	e2fb      	b.n	80039e2 <HAL_ADCEx_InjectedConfigChannel+0x61e>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_ADCEx_InjectedConfigChannel+0x3e>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d132      	bne.n	8003468 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d124      	bne.n	8003454 <HAL_ADCEx_InjectedConfigChannel+0x90>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	6a1b      	ldr	r3, [r3, #32]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d00c      	beq.n	800342c <HAL_ADCEx_InjectedConfigChannel+0x68>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	021a      	lsls	r2, r3, #8
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	6a1b      	ldr	r3, [r3, #32]
 800341c:	431a      	orrs	r2, r3
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003422:	4313      	orrs	r3, r2
 8003424:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003426:	4313      	orrs	r3, r2
 8003428:	66bb      	str	r3, [r7, #104]	@ 0x68
 800342a:	e005      	b.n	8003438 <HAL_ADCEx_InjectedConfigChannel+0x74>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	021b      	lsls	r3, r3, #8
 8003432:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003434:	4313      	orrs	r3, r2
 8003436:	66bb      	str	r3, [r7, #104]	@ 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800343e:	4b9c      	ldr	r3, [pc, #624]	@ (80036b0 <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 8003440:	4013      	ands	r3, r2
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	6812      	ldr	r2, [r2, #0]
 8003446:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003448:	430b      	orrs	r3, r1
 800344a:	64d3      	str	r3, [r2, #76]	@ 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003450:	649a      	str	r2, [r3, #72]	@ 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003452:	e060      	b.n	8003516 <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003458:	f043 0220 	orr.w	r2, r3, #32
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      tmp_hal_status = HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003466:	e056      	b.n	8003516 <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800346c:	2b00      	cmp	r3, #0
 800346e:	d121      	bne.n	80034b4 <HAL_ADCEx_InjectedConfigChannel+0xf0>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	699a      	ldr	r2, [r3, #24]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	649a      	str	r2, [r3, #72]	@ 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d00e      	beq.n	80034a4 <HAL_ADCEx_InjectedConfigChannel+0xe0>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	699b      	ldr	r3, [r3, #24]
 800348e:	1e59      	subs	r1, r3, #1
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	6a1b      	ldr	r3, [r3, #32]
 8003494:	4319      	orrs	r1, r3
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349a:	430b      	orrs	r3, r1
 800349c:	431a      	orrs	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	649a      	str	r2, [r3, #72]	@ 0x48
 80034a2:	e007      	b.n	80034b4 <HAL_ADCEx_InjectedConfigChannel+0xf0>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	3b01      	subs	r3, #1
 80034ae:	431a      	orrs	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	649a      	str	r2, [r3, #72]	@ 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	4613      	mov	r3, r2
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	4413      	add	r3, r2
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	3302      	adds	r3, #2
 80034c6:	221f      	movs	r2, #31
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	43db      	mvns	r3, r3
 80034ce:	4019      	ands	r1, r3
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	6818      	ldr	r0, [r3, #0]
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	4613      	mov	r3, r2
 80034da:	005b      	lsls	r3, r3, #1
 80034dc:	4413      	add	r3, r2
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	3302      	adds	r3, #2
 80034e2:	fa00 f303 	lsl.w	r3, r0, r3
 80034e6:	ea41 0203 	orr.w	r2, r1, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	649a      	str	r2, [r3, #72]	@ 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034f2:	1e5a      	subs	r2, r3, #1
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	64da      	str	r2, [r3, #76]	@ 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d10a      	bne.n	8003516 <HAL_ADCEx_InjectedConfigChannel+0x152>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003506:	4b6a      	ldr	r3, [pc, #424]	@ (80036b0 <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 8003508:	4013      	ands	r3, r2
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	6812      	ldr	r2, [r2, #0]
 8003512:	430b      	orrs	r3, r1
 8003514:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f003 0308 	and.w	r3, r3, #8
 8003520:	2b00      	cmp	r3, #0
 8003522:	d12d      	bne.n	8003580 <HAL_ADCEx_InjectedConfigChannel+0x1bc>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	7f5b      	ldrb	r3, [r3, #29]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d110      	bne.n	800354e <HAL_ADCEx_InjectedConfigChannel+0x18a>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	7f9b      	ldrb	r3, [r3, #30]
 800353a:	055a      	lsls	r2, r3, #21
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	7f1b      	ldrb	r3, [r3, #28]
 8003540:	051b      	lsls	r3, r3, #20
 8003542:	431a      	orrs	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	430a      	orrs	r2, r1
 800354a:	60da      	str	r2, [r3, #12]
 800354c:	e018      	b.n	8003580 <HAL_ADCEx_InjectedConfigChannel+0x1bc>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	7f9b      	ldrb	r3, [r3, #30]
 800355c:	055a      	lsls	r2, r3, #21
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	430a      	orrs	r2, r1
 8003564:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	7f1b      	ldrb	r3, [r3, #28]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d108      	bne.n	8003580 <HAL_ADCEx_InjectedConfigChannel+0x1bc>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003572:	f043 0220 	orr.w	r2, r3, #32
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	f003 030c 	and.w	r3, r3, #12
 800358a:	2b00      	cmp	r3, #0
 800358c:	f040 8110 	bne.w	80037b0 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	6a1b      	ldr	r3, [r3, #32]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d10c      	bne.n	80035b2 <HAL_ADCEx_InjectedConfigChannel+0x1ee>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	f023 7100 	bic.w	r1, r3, #33554432	@ 0x2000000
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	7f5b      	ldrb	r3, [r3, #29]
 80035a6:	065a      	lsls	r2, r3, #25
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	430a      	orrs	r2, r1
 80035ae:	60da      	str	r2, [r3, #12]
 80035b0:	e014      	b.n	80035dc <HAL_ADCEx_InjectedConfigChannel+0x218>
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68da      	ldr	r2, [r3, #12]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80035c0:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	7f5b      	ldrb	r3, [r3, #29]
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d108      	bne.n	80035dc <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ce:	f043 0220 	orr.w	r2, r3, #32
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2b09      	cmp	r3, #9
 80035e2:	d91c      	bls.n	800361e <HAL_ADCEx_InjectedConfigChannel+0x25a>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6999      	ldr	r1, [r3, #24]
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	4613      	mov	r3, r2
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	4413      	add	r3, r2
 80035f4:	3b1e      	subs	r3, #30
 80035f6:	2207      	movs	r2, #7
 80035f8:	fa02 f303 	lsl.w	r3, r2, r3
 80035fc:	43db      	mvns	r3, r3
 80035fe:	4019      	ands	r1, r3
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	6898      	ldr	r0, [r3, #8]
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	4613      	mov	r3, r2
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	4413      	add	r3, r2
 800360e:	3b1e      	subs	r3, #30
 8003610:	fa00 f203 	lsl.w	r2, r0, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	430a      	orrs	r2, r1
 800361a:	619a      	str	r2, [r3, #24]
 800361c:	e019      	b.n	8003652 <HAL_ADCEx_InjectedConfigChannel+0x28e>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6959      	ldr	r1, [r3, #20]
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	4613      	mov	r3, r2
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	4413      	add	r3, r2
 800362e:	2207      	movs	r2, #7
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43db      	mvns	r3, r3
 8003636:	4019      	ands	r1, r3
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	6898      	ldr	r0, [r3, #8]
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	4613      	mov	r3, r2
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	4413      	add	r3, r2
 8003646:	fa00 f203 	lsl.w	r2, r0, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	430a      	orrs	r2, r1
 8003650:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	695a      	ldr	r2, [r3, #20]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	08db      	lsrs	r3, r3, #3
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	fa02 f303 	lsl.w	r3, r2, r3
 8003668:	667b      	str	r3, [r7, #100]	@ 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	3b01      	subs	r3, #1
 8003670:	2b03      	cmp	r3, #3
 8003672:	d854      	bhi.n	800371e <HAL_ADCEx_InjectedConfigChannel+0x35a>
 8003674:	a201      	add	r2, pc, #4	@ (adr r2, 800367c <HAL_ADCEx_InjectedConfigChannel+0x2b8>)
 8003676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800367a:	bf00      	nop
 800367c:	0800368d 	.word	0x0800368d
 8003680:	080036b9 	.word	0x080036b9
 8003684:	080036db 	.word	0x080036db
 8003688:	080036fd 	.word	0x080036fd
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003692:	4b08      	ldr	r3, [pc, #32]	@ (80036b4 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8003694:	4013      	ands	r3, r2
 8003696:	683a      	ldr	r2, [r7, #0]
 8003698:	6812      	ldr	r2, [r2, #0]
 800369a:	0691      	lsls	r1, r2, #26
 800369c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800369e:	430a      	orrs	r2, r1
 80036a0:	431a      	orrs	r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80036aa:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 80036ac:	e080      	b.n	80037b0 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
 80036ae:	bf00      	nop
 80036b0:	82082000 	.word	0x82082000
 80036b4:	83fff000 	.word	0x83fff000
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80036be:	4b93      	ldr	r3, [pc, #588]	@ (800390c <HAL_ADCEx_InjectedConfigChannel+0x548>)
 80036c0:	4013      	ands	r3, r2
 80036c2:	683a      	ldr	r2, [r7, #0]
 80036c4:	6812      	ldr	r2, [r2, #0]
 80036c6:	0691      	lsls	r1, r2, #26
 80036c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80036ca:	430a      	orrs	r2, r1
 80036cc:	431a      	orrs	r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80036d6:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 80036d8:	e06a      	b.n	80037b0 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80036e0:	4b8a      	ldr	r3, [pc, #552]	@ (800390c <HAL_ADCEx_InjectedConfigChannel+0x548>)
 80036e2:	4013      	ands	r3, r2
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	6812      	ldr	r2, [r2, #0]
 80036e8:	0691      	lsls	r1, r2, #26
 80036ea:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80036ec:	430a      	orrs	r2, r1
 80036ee:	431a      	orrs	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80036f8:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 80036fa:	e059      	b.n	80037b0 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003702:	4b82      	ldr	r3, [pc, #520]	@ (800390c <HAL_ADCEx_InjectedConfigChannel+0x548>)
 8003704:	4013      	ands	r3, r2
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	6812      	ldr	r2, [r2, #0]
 800370a:	0691      	lsls	r1, r2, #26
 800370c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800370e:	430a      	orrs	r2, r1
 8003710:	431a      	orrs	r2, r3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800371a:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 800371c:	e048      	b.n	80037b0 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003724:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	069b      	lsls	r3, r3, #26
 800372e:	429a      	cmp	r2, r3
 8003730:	d107      	bne.n	8003742 <HAL_ADCEx_InjectedConfigChannel+0x37e>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003740:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003748:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	069b      	lsls	r3, r3, #26
 8003752:	429a      	cmp	r2, r3
 8003754:	d107      	bne.n	8003766 <HAL_ADCEx_InjectedConfigChannel+0x3a2>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003764:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800376c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	069b      	lsls	r3, r3, #26
 8003776:	429a      	cmp	r2, r3
 8003778:	d107      	bne.n	800378a <HAL_ADCEx_InjectedConfigChannel+0x3c6>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003788:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003790:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	069b      	lsls	r3, r3, #26
 800379a:	429a      	cmp	r2, r3
 800379c:	d107      	bne.n	80037ae <HAL_ADCEx_InjectedConfigChannel+0x3ea>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80037ac:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 80037ae:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	f003 0303 	and.w	r3, r3, #3
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d108      	bne.n	80037d0 <HAL_ADCEx_InjectedConfigChannel+0x40c>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0301 	and.w	r3, r3, #1
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d101      	bne.n	80037d0 <HAL_ADCEx_InjectedConfigChannel+0x40c>
 80037cc:	2301      	movs	r3, #1
 80037ce:	e000      	b.n	80037d2 <HAL_ADCEx_InjectedConfigChannel+0x40e>
 80037d0:	2300      	movs	r3, #0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	f040 80ff 	bne.w	80039d6 <HAL_ADCEx_InjectedConfigChannel+0x612>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d00f      	beq.n	8003800 <HAL_ADCEx_InjectedConfigChannel+0x43c>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2201      	movs	r2, #1
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	43da      	mvns	r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	400a      	ands	r2, r1
 80037fa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80037fe:	e049      	b.n	8003894 <HAL_ADCEx_InjectedConfigChannel+0x4d0>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2201      	movs	r2, #1
 800380e:	409a      	lsls	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2b09      	cmp	r3, #9
 8003820:	d91c      	bls.n	800385c <HAL_ADCEx_InjectedConfigChannel+0x498>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	6999      	ldr	r1, [r3, #24]
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	4613      	mov	r3, r2
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	4413      	add	r3, r2
 8003832:	3b1b      	subs	r3, #27
 8003834:	2207      	movs	r2, #7
 8003836:	fa02 f303 	lsl.w	r3, r2, r3
 800383a:	43db      	mvns	r3, r3
 800383c:	4019      	ands	r1, r3
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	6898      	ldr	r0, [r3, #8]
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	4613      	mov	r3, r2
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	4413      	add	r3, r2
 800384c:	3b1b      	subs	r3, #27
 800384e:	fa00 f203 	lsl.w	r2, r0, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	430a      	orrs	r2, r1
 8003858:	619a      	str	r2, [r3, #24]
 800385a:	e01b      	b.n	8003894 <HAL_ADCEx_InjectedConfigChannel+0x4d0>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	6959      	ldr	r1, [r3, #20]
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	1c5a      	adds	r2, r3, #1
 8003868:	4613      	mov	r3, r2
 800386a:	005b      	lsls	r3, r3, #1
 800386c:	4413      	add	r3, r2
 800386e:	2207      	movs	r2, #7
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	43db      	mvns	r3, r3
 8003876:	4019      	ands	r1, r3
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	6898      	ldr	r0, [r3, #8]
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	1c5a      	adds	r2, r3, #1
 8003882:	4613      	mov	r3, r2
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	4413      	add	r3, r2
 8003888:	fa00 f203 	lsl.w	r2, r0, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	430a      	orrs	r2, r1
 8003892:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003894:	4b1e      	ldr	r3, [pc, #120]	@ (8003910 <HAL_ADCEx_InjectedConfigChannel+0x54c>)
 8003896:	663b      	str	r3, [r7, #96]	@ 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2b10      	cmp	r3, #16
 800389e:	d105      	bne.n	80038ac <HAL_ADCEx_InjectedConfigChannel+0x4e8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80038a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d014      	beq.n	80038d6 <HAL_ADCEx_InjectedConfigChannel+0x512>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80038b0:	2b11      	cmp	r3, #17
 80038b2:	d105      	bne.n	80038c0 <HAL_ADCEx_InjectedConfigChannel+0x4fc>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80038b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00a      	beq.n	80038d6 <HAL_ADCEx_InjectedConfigChannel+0x512>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80038c4:	2b12      	cmp	r3, #18
 80038c6:	f040 8086 	bne.w	80039d6 <HAL_ADCEx_InjectedConfigChannel+0x612>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80038ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d17f      	bne.n	80039d6 <HAL_ADCEx_InjectedConfigChannel+0x612>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038de:	d102      	bne.n	80038e6 <HAL_ADCEx_InjectedConfigChannel+0x522>
 80038e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003914 <HAL_ADCEx_InjectedConfigChannel+0x550>)
 80038e2:	613b      	str	r3, [r7, #16]
 80038e4:	e002      	b.n	80038ec <HAL_ADCEx_InjectedConfigChannel+0x528>
 80038e6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80038ea:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f003 0303 	and.w	r3, r3, #3
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d10e      	bne.n	8003918 <HAL_ADCEx_InjectedConfigChannel+0x554>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b01      	cmp	r3, #1
 8003906:	d107      	bne.n	8003918 <HAL_ADCEx_InjectedConfigChannel+0x554>
 8003908:	2301      	movs	r3, #1
 800390a:	e006      	b.n	800391a <HAL_ADCEx_InjectedConfigChannel+0x556>
 800390c:	83fff000 	.word	0x83fff000
 8003910:	50000300 	.word	0x50000300
 8003914:	50000100 	.word	0x50000100
 8003918:	2300      	movs	r3, #0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d150      	bne.n	80039c0 <HAL_ADCEx_InjectedConfigChannel+0x5fc>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800391e:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003920:	2b00      	cmp	r3, #0
 8003922:	d010      	beq.n	8003946 <HAL_ADCEx_InjectedConfigChannel+0x582>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f003 0303 	and.w	r3, r3, #3
 800392c:	2b01      	cmp	r3, #1
 800392e:	d107      	bne.n	8003940 <HAL_ADCEx_InjectedConfigChannel+0x57c>
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0301 	and.w	r3, r3, #1
 8003938:	2b01      	cmp	r3, #1
 800393a:	d101      	bne.n	8003940 <HAL_ADCEx_InjectedConfigChannel+0x57c>
 800393c:	2301      	movs	r3, #1
 800393e:	e000      	b.n	8003942 <HAL_ADCEx_InjectedConfigChannel+0x57e>
 8003940:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003942:	2b00      	cmp	r3, #0
 8003944:	d13c      	bne.n	80039c0 <HAL_ADCEx_InjectedConfigChannel+0x5fc>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2b10      	cmp	r3, #16
 800394c:	d11d      	bne.n	800398a <HAL_ADCEx_InjectedConfigChannel+0x5c6>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003956:	d118      	bne.n	800398a <HAL_ADCEx_InjectedConfigChannel+0x5c6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003958:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003960:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003962:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003964:	4b22      	ldr	r3, [pc, #136]	@ (80039f0 <HAL_ADCEx_InjectedConfigChannel+0x62c>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a22      	ldr	r2, [pc, #136]	@ (80039f4 <HAL_ADCEx_InjectedConfigChannel+0x630>)
 800396a:	fba2 2303 	umull	r2, r3, r2, r3
 800396e:	0c9a      	lsrs	r2, r3, #18
 8003970:	4613      	mov	r3, r2
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	4413      	add	r3, r2
 8003976:	005b      	lsls	r3, r3, #1
 8003978:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 800397a:	e002      	b.n	8003982 <HAL_ADCEx_InjectedConfigChannel+0x5be>
          {
            wait_loop_index--;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	3b01      	subs	r3, #1
 8003980:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1f9      	bne.n	800397c <HAL_ADCEx_InjectedConfigChannel+0x5b8>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003988:	e024      	b.n	80039d4 <HAL_ADCEx_InjectedConfigChannel+0x610>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2b11      	cmp	r3, #17
 8003990:	d10b      	bne.n	80039aa <HAL_ADCEx_InjectedConfigChannel+0x5e6>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800399a:	d106      	bne.n	80039aa <HAL_ADCEx_InjectedConfigChannel+0x5e6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800399c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80039a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039a6:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80039a8:	e014      	b.n	80039d4 <HAL_ADCEx_InjectedConfigChannel+0x610>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2b12      	cmp	r3, #18
 80039b0:	d110      	bne.n	80039d4 <HAL_ADCEx_InjectedConfigChannel+0x610>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80039b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80039ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039bc:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80039be:	e009      	b.n	80039d4 <HAL_ADCEx_InjectedConfigChannel+0x610>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c4:	f043 0220 	orr.w	r2, r3, #32
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80039d2:	e000      	b.n	80039d6 <HAL_ADCEx_InjectedConfigChannel+0x612>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80039d4:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80039de:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3774      	adds	r7, #116	@ 0x74
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	20000038 	.word	0x20000038
 80039f4:	431bde83 	.word	0x431bde83

080039f8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b099      	sub	sp, #100	@ 0x64
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a02:	2300      	movs	r3, #0
 8003a04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a10:	d102      	bne.n	8003a18 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003a12:	4b5a      	ldr	r3, [pc, #360]	@ (8003b7c <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8003a14:	60bb      	str	r3, [r7, #8]
 8003a16:	e002      	b.n	8003a1e <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8003a18:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003a1c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d101      	bne.n	8003a28 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e0a2      	b.n	8003b6e <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e09b      	b.n	8003b6e <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f003 0304 	and.w	r3, r3, #4
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d17f      	bne.n	8003b4c <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f003 0304 	and.w	r3, r3, #4
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d179      	bne.n	8003b4c <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a58:	4b49      	ldr	r3, [pc, #292]	@ (8003b80 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8003a5a:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d040      	beq.n	8003ae6 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003a64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	6859      	ldr	r1, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003a76:	035b      	lsls	r3, r3, #13
 8003a78:	430b      	orrs	r3, r1
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a7e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f003 0303 	and.w	r3, r3, #3
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d108      	bne.n	8003aa0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d101      	bne.n	8003aa0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e000      	b.n	8003aa2 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d15c      	bne.n	8003b60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d107      	bne.n	8003ac2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0301 	and.w	r3, r3, #1
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d101      	bne.n	8003ac2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e000      	b.n	8003ac4 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8003ac2:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d14b      	bne.n	8003b60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003ac8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003ad0:	f023 030f 	bic.w	r3, r3, #15
 8003ad4:	683a      	ldr	r2, [r7, #0]
 8003ad6:	6811      	ldr	r1, [r2, #0]
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	6892      	ldr	r2, [r2, #8]
 8003adc:	430a      	orrs	r2, r1
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ae2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ae4:	e03c      	b.n	8003b60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003ae6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003aee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003af0:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f003 0303 	and.w	r3, r3, #3
 8003afc:	2b01      	cmp	r3, #1
 8003afe:	d108      	bne.n	8003b12 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d101      	bne.n	8003b12 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e000      	b.n	8003b14 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8003b12:	2300      	movs	r3, #0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d123      	bne.n	8003b60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f003 0303 	and.w	r3, r3, #3
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d107      	bne.n	8003b34 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0301 	and.w	r3, r3, #1
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d101      	bne.n	8003b34 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003b30:	2301      	movs	r3, #1
 8003b32:	e000      	b.n	8003b36 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003b34:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d112      	bne.n	8003b60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003b3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003b42:	f023 030f 	bic.w	r3, r3, #15
 8003b46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b48:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003b4a:	e009      	b.n	8003b60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b50:	f043 0220 	orr.w	r2, r3, #32
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8003b5e:	e000      	b.n	8003b62 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003b60:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003b6a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3764      	adds	r7, #100	@ 0x64
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	50000100 	.word	0x50000100
 8003b80:	50000300 	.word	0x50000300

08003b84 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f003 0303 	and.w	r3, r3, #3
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d108      	bne.n	8003bb0 <ADC_Enable+0x2c>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0301 	and.w	r3, r3, #1
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d101      	bne.n	8003bb0 <ADC_Enable+0x2c>
 8003bac:	2301      	movs	r3, #1
 8003bae:	e000      	b.n	8003bb2 <ADC_Enable+0x2e>
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d143      	bne.n	8003c3e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	689a      	ldr	r2, [r3, #8]
 8003bbc:	4b22      	ldr	r3, [pc, #136]	@ (8003c48 <ADC_Enable+0xc4>)
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00d      	beq.n	8003be0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc8:	f043 0210 	orr.w	r2, r3, #16
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd4:	f043 0201 	orr.w	r2, r3, #1
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e02f      	b.n	8003c40 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689a      	ldr	r2, [r3, #8]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f042 0201 	orr.w	r2, r2, #1
 8003bee:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003bf0:	f7fe fec6 	bl	8002980 <HAL_GetTick>
 8003bf4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003bf6:	e01b      	b.n	8003c30 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003bf8:	f7fe fec2 	bl	8002980 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d914      	bls.n	8003c30 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d00d      	beq.n	8003c30 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c18:	f043 0210 	orr.w	r2, r3, #16
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c24:	f043 0201 	orr.w	r2, r3, #1
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e007      	b.n	8003c40 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d1dc      	bne.n	8003bf8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3710      	adds	r7, #16
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	8000003f 	.word	0x8000003f

08003c4c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c54:	2300      	movs	r3, #0
 8003c56:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 0303 	and.w	r3, r3, #3
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d108      	bne.n	8003c78 <ADC_Disable+0x2c>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d101      	bne.n	8003c78 <ADC_Disable+0x2c>
 8003c74:	2301      	movs	r3, #1
 8003c76:	e000      	b.n	8003c7a <ADC_Disable+0x2e>
 8003c78:	2300      	movs	r3, #0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d047      	beq.n	8003d0e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f003 030d 	and.w	r3, r3, #13
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d10f      	bne.n	8003cac <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689a      	ldr	r2, [r3, #8]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f042 0202 	orr.w	r2, r2, #2
 8003c9a:	609a      	str	r2, [r3, #8]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2203      	movs	r2, #3
 8003ca2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003ca4:	f7fe fe6c 	bl	8002980 <HAL_GetTick>
 8003ca8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003caa:	e029      	b.n	8003d00 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb0:	f043 0210 	orr.w	r2, r3, #16
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cbc:	f043 0201 	orr.w	r2, r3, #1
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e023      	b.n	8003d10 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003cc8:	f7fe fe5a 	bl	8002980 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d914      	bls.n	8003d00 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d10d      	bne.n	8003d00 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce8:	f043 0210 	orr.w	r2, r3, #16
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf4:	f043 0201 	orr.w	r2, r3, #1
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e007      	b.n	8003d10 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d0dc      	beq.n	8003cc8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3710      	adds	r7, #16
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b085      	sub	sp, #20
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f003 0307 	and.w	r3, r3, #7
 8003d26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d28:	4b0c      	ldr	r3, [pc, #48]	@ (8003d5c <__NVIC_SetPriorityGrouping+0x44>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d2e:	68ba      	ldr	r2, [r7, #8]
 8003d30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d34:	4013      	ands	r3, r2
 8003d36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d4a:	4a04      	ldr	r2, [pc, #16]	@ (8003d5c <__NVIC_SetPriorityGrouping+0x44>)
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	60d3      	str	r3, [r2, #12]
}
 8003d50:	bf00      	nop
 8003d52:	3714      	adds	r7, #20
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	e000ed00 	.word	0xe000ed00

08003d60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d64:	4b04      	ldr	r3, [pc, #16]	@ (8003d78 <__NVIC_GetPriorityGrouping+0x18>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	0a1b      	lsrs	r3, r3, #8
 8003d6a:	f003 0307 	and.w	r3, r3, #7
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	e000ed00 	.word	0xe000ed00

08003d7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	4603      	mov	r3, r0
 8003d84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	db0b      	blt.n	8003da6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d8e:	79fb      	ldrb	r3, [r7, #7]
 8003d90:	f003 021f 	and.w	r2, r3, #31
 8003d94:	4907      	ldr	r1, [pc, #28]	@ (8003db4 <__NVIC_EnableIRQ+0x38>)
 8003d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9a:	095b      	lsrs	r3, r3, #5
 8003d9c:	2001      	movs	r0, #1
 8003d9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	e000e100 	.word	0xe000e100

08003db8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	6039      	str	r1, [r7, #0]
 8003dc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	db0a      	blt.n	8003de2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	490c      	ldr	r1, [pc, #48]	@ (8003e04 <__NVIC_SetPriority+0x4c>)
 8003dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd6:	0112      	lsls	r2, r2, #4
 8003dd8:	b2d2      	uxtb	r2, r2
 8003dda:	440b      	add	r3, r1
 8003ddc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003de0:	e00a      	b.n	8003df8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	b2da      	uxtb	r2, r3
 8003de6:	4908      	ldr	r1, [pc, #32]	@ (8003e08 <__NVIC_SetPriority+0x50>)
 8003de8:	79fb      	ldrb	r3, [r7, #7]
 8003dea:	f003 030f 	and.w	r3, r3, #15
 8003dee:	3b04      	subs	r3, #4
 8003df0:	0112      	lsls	r2, r2, #4
 8003df2:	b2d2      	uxtb	r2, r2
 8003df4:	440b      	add	r3, r1
 8003df6:	761a      	strb	r2, [r3, #24]
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr
 8003e04:	e000e100 	.word	0xe000e100
 8003e08:	e000ed00 	.word	0xe000ed00

08003e0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b089      	sub	sp, #36	@ 0x24
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f003 0307 	and.w	r3, r3, #7
 8003e1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	f1c3 0307 	rsb	r3, r3, #7
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	bf28      	it	cs
 8003e2a:	2304      	movcs	r3, #4
 8003e2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	3304      	adds	r3, #4
 8003e32:	2b06      	cmp	r3, #6
 8003e34:	d902      	bls.n	8003e3c <NVIC_EncodePriority+0x30>
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	3b03      	subs	r3, #3
 8003e3a:	e000      	b.n	8003e3e <NVIC_EncodePriority+0x32>
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e40:	f04f 32ff 	mov.w	r2, #4294967295
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4a:	43da      	mvns	r2, r3
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	401a      	ands	r2, r3
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e54:	f04f 31ff 	mov.w	r1, #4294967295
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e5e:	43d9      	mvns	r1, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e64:	4313      	orrs	r3, r2
         );
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3724      	adds	r7, #36	@ 0x24
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
	...

08003e74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e84:	d301      	bcc.n	8003e8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e86:	2301      	movs	r3, #1
 8003e88:	e00f      	b.n	8003eaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8003eb4 <SysTick_Config+0x40>)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e92:	210f      	movs	r1, #15
 8003e94:	f04f 30ff 	mov.w	r0, #4294967295
 8003e98:	f7ff ff8e 	bl	8003db8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e9c:	4b05      	ldr	r3, [pc, #20]	@ (8003eb4 <SysTick_Config+0x40>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ea2:	4b04      	ldr	r3, [pc, #16]	@ (8003eb4 <SysTick_Config+0x40>)
 8003ea4:	2207      	movs	r2, #7
 8003ea6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3708      	adds	r7, #8
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	e000e010 	.word	0xe000e010

08003eb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f7ff ff29 	bl	8003d18 <__NVIC_SetPriorityGrouping>
}
 8003ec6:	bf00      	nop
 8003ec8:	3708      	adds	r7, #8
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b086      	sub	sp, #24
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	607a      	str	r2, [r7, #4]
 8003eda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ee0:	f7ff ff3e 	bl	8003d60 <__NVIC_GetPriorityGrouping>
 8003ee4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	68b9      	ldr	r1, [r7, #8]
 8003eea:	6978      	ldr	r0, [r7, #20]
 8003eec:	f7ff ff8e 	bl	8003e0c <NVIC_EncodePriority>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ef6:	4611      	mov	r1, r2
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f7ff ff5d 	bl	8003db8 <__NVIC_SetPriority>
}
 8003efe:	bf00      	nop
 8003f00:	3718      	adds	r7, #24
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b082      	sub	sp, #8
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7ff ff31 	bl	8003d7c <__NVIC_EnableIRQ>
}
 8003f1a:	bf00      	nop
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b082      	sub	sp, #8
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7ff ffa2 	bl	8003e74 <SysTick_Config>
 8003f30:	4603      	mov	r3, r0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b084      	sub	sp, #16
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f42:	2300      	movs	r3, #0
 8003f44:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d101      	bne.n	8003f50 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e037      	b.n	8003fc0 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f66:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003f6a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003f74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	69db      	ldr	r3, [r3, #28]
 8003f92:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	68fa      	ldr	r2, [r7, #12]
 8003fa0:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 f9bc 	bl	8004320 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003fbe:	2300      	movs	r3, #0
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3710      	adds	r7, #16
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b086      	sub	sp, #24
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
 8003fd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d101      	bne.n	8003fe8 <HAL_DMA_Start_IT+0x20>
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	e04a      	b.n	800407e <HAL_DMA_Start_IT+0xb6>
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d13a      	bne.n	8004070 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2202      	movs	r2, #2
 8003ffe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 0201 	bic.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	68b9      	ldr	r1, [r7, #8]
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f000 f950 	bl	80042c4 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004028:	2b00      	cmp	r3, #0
 800402a:	d008      	beq.n	800403e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f042 020e 	orr.w	r2, r2, #14
 800403a:	601a      	str	r2, [r3, #0]
 800403c:	e00f      	b.n	800405e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f042 020a 	orr.w	r2, r2, #10
 800404c:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0204 	bic.w	r2, r2, #4
 800405c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f042 0201 	orr.w	r2, r2, #1
 800406c:	601a      	str	r2, [r3, #0]
 800406e:	e005      	b.n	800407c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004078:	2302      	movs	r3, #2
 800407a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800407c:	7dfb      	ldrb	r3, [r7, #23]
}
 800407e:	4618      	mov	r0, r3
 8004080:	3718      	adds	r7, #24
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}

08004086 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004086:	b480      	push	{r7}
 8004088:	b083      	sub	sp, #12
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d101      	bne.n	8004098 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e02e      	b.n	80040f6 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d008      	beq.n	80040b4 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2204      	movs	r2, #4
 80040a6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e020      	b.n	80040f6 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 020e 	bic.w	r2, r2, #14
 80040c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f022 0201 	bic.w	r2, r2, #1
 80040d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040dc:	2101      	movs	r1, #1
 80040de:	fa01 f202 	lsl.w	r2, r1, r2
 80040e2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	370c      	adds	r7, #12
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr

08004102 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004102:	b580      	push	{r7, lr}
 8004104:	b084      	sub	sp, #16
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800410a:	2300      	movs	r3, #0
 800410c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004114:	2b02      	cmp	r3, #2
 8004116:	d005      	beq.n	8004124 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2204      	movs	r2, #4
 800411c:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	73fb      	strb	r3, [r7, #15]
 8004122:	e027      	b.n	8004174 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f022 020e 	bic.w	r2, r2, #14
 8004132:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f022 0201 	bic.w	r2, r2, #1
 8004142:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800414c:	2101      	movs	r1, #1
 800414e:	fa01 f202 	lsl.w	r2, r1, r2
 8004152:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004168:	2b00      	cmp	r3, #0
 800416a:	d003      	beq.n	8004174 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	4798      	blx	r3
    }
  }
  return status;
 8004174:	7bfb      	ldrb	r3, [r7, #15]
}
 8004176:	4618      	mov	r0, r3
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}

0800417e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800417e:	b580      	push	{r7, lr}
 8004180:	b084      	sub	sp, #16
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419a:	2204      	movs	r2, #4
 800419c:	409a      	lsls	r2, r3
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	4013      	ands	r3, r2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d024      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x72>
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	f003 0304 	and.w	r3, r3, #4
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d01f      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0320 	and.w	r3, r3, #32
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d107      	bne.n	80041ce <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0204 	bic.w	r2, r2, #4
 80041cc:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d6:	2104      	movs	r1, #4
 80041d8:	fa01 f202 	lsl.w	r2, r1, r2
 80041dc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d06a      	beq.n	80042bc <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80041ee:	e065      	b.n	80042bc <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f4:	2202      	movs	r2, #2
 80041f6:	409a      	lsls	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	4013      	ands	r3, r2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d02c      	beq.n	800425a <HAL_DMA_IRQHandler+0xdc>
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d027      	beq.n	800425a <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0320 	and.w	r3, r3, #32
 8004214:	2b00      	cmp	r3, #0
 8004216:	d10b      	bne.n	8004230 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 020a 	bic.w	r2, r2, #10
 8004226:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004238:	2102      	movs	r1, #2
 800423a:	fa01 f202 	lsl.w	r2, r1, r2
 800423e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800424c:	2b00      	cmp	r3, #0
 800424e:	d035      	beq.n	80042bc <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004258:	e030      	b.n	80042bc <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425e:	2208      	movs	r2, #8
 8004260:	409a      	lsls	r2, r3
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	4013      	ands	r3, r2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d028      	beq.n	80042bc <HAL_DMA_IRQHandler+0x13e>
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	f003 0308 	and.w	r3, r3, #8
 8004270:	2b00      	cmp	r3, #0
 8004272:	d023      	beq.n	80042bc <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 020e 	bic.w	r2, r2, #14
 8004282:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428c:	2101      	movs	r1, #1
 800428e:	fa01 f202 	lsl.w	r2, r1, r2
 8004292:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d004      	beq.n	80042bc <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	4798      	blx	r3
    }
  }
}
 80042ba:	e7ff      	b.n	80042bc <HAL_DMA_IRQHandler+0x13e>
 80042bc:	bf00      	nop
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b085      	sub	sp, #20
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
 80042d0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042da:	2101      	movs	r1, #1
 80042dc:	fa01 f202 	lsl.w	r2, r1, r2
 80042e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	683a      	ldr	r2, [r7, #0]
 80042e8:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	2b10      	cmp	r3, #16
 80042f0:	d108      	bne.n	8004304 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	68ba      	ldr	r2, [r7, #8]
 8004300:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004302:	e007      	b.n	8004314 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68ba      	ldr	r2, [r7, #8]
 800430a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	60da      	str	r2, [r3, #12]
}
 8004314:	bf00      	nop
 8004316:	3714      	adds	r7, #20
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	461a      	mov	r2, r3
 800432e:	4b09      	ldr	r3, [pc, #36]	@ (8004354 <DMA_CalcBaseAndBitshift+0x34>)
 8004330:	4413      	add	r3, r2
 8004332:	4a09      	ldr	r2, [pc, #36]	@ (8004358 <DMA_CalcBaseAndBitshift+0x38>)
 8004334:	fba2 2303 	umull	r2, r3, r2, r3
 8004338:	091b      	lsrs	r3, r3, #4
 800433a:	009a      	lsls	r2, r3, #2
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4a06      	ldr	r2, [pc, #24]	@ (800435c <DMA_CalcBaseAndBitshift+0x3c>)
 8004344:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8004346:	bf00      	nop
 8004348:	370c      	adds	r7, #12
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	bffdfff8 	.word	0xbffdfff8
 8004358:	cccccccd 	.word	0xcccccccd
 800435c:	40020000 	.word	0x40020000

08004360 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004360:	b480      	push	{r7}
 8004362:	b087      	sub	sp, #28
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800436a:	2300      	movs	r3, #0
 800436c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800436e:	e14e      	b.n	800460e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	2101      	movs	r1, #1
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	fa01 f303 	lsl.w	r3, r1, r3
 800437c:	4013      	ands	r3, r2
 800437e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2b00      	cmp	r3, #0
 8004384:	f000 8140 	beq.w	8004608 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f003 0303 	and.w	r3, r3, #3
 8004390:	2b01      	cmp	r3, #1
 8004392:	d005      	beq.n	80043a0 <HAL_GPIO_Init+0x40>
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f003 0303 	and.w	r3, r3, #3
 800439c:	2b02      	cmp	r3, #2
 800439e:	d130      	bne.n	8004402 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	005b      	lsls	r3, r3, #1
 80043aa:	2203      	movs	r2, #3
 80043ac:	fa02 f303 	lsl.w	r3, r2, r3
 80043b0:	43db      	mvns	r3, r3
 80043b2:	693a      	ldr	r2, [r7, #16]
 80043b4:	4013      	ands	r3, r2
 80043b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	68da      	ldr	r2, [r3, #12]
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	005b      	lsls	r3, r3, #1
 80043c0:	fa02 f303 	lsl.w	r3, r2, r3
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	693a      	ldr	r2, [r7, #16]
 80043ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043d6:	2201      	movs	r2, #1
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	fa02 f303 	lsl.w	r3, r2, r3
 80043de:	43db      	mvns	r3, r3
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	4013      	ands	r3, r2
 80043e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	091b      	lsrs	r3, r3, #4
 80043ec:	f003 0201 	and.w	r2, r3, #1
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	fa02 f303 	lsl.w	r3, r2, r3
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f003 0303 	and.w	r3, r3, #3
 800440a:	2b03      	cmp	r3, #3
 800440c:	d017      	beq.n	800443e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	005b      	lsls	r3, r3, #1
 8004418:	2203      	movs	r2, #3
 800441a:	fa02 f303 	lsl.w	r3, r2, r3
 800441e:	43db      	mvns	r3, r3
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	4013      	ands	r3, r2
 8004424:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	689a      	ldr	r2, [r3, #8]
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	005b      	lsls	r3, r3, #1
 800442e:	fa02 f303 	lsl.w	r3, r2, r3
 8004432:	693a      	ldr	r2, [r7, #16]
 8004434:	4313      	orrs	r3, r2
 8004436:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	693a      	ldr	r2, [r7, #16]
 800443c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f003 0303 	and.w	r3, r3, #3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d123      	bne.n	8004492 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	08da      	lsrs	r2, r3, #3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	3208      	adds	r2, #8
 8004452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004456:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	f003 0307 	and.w	r3, r3, #7
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	220f      	movs	r2, #15
 8004462:	fa02 f303 	lsl.w	r3, r2, r3
 8004466:	43db      	mvns	r3, r3
 8004468:	693a      	ldr	r2, [r7, #16]
 800446a:	4013      	ands	r3, r2
 800446c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	691a      	ldr	r2, [r3, #16]
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	f003 0307 	and.w	r3, r3, #7
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	fa02 f303 	lsl.w	r3, r2, r3
 800447e:	693a      	ldr	r2, [r7, #16]
 8004480:	4313      	orrs	r3, r2
 8004482:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	08da      	lsrs	r2, r3, #3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	3208      	adds	r2, #8
 800448c:	6939      	ldr	r1, [r7, #16]
 800448e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	005b      	lsls	r3, r3, #1
 800449c:	2203      	movs	r2, #3
 800449e:	fa02 f303 	lsl.w	r3, r2, r3
 80044a2:	43db      	mvns	r3, r3
 80044a4:	693a      	ldr	r2, [r7, #16]
 80044a6:	4013      	ands	r3, r2
 80044a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f003 0203 	and.w	r2, r3, #3
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ba:	693a      	ldr	r2, [r7, #16]
 80044bc:	4313      	orrs	r3, r2
 80044be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	693a      	ldr	r2, [r7, #16]
 80044c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	f000 809a 	beq.w	8004608 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044d4:	4b55      	ldr	r3, [pc, #340]	@ (800462c <HAL_GPIO_Init+0x2cc>)
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	4a54      	ldr	r2, [pc, #336]	@ (800462c <HAL_GPIO_Init+0x2cc>)
 80044da:	f043 0301 	orr.w	r3, r3, #1
 80044de:	6193      	str	r3, [r2, #24]
 80044e0:	4b52      	ldr	r3, [pc, #328]	@ (800462c <HAL_GPIO_Init+0x2cc>)
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	60bb      	str	r3, [r7, #8]
 80044ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80044ec:	4a50      	ldr	r2, [pc, #320]	@ (8004630 <HAL_GPIO_Init+0x2d0>)
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	089b      	lsrs	r3, r3, #2
 80044f2:	3302      	adds	r3, #2
 80044f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	f003 0303 	and.w	r3, r3, #3
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	220f      	movs	r2, #15
 8004504:	fa02 f303 	lsl.w	r3, r2, r3
 8004508:	43db      	mvns	r3, r3
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	4013      	ands	r3, r2
 800450e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004516:	d013      	beq.n	8004540 <HAL_GPIO_Init+0x1e0>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4a46      	ldr	r2, [pc, #280]	@ (8004634 <HAL_GPIO_Init+0x2d4>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d00d      	beq.n	800453c <HAL_GPIO_Init+0x1dc>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a45      	ldr	r2, [pc, #276]	@ (8004638 <HAL_GPIO_Init+0x2d8>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d007      	beq.n	8004538 <HAL_GPIO_Init+0x1d8>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a44      	ldr	r2, [pc, #272]	@ (800463c <HAL_GPIO_Init+0x2dc>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d101      	bne.n	8004534 <HAL_GPIO_Init+0x1d4>
 8004530:	2303      	movs	r3, #3
 8004532:	e006      	b.n	8004542 <HAL_GPIO_Init+0x1e2>
 8004534:	2305      	movs	r3, #5
 8004536:	e004      	b.n	8004542 <HAL_GPIO_Init+0x1e2>
 8004538:	2302      	movs	r3, #2
 800453a:	e002      	b.n	8004542 <HAL_GPIO_Init+0x1e2>
 800453c:	2301      	movs	r3, #1
 800453e:	e000      	b.n	8004542 <HAL_GPIO_Init+0x1e2>
 8004540:	2300      	movs	r3, #0
 8004542:	697a      	ldr	r2, [r7, #20]
 8004544:	f002 0203 	and.w	r2, r2, #3
 8004548:	0092      	lsls	r2, r2, #2
 800454a:	4093      	lsls	r3, r2
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	4313      	orrs	r3, r2
 8004550:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004552:	4937      	ldr	r1, [pc, #220]	@ (8004630 <HAL_GPIO_Init+0x2d0>)
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	089b      	lsrs	r3, r3, #2
 8004558:	3302      	adds	r3, #2
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004560:	4b37      	ldr	r3, [pc, #220]	@ (8004640 <HAL_GPIO_Init+0x2e0>)
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	43db      	mvns	r3, r3
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	4013      	ands	r3, r2
 800456e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d003      	beq.n	8004584 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800457c:	693a      	ldr	r2, [r7, #16]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	4313      	orrs	r3, r2
 8004582:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004584:	4a2e      	ldr	r2, [pc, #184]	@ (8004640 <HAL_GPIO_Init+0x2e0>)
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800458a:	4b2d      	ldr	r3, [pc, #180]	@ (8004640 <HAL_GPIO_Init+0x2e0>)
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	43db      	mvns	r3, r3
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	4013      	ands	r3, r2
 8004598:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d003      	beq.n	80045ae <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80045ae:	4a24      	ldr	r2, [pc, #144]	@ (8004640 <HAL_GPIO_Init+0x2e0>)
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045b4:	4b22      	ldr	r3, [pc, #136]	@ (8004640 <HAL_GPIO_Init+0x2e0>)
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	43db      	mvns	r3, r3
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	4013      	ands	r3, r2
 80045c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d003      	beq.n	80045d8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80045d0:	693a      	ldr	r2, [r7, #16]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80045d8:	4a19      	ldr	r2, [pc, #100]	@ (8004640 <HAL_GPIO_Init+0x2e0>)
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045de:	4b18      	ldr	r3, [pc, #96]	@ (8004640 <HAL_GPIO_Init+0x2e0>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	43db      	mvns	r3, r3
 80045e8:	693a      	ldr	r2, [r7, #16]
 80045ea:	4013      	ands	r3, r2
 80045ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d003      	beq.n	8004602 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80045fa:	693a      	ldr	r2, [r7, #16]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4313      	orrs	r3, r2
 8004600:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004602:	4a0f      	ldr	r2, [pc, #60]	@ (8004640 <HAL_GPIO_Init+0x2e0>)
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	3301      	adds	r3, #1
 800460c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	fa22 f303 	lsr.w	r3, r2, r3
 8004618:	2b00      	cmp	r3, #0
 800461a:	f47f aea9 	bne.w	8004370 <HAL_GPIO_Init+0x10>
  }
}
 800461e:	bf00      	nop
 8004620:	bf00      	nop
 8004622:	371c      	adds	r7, #28
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr
 800462c:	40021000 	.word	0x40021000
 8004630:	40010000 	.word	0x40010000
 8004634:	48000400 	.word	0x48000400
 8004638:	48000800 	.word	0x48000800
 800463c:	48000c00 	.word	0x48000c00
 8004640:	40010400 	.word	0x40010400

08004644 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	460b      	mov	r3, r1
 800464e:	807b      	strh	r3, [r7, #2]
 8004650:	4613      	mov	r3, r2
 8004652:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004654:	787b      	ldrb	r3, [r7, #1]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800465a:	887a      	ldrh	r2, [r7, #2]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004660:	e002      	b.n	8004668 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004662:	887a      	ldrh	r2, [r7, #2]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004668:	bf00      	nop
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e0ba      	b.n	80047fc <HAL_HRTIM_Init+0x188>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2202      	movs	r2, #2
 800468a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d02e      	beq.n	8004728 <HAL_HRTIM_Init+0xb4>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a4d      	ldr	r2, [pc, #308]	@ (8004804 <HAL_HRTIM_Init+0x190>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d10b      	bne.n	80046ec <HAL_HRTIM_Init+0x78>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 80046d4:	4b4c      	ldr	r3, [pc, #304]	@ (8004808 <HAL_HRTIM_Init+0x194>)
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	4a4b      	ldr	r2, [pc, #300]	@ (8004808 <HAL_HRTIM_Init+0x194>)
 80046da:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80046de:	6193      	str	r3, [r2, #24]
 80046e0:	4b49      	ldr	r3, [pc, #292]	@ (8004808 <HAL_HRTIM_Init+0x194>)
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046e8:	60fb      	str	r3, [r7, #12]
 80046ea:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80046fa:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004704:	693a      	ldr	r2, [r7, #16]
 8004706:	4313      	orrs	r3, r2
 8004708:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004710:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	4313      	orrs	r3, r2
 800471e:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f7fd fe4d 	bl	80023c8 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d012      	beq.n	8004760 <HAL_HRTIM_Init+0xec>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004748:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004752:	693a      	ldr	r2, [r7, #16]
 8004754:	4313      	orrs	r3, r2
 8004756:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8004770:	2300      	movs	r3, #0
 8004772:	75fb      	strb	r3, [r7, #23]
 8004774:	e03e      	b.n	80047f4 <HAL_HRTIM_Init+0x180>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8004776:	7dfa      	ldrb	r2, [r7, #23]
 8004778:	6879      	ldr	r1, [r7, #4]
 800477a:	4613      	mov	r3, r2
 800477c:	00db      	lsls	r3, r3, #3
 800477e:	1a9b      	subs	r3, r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	440b      	add	r3, r1
 8004784:	3318      	adds	r3, #24
 8004786:	2200      	movs	r2, #0
 8004788:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 800478a:	7dfa      	ldrb	r2, [r7, #23]
 800478c:	6879      	ldr	r1, [r7, #4]
 800478e:	4613      	mov	r3, r2
 8004790:	00db      	lsls	r3, r3, #3
 8004792:	1a9b      	subs	r3, r3, r2
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	440b      	add	r3, r1
 8004798:	331c      	adds	r3, #28
 800479a:	2200      	movs	r2, #0
 800479c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 800479e:	7dfa      	ldrb	r2, [r7, #23]
 80047a0:	6879      	ldr	r1, [r7, #4]
 80047a2:	4613      	mov	r3, r2
 80047a4:	00db      	lsls	r3, r3, #3
 80047a6:	1a9b      	subs	r3, r3, r2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	440b      	add	r3, r1
 80047ac:	3320      	adds	r3, #32
 80047ae:	2200      	movs	r2, #0
 80047b0:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 80047b2:	7dfa      	ldrb	r2, [r7, #23]
 80047b4:	6879      	ldr	r1, [r7, #4]
 80047b6:	4613      	mov	r3, r2
 80047b8:	00db      	lsls	r3, r3, #3
 80047ba:	1a9b      	subs	r3, r3, r2
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	440b      	add	r3, r1
 80047c0:	3324      	adds	r3, #36	@ 0x24
 80047c2:	2200      	movs	r2, #0
 80047c4:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 80047c6:	7dfa      	ldrb	r2, [r7, #23]
 80047c8:	6879      	ldr	r1, [r7, #4]
 80047ca:	4613      	mov	r3, r2
 80047cc:	00db      	lsls	r3, r3, #3
 80047ce:	1a9b      	subs	r3, r3, r2
 80047d0:	009b      	lsls	r3, r3, #2
 80047d2:	440b      	add	r3, r1
 80047d4:	3328      	adds	r3, #40	@ 0x28
 80047d6:	2200      	movs	r2, #0
 80047d8:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 80047da:	7dfa      	ldrb	r2, [r7, #23]
 80047dc:	6879      	ldr	r1, [r7, #4]
 80047de:	4613      	mov	r3, r2
 80047e0:	00db      	lsls	r3, r3, #3
 80047e2:	1a9b      	subs	r3, r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	440b      	add	r3, r1
 80047e8:	3330      	adds	r3, #48	@ 0x30
 80047ea:	2200      	movs	r2, #0
 80047ec:	601a      	str	r2, [r3, #0]
       timer_idx++)
 80047ee:	7dfb      	ldrb	r3, [r7, #23]
 80047f0:	3301      	adds	r3, #1
 80047f2:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 80047f4:	7dfb      	ldrb	r3, [r7, #23]
 80047f6:	2b05      	cmp	r3, #5
 80047f8:	d9bd      	bls.n	8004776 <HAL_HRTIM_Init+0x102>
  }

  return HAL_OK;
 80047fa:	2300      	movs	r3, #0
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3718      	adds	r7, #24
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}
 8004804:	40017400 	.word	0x40017400
 8004808:	40021000 	.word	0x40021000

0800480c <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t CalibrationRate)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800481c:	2b01      	cmp	r3, #1
 800481e:	d101      	bne.n	8004824 <HAL_HRTIM_DLLCalibrationStart+0x18>
 8004820:	2302      	movs	r3, #2
 8004822:	e045      	b.n	80048b0 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2202      	movs	r2, #2
 8004830:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800483a:	d114      	bne.n	8004866 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f022 0202 	bic.w	r2, r2, #2
 800484c:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f042 0201 	orr.w	r2, r2, #1
 8004860:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 8004864:	e01f      	b.n	80048a6 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f042 0202 	orr.w	r2, r2, #2
 8004876:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8004882:	f023 010c 	bic.w	r1, r3, #12
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	430a      	orrs	r2, r1
 800488e:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f042 0201 	orr.w	r2, r2, #1
 80048a2:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2201      	movs	r2, #1
 80048aa:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  return HAL_OK;
 80048ae:	2300      	movs	r3, #0
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr

080048bc <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t Timeout)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 80048c6:	f7fe f85b 	bl	8002980 <HAL_GetTick>
 80048ca:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 80048cc:	e014      	b.n	80048f8 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048d4:	d010      	beq.n	80048f8 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0U))
 80048d6:	f7fe f853 	bl	8002980 <HAL_GetTick>
 80048da:	4602      	mov	r2, r0
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	683a      	ldr	r2, [r7, #0]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d302      	bcc.n	80048ec <HAL_HRTIM_PollForDLLCalibration+0x30>
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d105      	bne.n	80048f8 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2207      	movs	r2, #7
 80048f0:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e011      	b.n	800491c <HAL_HRTIM_PollForDLLCalibration+0x60>
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8004900:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004904:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004908:	d1e1      	bne.n	80048ce <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3710      	adds	r7, #16
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004936:	b2db      	uxtb	r3, r3
 8004938:	2b02      	cmp	r3, #2
 800493a:	d101      	bne.n	8004940 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 800493c:	2302      	movs	r3, #2
 800493e:	e015      	b.n	800496c <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2202      	movs	r2, #2
 8004944:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	2b05      	cmp	r3, #5
 800494c:	d104      	bne.n	8004958 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 800494e:	6879      	ldr	r1, [r7, #4]
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	f000 fba2 	bl	800509a <HRTIM_MasterBase_Config>
 8004956:	e004      	b.n	8004962 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	68b9      	ldr	r1, [r7, #8]
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 fbcb 	bl	80050f8 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  return HAL_OK;
 800496a:	2300      	movs	r3, #0
}
 800496c:	4618      	mov	r0, r3
 800496e:	3710      	adds	r7, #16
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <HAL_HRTIM_ADCTriggerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_ADCTriggerConfig(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t ADCTrigger,
                                             const HRTIM_ADCTriggerCfgTypeDef* pADCTriggerCfg)
{
 8004974:	b480      	push	{r7}
 8004976:	b087      	sub	sp, #28
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]

  /* Check parameters */
  assert_param(IS_HRTIM_ADCTRIGGER(ADCTrigger));
  assert_param(IS_HRTIM_ADCTRIGGERUPDATE(pADCTriggerCfg->UpdateSource));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b02      	cmp	r3, #2
 800498a:	d101      	bne.n	8004990 <HAL_HRTIM_ADCTriggerConfig+0x1c>
  {
     return HAL_BUSY;
 800498c:	2302      	movs	r3, #2
 800498e:	e095      	b.n	8004abc <HAL_HRTIM_ADCTriggerConfig+0x148>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004996:	2b01      	cmp	r3, #1
 8004998:	d101      	bne.n	800499e <HAL_HRTIM_ADCTriggerConfig+0x2a>
 800499a:	2302      	movs	r3, #2
 800499c:	e08e      	b.n	8004abc <HAL_HRTIM_ADCTriggerConfig+0x148>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2202      	movs	r2, #2
 80049aa:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Set the ADC trigger update source */
  hrtim_cr1 = hhrtim->Instance->sCommonRegs.CR1;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80049b6:	617b      	str	r3, [r7, #20]

  switch (ADCTrigger)
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	3b01      	subs	r3, #1
 80049bc:	2b07      	cmp	r3, #7
 80049be:	d85e      	bhi.n	8004a7e <HAL_HRTIM_ADCTriggerConfig+0x10a>
 80049c0:	a201      	add	r2, pc, #4	@ (adr r2, 80049c8 <HAL_HRTIM_ADCTriggerConfig+0x54>)
 80049c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049c6:	bf00      	nop
 80049c8:	080049e9 	.word	0x080049e9
 80049cc:	08004a0d 	.word	0x08004a0d
 80049d0:	08004a7f 	.word	0x08004a7f
 80049d4:	08004a33 	.word	0x08004a33
 80049d8:	08004a7f 	.word	0x08004a7f
 80049dc:	08004a7f 	.word	0x08004a7f
 80049e0:	08004a7f 	.word	0x08004a7f
 80049e4:	08004a59 	.word	0x08004a59
  {
  case HRTIM_ADCTRIGGER_1:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC1USRC);
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80049ee:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= (pADCTriggerCfg->UpdateSource & HRTIM_CR1_ADC1USRC);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 1 source */
      hhrtim->Instance->sCommonRegs.ADC1R = pADCTriggerCfg->Trigger;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	687a      	ldr	r2, [r7, #4]
 8004a04:	6852      	ldr	r2, [r2, #4]
 8004a06:	f8c3 23bc 	str.w	r2, [r3, #956]	@ 0x3bc
      break;
 8004a0a:	e041      	b.n	8004a90 <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  case HRTIM_ADCTRIGGER_2:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC2USRC);
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	f423 1360 	bic.w	r3, r3, #3670016	@ 0x380000
 8004a12:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 3U) & HRTIM_CR1_ADC2USRC);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	00db      	lsls	r3, r3, #3
 8004a1a:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8004a1e:	697a      	ldr	r2, [r7, #20]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 2 source */
      hhrtim->Instance->sCommonRegs.ADC2R = pADCTriggerCfg->Trigger;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	6852      	ldr	r2, [r2, #4]
 8004a2c:	f8c3 23c0 	str.w	r2, [r3, #960]	@ 0x3c0
      break;
 8004a30:	e02e      	b.n	8004a90 <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  case HRTIM_ADCTRIGGER_3:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC3USRC);
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004a38:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 6U) & HRTIM_CR1_ADC3USRC);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	019b      	lsls	r3, r3, #6
 8004a40:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
 8004a44:	697a      	ldr	r2, [r7, #20]
 8004a46:	4313      	orrs	r3, r2
 8004a48:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 3 source */
      hhrtim->Instance->sCommonRegs.ADC3R = pADCTriggerCfg->Trigger;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	6852      	ldr	r2, [r2, #4]
 8004a52:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
      break;
 8004a56:	e01b      	b.n	8004a90 <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  case HRTIM_ADCTRIGGER_4:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC4USRC);
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8004a5e:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 9U) & HRTIM_CR1_ADC4USRC);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	025b      	lsls	r3, r3, #9
 8004a66:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 4 source */
      hhrtim->Instance->sCommonRegs.ADC4R = pADCTriggerCfg->Trigger;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	6852      	ldr	r2, [r2, #4]
 8004a78:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
      break;
 8004a7c:	e008      	b.n	8004a90 <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2207      	movs	r2, #7
 8004a82:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

      break;
 8004a8e:	bf00      	nop
    }
  }

  if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b07      	cmp	r3, #7
 8004a9a:	d101      	bne.n	8004aa0 <HAL_HRTIM_ADCTriggerConfig+0x12c>
  {
     return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e00d      	b.n	8004abc <HAL_HRTIM_ADCTriggerConfig+0x148>
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sCommonRegs.CR1 = hrtim_cr1;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	697a      	ldr	r2, [r7, #20]
 8004aa6:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	371c      	adds	r7, #28
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d101      	bne.n	8004ae4 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 8004ae0:	2302      	movs	r3, #2
 8004ae2:	e05f      	b.n	8004ba4 <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d101      	bne.n	8004af2 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8004aee:	2302      	movs	r3, #2
 8004af0:	e058      	b.n	8004ba4 <HAL_HRTIM_WaveformTimerConfig+0xdc>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2202      	movs	r2, #2
 8004afe:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	2b05      	cmp	r3, #5
 8004b06:	d104      	bne.n	8004b12 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8004b08:	6879      	ldr	r1, [r7, #4]
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	f000 fb34 	bl	8005178 <HRTIM_MasterWaveform_Config>
 8004b10:	e004      	b.n	8004b1c <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	68b9      	ldr	r1, [r7, #8]
 8004b16:	68f8      	ldr	r0, [r7, #12]
 8004b18:	f000 fb94 	bl	8005244 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6819      	ldr	r1, [r3, #0]
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	68ba      	ldr	r2, [r7, #8]
 8004b24:	4613      	mov	r3, r2
 8004b26:	00db      	lsls	r3, r3, #3
 8004b28:	1a9b      	subs	r3, r3, r2
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	4403      	add	r3, r0
 8004b2e:	3320      	adds	r3, #32
 8004b30:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6859      	ldr	r1, [r3, #4]
 8004b36:	68f8      	ldr	r0, [r7, #12]
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	00db      	lsls	r3, r3, #3
 8004b3e:	1a9b      	subs	r3, r3, r2
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	4403      	add	r3, r0
 8004b44:	3324      	adds	r3, #36	@ 0x24
 8004b46:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6899      	ldr	r1, [r3, #8]
 8004b4c:	68f8      	ldr	r0, [r7, #12]
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	4613      	mov	r3, r2
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	1a9b      	subs	r3, r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	4403      	add	r3, r0
 8004b5a:	3328      	adds	r3, #40	@ 0x28
 8004b5c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	68d9      	ldr	r1, [r3, #12]
 8004b62:	68f8      	ldr	r0, [r7, #12]
 8004b64:	68ba      	ldr	r2, [r7, #8]
 8004b66:	4613      	mov	r3, r2
 8004b68:	00db      	lsls	r3, r3, #3
 8004b6a:	1a9b      	subs	r3, r3, r2
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	4403      	add	r3, r0
 8004b70:	332c      	adds	r3, #44	@ 0x2c
 8004b72:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6919      	ldr	r1, [r3, #16]
 8004b78:	68f8      	ldr	r0, [r7, #12]
 8004b7a:	68ba      	ldr	r2, [r7, #8]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	00db      	lsls	r3, r3, #3
 8004b80:	1a9b      	subs	r3, r3, r2
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	4403      	add	r3, r0
 8004b86:	3330      	adds	r3, #48	@ 0x30
 8004b88:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004b8a:	68b9      	ldr	r1, [r7, #8]
 8004b8c:	68f8      	ldr	r0, [r7, #12]
 8004b8e:	f000 fd71 	bl	8005674 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3710      	adds	r7, #16
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <HAL_HRTIM_DeadTimeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_DeadTimeConfig(HRTIM_HandleTypeDef * hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_DeadTimeCfgTypeDef* pDeadTimeCfg)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b087      	sub	sp, #28
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMDEADTIME_RISINGSIGNLOCK(pDeadTimeCfg->RisingSignLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGN(pDeadTimeCfg->FallingSign));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGLOCK(pDeadTimeCfg->FallingLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGNLOCK(pDeadTimeCfg->FallingSignLock));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d101      	bne.n	8004bc8 <HAL_HRTIM_DeadTimeConfig+0x1c>
  {
     return HAL_BUSY;
 8004bc4:	2302      	movs	r3, #2
 8004bc6:	e067      	b.n	8004c98 <HAL_HRTIM_DeadTimeConfig+0xec>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d101      	bne.n	8004bd6 <HAL_HRTIM_DeadTimeConfig+0x2a>
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	e060      	b.n	8004c98 <HAL_HRTIM_DeadTimeConfig+0xec>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2202      	movs	r2, #2
 8004be2:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Set timer deadtime configuration */
  hrtim_dtr  = (pDeadTimeCfg->Prescaler & HRTIM_DTR_DTPRSC);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8004bee:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingValue & HRTIM_DTR_DTR);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSign & HRTIM_DTR_SDTR);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSignLock & HRTIM_DTR_DTRSLK);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingLock & HRTIM_DTR_DTRLK);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= ((pDeadTimeCfg->FallingValue << 16U) & HRTIM_DTR_DTF);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	695b      	ldr	r3, [r3, #20]
 8004c2c:	041a      	lsls	r2, r3, #16
 8004c2e:	4b1d      	ldr	r3, [pc, #116]	@ (8004ca4 <HAL_HRTIM_DeadTimeConfig+0xf8>)
 8004c30:	4013      	ands	r3, r2
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSign & HRTIM_DTR_SDTF);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	699b      	ldr	r3, [r3, #24]
 8004c3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSignLock & HRTIM_DTR_DTFSLK);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6a1b      	ldr	r3, [r3, #32]
 8004c4a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004c4e:	697a      	ldr	r2, [r7, #20]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingLock & HRTIM_DTR_DTFLK);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	69db      	ldr	r3, [r3, #28]
 8004c58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c5c:	697a      	ldr	r2, [r7, #20]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR, (
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	01db      	lsls	r3, r3, #7
 8004c6a:	4413      	add	r3, r2
 8004c6c:	33b8      	adds	r3, #184	@ 0xb8
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	4b0d      	ldr	r3, [pc, #52]	@ (8004ca8 <HAL_HRTIM_DeadTimeConfig+0xfc>)
 8004c72:	4013      	ands	r3, r2
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	6811      	ldr	r1, [r2, #0]
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	01db      	lsls	r3, r3, #7
 8004c80:	440b      	add	r3, r1
 8004c82:	33b8      	adds	r3, #184	@ 0xb8
 8004c84:	601a      	str	r2, [r3, #0]
                 HRTIM_DTR_DTR | HRTIM_DTR_SDTR | HRTIM_DTR_DTPRSC |
                 HRTIM_DTR_DTRSLK | HRTIM_DTR_DTRLK | HRTIM_DTR_DTF |
                 HRTIM_DTR_SDTF | HRTIM_DTR_DTFSLK | HRTIM_DTR_DTFLK), hrtim_dtr);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	371c      	adds	r7, #28
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr
 8004ca4:	01ff0000 	.word	0x01ff0000
 8004ca8:	3c002000 	.word	0x3c002000

08004cac <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b085      	sub	sp, #20
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	607a      	str	r2, [r7, #4]
 8004cb8:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d101      	bne.n	8004cca <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 8004cc6:	2302      	movs	r3, #2
 8004cc8:	e157      	b.n	8004f7a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d101      	bne.n	8004cd8 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	e150      	b.n	8004f7a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2202      	movs	r2, #2
 8004ce4:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	2b05      	cmp	r3, #5
 8004cec:	d140      	bne.n	8004d70 <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	2b07      	cmp	r3, #7
 8004cf4:	d82a      	bhi.n	8004d4c <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8004cf6:	a201      	add	r2, pc, #4	@ (adr r2, 8004cfc <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8004cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cfc:	08004d1d 	.word	0x08004d1d
 8004d00:	08004d29 	.word	0x08004d29
 8004d04:	08004d4d 	.word	0x08004d4d
 8004d08:	08004d35 	.word	0x08004d35
 8004d0c:	08004d4d 	.word	0x08004d4d
 8004d10:	08004d4d 	.word	0x08004d4d
 8004d14:	08004d4d 	.word	0x08004d4d
 8004d18:	08004d41 	.word	0x08004d41
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	683a      	ldr	r2, [r7, #0]
 8004d22:	6812      	ldr	r2, [r2, #0]
 8004d24:	61da      	str	r2, [r3, #28]
        break;
 8004d26:	e01a      	b.n	8004d5e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	683a      	ldr	r2, [r7, #0]
 8004d2e:	6812      	ldr	r2, [r2, #0]
 8004d30:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 8004d32:	e014      	b.n	8004d5e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	683a      	ldr	r2, [r7, #0]
 8004d3a:	6812      	ldr	r2, [r2, #0]
 8004d3c:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 8004d3e:	e00e      	b.n	8004d5e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	683a      	ldr	r2, [r7, #0]
 8004d46:	6812      	ldr	r2, [r2, #0]
 8004d48:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8004d4a:	e008      	b.n	8004d5e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2207      	movs	r2, #7
 8004d50:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

        break;
 8004d5c:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	2b07      	cmp	r3, #7
 8004d68:	f040 80fe 	bne.w	8004f68 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e104      	b.n	8004f7a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	3b01      	subs	r3, #1
 8004d74:	2b07      	cmp	r3, #7
 8004d76:	f200 80e3 	bhi.w	8004f40 <HAL_HRTIM_WaveformCompareConfig+0x294>
 8004d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d80 <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 8004d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d80:	08004da1 	.word	0x08004da1
 8004d84:	08004db5 	.word	0x08004db5
 8004d88:	08004f41 	.word	0x08004f41
 8004d8c:	08004e71 	.word	0x08004e71
 8004d90:	08004f41 	.word	0x08004f41
 8004d94:	08004f41 	.word	0x08004f41
 8004d98:	08004f41 	.word	0x08004f41
 8004d9c:	08004e85 	.word	0x08004e85
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6819      	ldr	r1, [r3, #0]
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	01db      	lsls	r3, r3, #7
 8004dac:	440b      	add	r3, r1
 8004dae:	339c      	adds	r3, #156	@ 0x9c
 8004db0:	601a      	str	r2, [r3, #0]
        break;
 8004db2:	e0d1      	b.n	8004f58 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6819      	ldr	r1, [r3, #0]
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	01db      	lsls	r3, r3, #7
 8004dc0:	440b      	add	r3, r1
 8004dc2:	33a4      	adds	r3, #164	@ 0xa4
 8004dc4:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d03f      	beq.n	8004e4e <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	3301      	adds	r3, #1
 8004dd6:	01db      	lsls	r3, r3, #7
 8004dd8:	4413      	add	r3, r2
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68fa      	ldr	r2, [r7, #12]
 8004dde:	6811      	ldr	r1, [r2, #0]
 8004de0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	3301      	adds	r3, #1
 8004de8:	01db      	lsls	r3, r3, #7
 8004dea:	440b      	add	r3, r1
 8004dec:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	3301      	adds	r3, #1
 8004df6:	01db      	lsls	r3, r3, #7
 8004df8:	4413      	add	r3, r2
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	68f9      	ldr	r1, [r7, #12]
 8004e02:	6809      	ldr	r1, [r1, #0]
 8004e04:	431a      	orrs	r2, r3
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	3301      	adds	r3, #1
 8004e0a:	01db      	lsls	r3, r3, #7
 8004e0c:	440b      	add	r3, r1
 8004e0e:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e18:	d109      	bne.n	8004e2e <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6819      	ldr	r1, [r3, #0]
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	689a      	ldr	r2, [r3, #8]
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	01db      	lsls	r3, r3, #7
 8004e26:	440b      	add	r3, r1
 8004e28:	339c      	adds	r3, #156	@ 0x9c
 8004e2a:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 8004e2c:	e091      	b.n	8004f52 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e36:	f040 808c 	bne.w	8004f52 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6819      	ldr	r1, [r3, #0]
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	689a      	ldr	r2, [r3, #8]
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	01db      	lsls	r3, r3, #7
 8004e46:	440b      	add	r3, r1
 8004e48:	33a8      	adds	r3, #168	@ 0xa8
 8004e4a:	601a      	str	r2, [r3, #0]
         break;
 8004e4c:	e081      	b.n	8004f52 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	3301      	adds	r3, #1
 8004e56:	01db      	lsls	r3, r3, #7
 8004e58:	4413      	add	r3, r2
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	6811      	ldr	r1, [r2, #0]
 8004e60:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	3301      	adds	r3, #1
 8004e68:	01db      	lsls	r3, r3, #7
 8004e6a:	440b      	add	r3, r1
 8004e6c:	601a      	str	r2, [r3, #0]
         break;
 8004e6e:	e070      	b.n	8004f52 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6819      	ldr	r1, [r3, #0]
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	01db      	lsls	r3, r3, #7
 8004e7c:	440b      	add	r3, r1
 8004e7e:	33a8      	adds	r3, #168	@ 0xa8
 8004e80:	601a      	str	r2, [r3, #0]
        break;
 8004e82:	e069      	b.n	8004f58 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6819      	ldr	r1, [r3, #0]
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	01db      	lsls	r3, r3, #7
 8004e90:	440b      	add	r3, r1
 8004e92:	33ac      	adds	r3, #172	@ 0xac
 8004e94:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d03f      	beq.n	8004f1e <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	01db      	lsls	r3, r3, #7
 8004ea8:	4413      	add	r3, r2
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68fa      	ldr	r2, [r7, #12]
 8004eae:	6811      	ldr	r1, [r2, #0]
 8004eb0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	3301      	adds	r3, #1
 8004eb8:	01db      	lsls	r3, r3, #7
 8004eba:	440b      	add	r3, r1
 8004ebc:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	01db      	lsls	r3, r3, #7
 8004ec8:	4413      	add	r3, r2
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	68f9      	ldr	r1, [r7, #12]
 8004ed4:	6809      	ldr	r1, [r1, #0]
 8004ed6:	431a      	orrs	r2, r3
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	3301      	adds	r3, #1
 8004edc:	01db      	lsls	r3, r3, #7
 8004ede:	440b      	add	r3, r1
 8004ee0:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eea:	d109      	bne.n	8004f00 <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6819      	ldr	r1, [r3, #0]
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	01db      	lsls	r3, r3, #7
 8004ef8:	440b      	add	r3, r1
 8004efa:	339c      	adds	r3, #156	@ 0x9c
 8004efc:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 8004efe:	e02a      	b.n	8004f56 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f08:	d125      	bne.n	8004f56 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6819      	ldr	r1, [r3, #0]
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	689a      	ldr	r2, [r3, #8]
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	01db      	lsls	r3, r3, #7
 8004f16:	440b      	add	r3, r1
 8004f18:	33a8      	adds	r3, #168	@ 0xa8
 8004f1a:	601a      	str	r2, [r3, #0]
         break;
 8004f1c:	e01b      	b.n	8004f56 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	3301      	adds	r3, #1
 8004f26:	01db      	lsls	r3, r3, #7
 8004f28:	4413      	add	r3, r2
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	6811      	ldr	r1, [r2, #0]
 8004f30:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	3301      	adds	r3, #1
 8004f38:	01db      	lsls	r3, r3, #7
 8004f3a:	440b      	add	r3, r1
 8004f3c:	601a      	str	r2, [r3, #0]
         break;
 8004f3e:	e00a      	b.n	8004f56 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2207      	movs	r2, #7
 8004f44:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

      break;
 8004f50:	e002      	b.n	8004f58 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8004f52:	bf00      	nop
 8004f54:	e000      	b.n	8004f58 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8004f56:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	2b07      	cmp	r3, #7
 8004f62:	d101      	bne.n	8004f68 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e008      	b.n	8004f7a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3714      	adds	r7, #20
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop

08004f88 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
 8004f94:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d101      	bne.n	8004fa6 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 8004fa2:	2302      	movs	r3, #2
 8004fa4:	e01d      	b.n	8004fe2 <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d101      	bne.n	8004fb4 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	e016      	b.n	8004fe2 <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	68b9      	ldr	r1, [r7, #8]
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f000 fa7a 	bl	80054c4 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}

08004fea <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 8004fea:	b480      	push	{r7}
 8004fec:	b083      	sub	sp, #12
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
 8004ff2:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d101      	bne.n	8005002 <HAL_HRTIM_WaveformOutputStart+0x18>
 8004ffe:	2302      	movs	r3, #2
 8005000:	e01a      	b.n	8005038 <HAL_HRTIM_WaveformOutputStart+0x4e>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2202      	movs	r2, #2
 800500e:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f8d3 1394 	ldr.w	r1, [r3, #916]	@ 0x394
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	430a      	orrs	r2, r1
 8005022:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2201      	movs	r2, #1
 800502a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2200      	movs	r2, #0
 8005032:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_E
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef * hhrtim,
                                                 uint32_t Timers)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8005054:	2b01      	cmp	r3, #1
 8005056:	d101      	bne.n	800505c <HAL_HRTIM_WaveformCountStart+0x18>
 8005058:	2302      	movs	r3, #2
 800505a:	e018      	b.n	800508e <HAL_HRTIM_WaveformCountStart+0x4a>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2202      	movs	r2, #2
 8005068:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6819      	ldr	r1, [r3, #0]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	683a      	ldr	r2, [r7, #0]
 8005078:	430a      	orrs	r2, r1
 800507a:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	370c      	adds	r7, #12
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr

0800509a <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 800509a:	b480      	push	{r7}
 800509c:	b085      	sub	sp, #20
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
 80050a2:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f023 0307 	bic.w	r3, r3, #7
 80050b2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f023 0318 	bic.w	r3, r3, #24
 80050c4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	68fa      	ldr	r2, [r7, #12]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	683a      	ldr	r2, [r7, #0]
 80050de:	6812      	ldr	r2, [r2, #0]
 80050e0:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	683a      	ldr	r2, [r7, #0]
 80050e8:	6852      	ldr	r2, [r2, #4]
 80050ea:	619a      	str	r2, [r3, #24]
}
 80050ec:	bf00      	nop
 80050ee:	3714      	adds	r7, #20
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t TimerIdx ,
                                        const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b087      	sub	sp, #28
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	3301      	adds	r3, #1
 800510c:	01db      	lsls	r3, r3, #7
 800510e:	4413      	add	r3, r2
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	f023 0307 	bic.w	r3, r3, #7
 800511a:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	697a      	ldr	r2, [r7, #20]
 8005122:	4313      	orrs	r3, r2
 8005124:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	f023 0318 	bic.w	r3, r3, #24
 800512c:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	68db      	ldr	r3, [r3, #12]
 8005132:	697a      	ldr	r2, [r7, #20]
 8005134:	4313      	orrs	r3, r2
 8005136:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	3301      	adds	r3, #1
 8005140:	01db      	lsls	r3, r3, #7
 8005142:	4413      	add	r3, r2
 8005144:	697a      	ldr	r2, [r7, #20]
 8005146:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6819      	ldr	r1, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	01db      	lsls	r3, r3, #7
 8005154:	440b      	add	r3, r1
 8005156:	3394      	adds	r3, #148	@ 0x94
 8005158:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6819      	ldr	r1, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	685a      	ldr	r2, [r3, #4]
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	01db      	lsls	r3, r3, #7
 8005166:	440b      	add	r3, r1
 8005168:	3398      	adds	r3, #152	@ 0x98
 800516a:	601a      	str	r2, [r3, #0]
}
 800516c:	bf00      	nop
 800516e:	371c      	adds	r7, #28
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                        const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8005192:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0320 	bic.w	r3, r3, #32
 800519a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80051ac:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	699b      	ldr	r3, [r3, #24]
 80051b2:	68fa      	ldr	r2, [r7, #12]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80051be:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	69db      	ldr	r3, [r3, #28]
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80051d0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	6a1b      	ldr	r3, [r3, #32]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	4313      	orrs	r3, r2
 80051da:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80051e2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e8:	68fa      	ldr	r2, [r7, #12]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80051f4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	4313      	orrs	r3, r2
 8005200:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005208:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	4313      	orrs	r3, r2
 8005212:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800521a:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	4313      	orrs	r3, r2
 8005224:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68ba      	ldr	r2, [r7, #8]
 8005234:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005238:	bf00      	nop
 800523a:	3714      	adds	r7, #20
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8005244:	b480      	push	{r7}
 8005246:	b08b      	sub	sp, #44	@ 0x2c
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	3301      	adds	r3, #1
 8005258:	01db      	lsls	r3, r3, #7
 800525a:	4413      	add	r3, r2
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	6811      	ldr	r1, [r2, #0]
 8005262:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	3301      	adds	r3, #1
 800526a:	01db      	lsls	r3, r3, #7
 800526c:	440b      	add	r3, r1
 800526e:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	3301      	adds	r3, #1
 8005278:	01db      	lsls	r3, r3, #7
 800527a:	4413      	add	r3, r2
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	01db      	lsls	r3, r3, #7
 8005288:	4413      	add	r3, r2
 800528a:	33e8      	adds	r3, #232	@ 0xe8
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	01db      	lsls	r3, r3, #7
 8005298:	4413      	add	r3, r2
 800529a:	33e4      	adds	r3, #228	@ 0xe4
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80052a8:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80052aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ac:	f023 0320 	bic.w	r3, r3, #32
 80052b0:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	695b      	ldr	r3, [r3, #20]
 80052b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052b8:	4313      	orrs	r3, r2
 80052ba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 80052bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052c2:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ca:	4313      	orrs	r3, r2
 80052cc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 80052ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052d4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052dc:	4313      	orrs	r3, r2
 80052de:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 80052e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80052e6:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a1b      	ldr	r3, [r3, #32]
 80052ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ee:	4313      	orrs	r3, r2
 80052f0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 80052f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f4:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80052f8:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005300:	4313      	orrs	r3, r2
 8005302:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8005304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005306:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800530a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005310:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005312:	4313      	orrs	r3, r2
 8005314:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8005316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005318:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800531c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005322:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005326:	d103      	bne.n	8005330 <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8005328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800532e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8005330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005332:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005336:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800533c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800533e:	4313      	orrs	r3, r2
 8005340:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8005342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005344:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005348:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800534e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005350:	4313      	orrs	r3, r2
 8005352:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8005354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005356:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 800535a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005362:	4313      	orrs	r3, r2
 8005364:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	f023 031f 	bic.w	r3, r3, #31
 800536c:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005372:	f003 031f 	and.w	r3, r3, #31
 8005376:	69ba      	ldr	r2, [r7, #24]
 8005378:	4313      	orrs	r3, r2
 800537a:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 800537c:	69bb      	ldr	r3, [r7, #24]
 800537e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005382:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005388:	69ba      	ldr	r2, [r7, #24]
 800538a:	4313      	orrs	r3, r2
 800538c:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005392:	2b00      	cmp	r3, #0
 8005394:	d108      	bne.n	80053a8 <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8005396:	6a3b      	ldr	r3, [r7, #32]
 8005398:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800539c:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a2:	6a3a      	ldr	r2, [r7, #32]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053ac:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80053b0:	d004      	beq.n	80053bc <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053b6:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 80053ba:	d103      	bne.n	80053c4 <HRTIM_TimingUnitWaveform_Config+0x180>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c0:	2b40      	cmp	r3, #64	@ 0x40
 80053c2:	d108      	bne.n	80053d6 <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 80053c4:	6a3b      	ldr	r3, [r7, #32]
 80053c6:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 80053ca:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053d0:	6a3a      	ldr	r2, [r7, #32]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053da:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	2b04      	cmp	r3, #4
 80053e0:	d843      	bhi.n	800546a <HRTIM_TimingUnitWaveform_Config+0x226>
 80053e2:	a201      	add	r2, pc, #4	@ (adr r2, 80053e8 <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 80053e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e8:	080053fd 	.word	0x080053fd
 80053ec:	08005413 	.word	0x08005413
 80053f0:	08005429 	.word	0x08005429
 80053f4:	0800543f 	.word	0x0800543f
 80053f8:	08005455 	.word	0x08005455
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 80053fc:	69fb      	ldr	r3, [r7, #28]
 80053fe:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005402:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005408:	005b      	lsls	r3, r3, #1
 800540a:	69fa      	ldr	r2, [r7, #28]
 800540c:	4313      	orrs	r3, r2
 800540e:	61fb      	str	r3, [r7, #28]
      break;
 8005410:	e02c      	b.n	800546c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005418:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	69fa      	ldr	r2, [r7, #28]
 8005422:	4313      	orrs	r3, r2
 8005424:	61fb      	str	r3, [r7, #28]
      break;
 8005426:	e021      	b.n	800546c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8005428:	69fb      	ldr	r3, [r7, #28]
 800542a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800542e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005434:	00db      	lsls	r3, r3, #3
 8005436:	69fa      	ldr	r2, [r7, #28]
 8005438:	4313      	orrs	r3, r2
 800543a:	61fb      	str	r3, [r7, #28]
      break;
 800543c:	e016      	b.n	800546c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005444:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800544a:	011b      	lsls	r3, r3, #4
 800544c:	69fa      	ldr	r2, [r7, #28]
 800544e:	4313      	orrs	r3, r2
 8005450:	61fb      	str	r3, [r7, #28]
      break;
 8005452:	e00b      	b.n	800546c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800545a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005460:	015b      	lsls	r3, r3, #5
 8005462:	69fa      	ldr	r2, [r7, #28]
 8005464:	4313      	orrs	r3, r2
 8005466:	61fb      	str	r3, [r7, #28]
      break;
 8005468:	e000      	b.n	800546c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  default:
    break;
 800546a:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	3301      	adds	r3, #1
 8005474:	01db      	lsls	r3, r3, #7
 8005476:	4413      	add	r3, r2
 8005478:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800547a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	01db      	lsls	r3, r3, #7
 8005484:	4413      	add	r3, r2
 8005486:	33e8      	adds	r3, #232	@ 0xe8
 8005488:	69ba      	ldr	r2, [r7, #24]
 800548a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	01db      	lsls	r3, r3, #7
 8005494:	4413      	add	r3, r2
 8005496:	33e4      	adds	r3, #228	@ 0xe4
 8005498:	6a3a      	ldr	r2, [r7, #32]
 800549a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	01db      	lsls	r3, r3, #7
 80054a4:	4413      	add	r3, r2
 80054a6:	33d4      	adds	r3, #212	@ 0xd4
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	69fa      	ldr	r2, [r7, #28]
 80054b2:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 80054b6:	bf00      	nop
 80054b8:	372c      	adds	r7, #44	@ 0x2c
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop

080054c4 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b089      	sub	sp, #36	@ 0x24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	607a      	str	r2, [r7, #4]
 80054d0:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 80054d2:	2300      	movs	r3, #0
 80054d4:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	01db      	lsls	r3, r3, #7
 80054de:	4413      	add	r3, r2
 80054e0:	33e4      	adds	r3, #228	@ 0xe4
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	01db      	lsls	r3, r3, #7
 80054ee:	4413      	add	r3, r2
 80054f0:	33b8      	adds	r3, #184	@ 0xb8
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	617b      	str	r3, [r7, #20]

  switch (Output)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054fc:	d04d      	beq.n	800559a <HRTIM_OutputConfig+0xd6>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005504:	d85e      	bhi.n	80055c4 <HRTIM_OutputConfig+0x100>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800550c:	d032      	beq.n	8005574 <HRTIM_OutputConfig+0xb0>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005514:	d856      	bhi.n	80055c4 <HRTIM_OutputConfig+0x100>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2b80      	cmp	r3, #128	@ 0x80
 800551a:	d03e      	beq.n	800559a <HRTIM_OutputConfig+0xd6>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2b80      	cmp	r3, #128	@ 0x80
 8005520:	d850      	bhi.n	80055c4 <HRTIM_OutputConfig+0x100>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2b40      	cmp	r3, #64	@ 0x40
 8005526:	d025      	beq.n	8005574 <HRTIM_OutputConfig+0xb0>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2b40      	cmp	r3, #64	@ 0x40
 800552c:	d84a      	bhi.n	80055c4 <HRTIM_OutputConfig+0x100>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d01f      	beq.n	8005574 <HRTIM_OutputConfig+0xb0>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d044      	beq.n	80055c4 <HRTIM_OutputConfig+0x100>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b20      	cmp	r3, #32
 800553e:	d841      	bhi.n	80055c4 <HRTIM_OutputConfig+0x100>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2b02      	cmp	r3, #2
 8005544:	d33e      	bcc.n	80055c4 <HRTIM_OutputConfig+0x100>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	3b02      	subs	r3, #2
 800554a:	2201      	movs	r2, #1
 800554c:	409a      	lsls	r2, r3
 800554e:	4b48      	ldr	r3, [pc, #288]	@ (8005670 <HRTIM_OutputConfig+0x1ac>)
 8005550:	4013      	ands	r3, r2
 8005552:	2b00      	cmp	r3, #0
 8005554:	bf14      	ite	ne
 8005556:	2301      	movne	r3, #1
 8005558:	2300      	moveq	r3, #0
 800555a:	b2db      	uxtb	r3, r3
 800555c:	2b00      	cmp	r3, #0
 800555e:	d11c      	bne.n	800559a <HRTIM_OutputConfig+0xd6>
 8005560:	f244 0304 	movw	r3, #16388	@ 0x4004
 8005564:	4013      	ands	r3, r2
 8005566:	2b00      	cmp	r3, #0
 8005568:	bf14      	ite	ne
 800556a:	2301      	movne	r3, #1
 800556c:	2300      	moveq	r3, #0
 800556e:	b2db      	uxtb	r3, r3
 8005570:	2b00      	cmp	r3, #0
 8005572:	d027      	beq.n	80055c4 <HRTIM_OutputConfig+0x100>
  case HRTIM_OUTPUT_TC1:
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6819      	ldr	r1, [r3, #0]
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	01db      	lsls	r3, r3, #7
 8005580:	440b      	add	r3, r1
 8005582:	33bc      	adds	r3, #188	@ 0xbc
 8005584:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6819      	ldr	r1, [r3, #0]
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	689a      	ldr	r2, [r3, #8]
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	01db      	lsls	r3, r3, #7
 8005592:	440b      	add	r3, r1
 8005594:	33c0      	adds	r3, #192	@ 0xc0
 8005596:	601a      	str	r2, [r3, #0]
      break;
 8005598:	e015      	b.n	80055c6 <HRTIM_OutputConfig+0x102>
  case HRTIM_OUTPUT_TC2:
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6819      	ldr	r1, [r3, #0]
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	685a      	ldr	r2, [r3, #4]
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	01db      	lsls	r3, r3, #7
 80055a6:	440b      	add	r3, r1
 80055a8:	33c4      	adds	r3, #196	@ 0xc4
 80055aa:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6819      	ldr	r1, [r3, #0]
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	689a      	ldr	r2, [r3, #8]
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	01db      	lsls	r3, r3, #7
 80055b8:	440b      	add	r3, r1
 80055ba:	33c8      	adds	r3, #200	@ 0xc8
 80055bc:	601a      	str	r2, [r3, #0]
      shift = 16U;
 80055be:	2310      	movs	r3, #16
 80055c0:	61bb      	str	r3, [r7, #24]
      break;
 80055c2:	e000      	b.n	80055c6 <HRTIM_OutputConfig+0x102>
    }

  default:
    break;
 80055c4:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 80055c6:	22fe      	movs	r2, #254	@ 0xfe
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 80055ce:	43db      	mvns	r3, r3
 80055d0:	69fa      	ldr	r2, [r7, #28]
 80055d2:	4013      	ands	r3, r2
 80055d4:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	fa02 f303 	lsl.w	r3, r2, r3
 80055e0:	69fa      	ldr	r2, [r7, #28]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	68da      	ldr	r2, [r3, #12]
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	fa02 f303 	lsl.w	r3, r2, r3
 80055f0:	69fa      	ldr	r2, [r7, #28]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	691a      	ldr	r2, [r3, #16]
 80055fa:	69bb      	ldr	r3, [r7, #24]
 80055fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005600:	69fa      	ldr	r2, [r7, #28]
 8005602:	4313      	orrs	r3, r2
 8005604:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	695a      	ldr	r2, [r3, #20]
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	fa02 f303 	lsl.w	r3, r2, r3
 8005610:	69fa      	ldr	r2, [r7, #28]
 8005612:	4313      	orrs	r3, r2
 8005614:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	699a      	ldr	r2, [r3, #24]
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	fa02 f303 	lsl.w	r3, r2, r3
 8005620:	69fa      	ldr	r2, [r7, #28]
 8005622:	4313      	orrs	r3, r2
 8005624:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	691b      	ldr	r3, [r3, #16]
 800562a:	2b08      	cmp	r3, #8
 800562c:	d111      	bne.n	8005652 <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10c      	bne.n	8005652 <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800563e:	2b00      	cmp	r3, #0
 8005640:	d107      	bne.n	8005652 <HRTIM_OutputConfig+0x18e>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	69da      	ldr	r2, [r3, #28]
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	fa02 f303 	lsl.w	r3, r2, r3
 800564c:	69fa      	ldr	r2, [r7, #28]
 800564e:	4313      	orrs	r3, r2
 8005650:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	01db      	lsls	r3, r3, #7
 800565a:	4413      	add	r3, r2
 800565c:	33e4      	adds	r3, #228	@ 0xe4
 800565e:	69fa      	ldr	r2, [r7, #28]
 8005660:	601a      	str	r2, [r3, #0]
}
 8005662:	bf00      	nop
 8005664:	3724      	adds	r7, #36	@ 0x24
 8005666:	46bd      	mov	sp, r7
 8005668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop
 8005670:	40000041 	.word	0x40000041

08005674 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	2b05      	cmp	r3, #5
 8005682:	d851      	bhi.n	8005728 <HRTIM_ForceRegistersUpdate+0xb4>
 8005684:	a201      	add	r2, pc, #4	@ (adr r2, 800568c <HRTIM_ForceRegistersUpdate+0x18>)
 8005686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800568a:	bf00      	nop
 800568c:	080056bb 	.word	0x080056bb
 8005690:	080056d1 	.word	0x080056d1
 8005694:	080056e7 	.word	0x080056e7
 8005698:	080056fd 	.word	0x080056fd
 800569c:	08005713 	.word	0x08005713
 80056a0:	080056a5 	.word	0x080056a5
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f042 0201 	orr.w	r2, r2, #1
 80056b4:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80056b8:	e037      	b.n	800572a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f042 0202 	orr.w	r2, r2, #2
 80056ca:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80056ce:	e02c      	b.n	800572a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f042 0204 	orr.w	r2, r2, #4
 80056e0:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80056e4:	e021      	b.n	800572a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f042 0208 	orr.w	r2, r2, #8
 80056f6:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80056fa:	e016      	b.n	800572a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f042 0210 	orr.w	r2, r2, #16
 800570c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005710:	e00b      	b.n	800572a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f042 0220 	orr.w	r2, r2, #32
 8005722:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005726:	e000      	b.n	800572a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  default:
    break;
 8005728:	bf00      	nop
  }
}
 800572a:	bf00      	nop
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop

08005738 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800573e:	af00      	add	r7, sp, #0
 8005740:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005744:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005748:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800574a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800574e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d102      	bne.n	800575e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	f000 bff4 	b.w	8006746 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800575e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005762:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0301 	and.w	r3, r3, #1
 800576e:	2b00      	cmp	r3, #0
 8005770:	f000 816d 	beq.w	8005a4e <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005774:	4bb4      	ldr	r3, [pc, #720]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f003 030c 	and.w	r3, r3, #12
 800577c:	2b04      	cmp	r3, #4
 800577e:	d00c      	beq.n	800579a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005780:	4bb1      	ldr	r3, [pc, #708]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	f003 030c 	and.w	r3, r3, #12
 8005788:	2b08      	cmp	r3, #8
 800578a:	d157      	bne.n	800583c <HAL_RCC_OscConfig+0x104>
 800578c:	4bae      	ldr	r3, [pc, #696]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005798:	d150      	bne.n	800583c <HAL_RCC_OscConfig+0x104>
 800579a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800579e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057a2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80057a6:	fa93 f3a3 	rbit	r3, r3
 80057aa:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80057ae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057b2:	fab3 f383 	clz	r3, r3
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	2b3f      	cmp	r3, #63	@ 0x3f
 80057ba:	d802      	bhi.n	80057c2 <HAL_RCC_OscConfig+0x8a>
 80057bc:	4ba2      	ldr	r3, [pc, #648]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	e015      	b.n	80057ee <HAL_RCC_OscConfig+0xb6>
 80057c2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80057c6:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ca:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80057ce:	fa93 f3a3 	rbit	r3, r3
 80057d2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80057d6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80057da:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80057de:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80057e2:	fa93 f3a3 	rbit	r3, r3
 80057e6:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80057ea:	4b97      	ldr	r3, [pc, #604]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 80057ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80057f2:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80057f6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80057fa:	fa92 f2a2 	rbit	r2, r2
 80057fe:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8005802:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8005806:	fab2 f282 	clz	r2, r2
 800580a:	b2d2      	uxtb	r2, r2
 800580c:	f042 0220 	orr.w	r2, r2, #32
 8005810:	b2d2      	uxtb	r2, r2
 8005812:	f002 021f 	and.w	r2, r2, #31
 8005816:	2101      	movs	r1, #1
 8005818:	fa01 f202 	lsl.w	r2, r1, r2
 800581c:	4013      	ands	r3, r2
 800581e:	2b00      	cmp	r3, #0
 8005820:	f000 8114 	beq.w	8005a4c <HAL_RCC_OscConfig+0x314>
 8005824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005828:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	2b00      	cmp	r3, #0
 8005832:	f040 810b 	bne.w	8005a4c <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	f000 bf85 	b.w	8006746 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800583c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005840:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800584c:	d106      	bne.n	800585c <HAL_RCC_OscConfig+0x124>
 800584e:	4b7e      	ldr	r3, [pc, #504]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a7d      	ldr	r2, [pc, #500]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 8005854:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005858:	6013      	str	r3, [r2, #0]
 800585a:	e036      	b.n	80058ca <HAL_RCC_OscConfig+0x192>
 800585c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005860:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d10c      	bne.n	8005886 <HAL_RCC_OscConfig+0x14e>
 800586c:	4b76      	ldr	r3, [pc, #472]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a75      	ldr	r2, [pc, #468]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 8005872:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005876:	6013      	str	r3, [r2, #0]
 8005878:	4b73      	ldr	r3, [pc, #460]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a72      	ldr	r2, [pc, #456]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 800587e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005882:	6013      	str	r3, [r2, #0]
 8005884:	e021      	b.n	80058ca <HAL_RCC_OscConfig+0x192>
 8005886:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800588a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005896:	d10c      	bne.n	80058b2 <HAL_RCC_OscConfig+0x17a>
 8005898:	4b6b      	ldr	r3, [pc, #428]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a6a      	ldr	r2, [pc, #424]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 800589e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058a2:	6013      	str	r3, [r2, #0]
 80058a4:	4b68      	ldr	r3, [pc, #416]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a67      	ldr	r2, [pc, #412]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 80058aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058ae:	6013      	str	r3, [r2, #0]
 80058b0:	e00b      	b.n	80058ca <HAL_RCC_OscConfig+0x192>
 80058b2:	4b65      	ldr	r3, [pc, #404]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a64      	ldr	r2, [pc, #400]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 80058b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058bc:	6013      	str	r3, [r2, #0]
 80058be:	4b62      	ldr	r3, [pc, #392]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a61      	ldr	r2, [pc, #388]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 80058c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058c8:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80058ca:	4b5f      	ldr	r3, [pc, #380]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 80058cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ce:	f023 020f 	bic.w	r2, r3, #15
 80058d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	495a      	ldr	r1, [pc, #360]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 80058e0:	4313      	orrs	r3, r2
 80058e2:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80058e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80058e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d054      	beq.n	800599e <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058f4:	f7fd f844 	bl	8002980 <HAL_GetTick>
 80058f8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058fc:	e00a      	b.n	8005914 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058fe:	f7fd f83f 	bl	8002980 <HAL_GetTick>
 8005902:	4602      	mov	r2, r0
 8005904:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	2b64      	cmp	r3, #100	@ 0x64
 800590c:	d902      	bls.n	8005914 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	f000 bf19 	b.w	8006746 <HAL_RCC_OscConfig+0x100e>
 8005914:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005918:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800591c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8005920:	fa93 f3a3 	rbit	r3, r3
 8005924:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8005928:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800592c:	fab3 f383 	clz	r3, r3
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b3f      	cmp	r3, #63	@ 0x3f
 8005934:	d802      	bhi.n	800593c <HAL_RCC_OscConfig+0x204>
 8005936:	4b44      	ldr	r3, [pc, #272]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	e015      	b.n	8005968 <HAL_RCC_OscConfig+0x230>
 800593c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005940:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005944:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8005948:	fa93 f3a3 	rbit	r3, r3
 800594c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8005950:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005954:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8005958:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800595c:	fa93 f3a3 	rbit	r3, r3
 8005960:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8005964:	4b38      	ldr	r3, [pc, #224]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 8005966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005968:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800596c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8005970:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8005974:	fa92 f2a2 	rbit	r2, r2
 8005978:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 800597c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8005980:	fab2 f282 	clz	r2, r2
 8005984:	b2d2      	uxtb	r2, r2
 8005986:	f042 0220 	orr.w	r2, r2, #32
 800598a:	b2d2      	uxtb	r2, r2
 800598c:	f002 021f 	and.w	r2, r2, #31
 8005990:	2101      	movs	r1, #1
 8005992:	fa01 f202 	lsl.w	r2, r1, r2
 8005996:	4013      	ands	r3, r2
 8005998:	2b00      	cmp	r3, #0
 800599a:	d0b0      	beq.n	80058fe <HAL_RCC_OscConfig+0x1c6>
 800599c:	e057      	b.n	8005a4e <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800599e:	f7fc ffef 	bl	8002980 <HAL_GetTick>
 80059a2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059a6:	e00a      	b.n	80059be <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059a8:	f7fc ffea 	bl	8002980 <HAL_GetTick>
 80059ac:	4602      	mov	r2, r0
 80059ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	2b64      	cmp	r3, #100	@ 0x64
 80059b6:	d902      	bls.n	80059be <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	f000 bec4 	b.w	8006746 <HAL_RCC_OscConfig+0x100e>
 80059be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80059c2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059c6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80059ca:	fa93 f3a3 	rbit	r3, r3
 80059ce:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80059d2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059d6:	fab3 f383 	clz	r3, r3
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80059de:	d802      	bhi.n	80059e6 <HAL_RCC_OscConfig+0x2ae>
 80059e0:	4b19      	ldr	r3, [pc, #100]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	e015      	b.n	8005a12 <HAL_RCC_OscConfig+0x2da>
 80059e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80059ea:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059ee:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80059f2:	fa93 f3a3 	rbit	r3, r3
 80059f6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80059fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80059fe:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8005a02:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8005a06:	fa93 f3a3 	rbit	r3, r3
 8005a0a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8005a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a48 <HAL_RCC_OscConfig+0x310>)
 8005a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a12:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005a16:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8005a1a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8005a1e:	fa92 f2a2 	rbit	r2, r2
 8005a22:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8005a26:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8005a2a:	fab2 f282 	clz	r2, r2
 8005a2e:	b2d2      	uxtb	r2, r2
 8005a30:	f042 0220 	orr.w	r2, r2, #32
 8005a34:	b2d2      	uxtb	r2, r2
 8005a36:	f002 021f 	and.w	r2, r2, #31
 8005a3a:	2101      	movs	r1, #1
 8005a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8005a40:	4013      	ands	r3, r2
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1b0      	bne.n	80059a8 <HAL_RCC_OscConfig+0x270>
 8005a46:	e002      	b.n	8005a4e <HAL_RCC_OscConfig+0x316>
 8005a48:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005a52:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 0302 	and.w	r3, r3, #2
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f000 816c 	beq.w	8005d3c <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005a64:	4bcc      	ldr	r3, [pc, #816]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	f003 030c 	and.w	r3, r3, #12
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d00b      	beq.n	8005a88 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005a70:	4bc9      	ldr	r3, [pc, #804]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f003 030c 	and.w	r3, r3, #12
 8005a78:	2b08      	cmp	r3, #8
 8005a7a:	d16d      	bne.n	8005b58 <HAL_RCC_OscConfig+0x420>
 8005a7c:	4bc6      	ldr	r3, [pc, #792]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d167      	bne.n	8005b58 <HAL_RCC_OscConfig+0x420>
 8005a88:	2302      	movs	r3, #2
 8005a8a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a8e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8005a92:	fa93 f3a3 	rbit	r3, r3
 8005a96:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8005a9a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a9e:	fab3 f383 	clz	r3, r3
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	2b3f      	cmp	r3, #63	@ 0x3f
 8005aa6:	d802      	bhi.n	8005aae <HAL_RCC_OscConfig+0x376>
 8005aa8:	4bbb      	ldr	r3, [pc, #748]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	e013      	b.n	8005ad6 <HAL_RCC_OscConfig+0x39e>
 8005aae:	2302      	movs	r3, #2
 8005ab0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ab4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8005ab8:	fa93 f3a3 	rbit	r3, r3
 8005abc:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8005ac6:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8005aca:	fa93 f3a3 	rbit	r3, r3
 8005ace:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8005ad2:	4bb1      	ldr	r3, [pc, #708]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad6:	2202      	movs	r2, #2
 8005ad8:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8005adc:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8005ae0:	fa92 f2a2 	rbit	r2, r2
 8005ae4:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8005ae8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005aec:	fab2 f282 	clz	r2, r2
 8005af0:	b2d2      	uxtb	r2, r2
 8005af2:	f042 0220 	orr.w	r2, r2, #32
 8005af6:	b2d2      	uxtb	r2, r2
 8005af8:	f002 021f 	and.w	r2, r2, #31
 8005afc:	2101      	movs	r1, #1
 8005afe:	fa01 f202 	lsl.w	r2, r1, r2
 8005b02:	4013      	ands	r3, r2
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00a      	beq.n	8005b1e <HAL_RCC_OscConfig+0x3e6>
 8005b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005b0c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	691b      	ldr	r3, [r3, #16]
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d002      	beq.n	8005b1e <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	f000 be14 	b.w	8006746 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b1e:	4b9e      	ldr	r3, [pc, #632]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005b2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	21f8      	movs	r1, #248	@ 0xf8
 8005b34:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b38:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8005b3c:	fa91 f1a1 	rbit	r1, r1
 8005b40:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8005b44:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8005b48:	fab1 f181 	clz	r1, r1
 8005b4c:	b2c9      	uxtb	r1, r1
 8005b4e:	408b      	lsls	r3, r1
 8005b50:	4991      	ldr	r1, [pc, #580]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b56:	e0f1      	b.n	8005d3c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005b5c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 8083 	beq.w	8005c70 <HAL_RCC_OscConfig+0x538>
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b70:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005b74:	fa93 f3a3 	rbit	r3, r3
 8005b78:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8005b7c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b80:	fab3 f383 	clz	r3, r3
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005b8a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005b8e:	009b      	lsls	r3, r3, #2
 8005b90:	461a      	mov	r2, r3
 8005b92:	2301      	movs	r3, #1
 8005b94:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b96:	f7fc fef3 	bl	8002980 <HAL_GetTick>
 8005b9a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b9e:	e00a      	b.n	8005bb6 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ba0:	f7fc feee 	bl	8002980 <HAL_GetTick>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	2b02      	cmp	r3, #2
 8005bae:	d902      	bls.n	8005bb6 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	f000 bdc8 	b.w	8006746 <HAL_RCC_OscConfig+0x100e>
 8005bb6:	2302      	movs	r3, #2
 8005bb8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bbc:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8005bc0:	fa93 f3a3 	rbit	r3, r3
 8005bc4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8005bc8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bcc:	fab3 f383 	clz	r3, r3
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	2b3f      	cmp	r3, #63	@ 0x3f
 8005bd4:	d802      	bhi.n	8005bdc <HAL_RCC_OscConfig+0x4a4>
 8005bd6:	4b70      	ldr	r3, [pc, #448]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	e013      	b.n	8005c04 <HAL_RCC_OscConfig+0x4cc>
 8005bdc:	2302      	movs	r3, #2
 8005bde:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005be2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005be6:	fa93 f3a3 	rbit	r3, r3
 8005bea:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8005bee:	2302      	movs	r3, #2
 8005bf0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005bf4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8005bf8:	fa93 f3a3 	rbit	r3, r3
 8005bfc:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8005c00:	4b65      	ldr	r3, [pc, #404]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c04:	2202      	movs	r2, #2
 8005c06:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8005c0a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8005c0e:	fa92 f2a2 	rbit	r2, r2
 8005c12:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8005c16:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8005c1a:	fab2 f282 	clz	r2, r2
 8005c1e:	b2d2      	uxtb	r2, r2
 8005c20:	f042 0220 	orr.w	r2, r2, #32
 8005c24:	b2d2      	uxtb	r2, r2
 8005c26:	f002 021f 	and.w	r2, r2, #31
 8005c2a:	2101      	movs	r1, #1
 8005c2c:	fa01 f202 	lsl.w	r2, r1, r2
 8005c30:	4013      	ands	r3, r2
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d0b4      	beq.n	8005ba0 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c36:	4b58      	ldr	r3, [pc, #352]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005c42:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	21f8      	movs	r1, #248	@ 0xf8
 8005c4c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c50:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8005c54:	fa91 f1a1 	rbit	r1, r1
 8005c58:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8005c5c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8005c60:	fab1 f181 	clz	r1, r1
 8005c64:	b2c9      	uxtb	r1, r1
 8005c66:	408b      	lsls	r3, r1
 8005c68:	494b      	ldr	r1, [pc, #300]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	600b      	str	r3, [r1, #0]
 8005c6e:	e065      	b.n	8005d3c <HAL_RCC_OscConfig+0x604>
 8005c70:	2301      	movs	r3, #1
 8005c72:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c76:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8005c7a:	fa93 f3a3 	rbit	r3, r3
 8005c7e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8005c82:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c86:	fab3 f383 	clz	r3, r3
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005c90:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	461a      	mov	r2, r3
 8005c98:	2300      	movs	r3, #0
 8005c9a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c9c:	f7fc fe70 	bl	8002980 <HAL_GetTick>
 8005ca0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ca4:	e00a      	b.n	8005cbc <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ca6:	f7fc fe6b 	bl	8002980 <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	d902      	bls.n	8005cbc <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	f000 bd45 	b.w	8006746 <HAL_RCC_OscConfig+0x100e>
 8005cbc:	2302      	movs	r3, #2
 8005cbe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cc2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8005cc6:	fa93 f3a3 	rbit	r3, r3
 8005cca:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8005cce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cd2:	fab3 f383 	clz	r3, r3
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	2b3f      	cmp	r3, #63	@ 0x3f
 8005cda:	d802      	bhi.n	8005ce2 <HAL_RCC_OscConfig+0x5aa>
 8005cdc:	4b2e      	ldr	r3, [pc, #184]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	e013      	b.n	8005d0a <HAL_RCC_OscConfig+0x5d2>
 8005ce2:	2302      	movs	r3, #2
 8005ce4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ce8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8005cec:	fa93 f3a3 	rbit	r3, r3
 8005cf0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8005cf4:	2302      	movs	r3, #2
 8005cf6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8005cfa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005cfe:	fa93 f3a3 	rbit	r3, r3
 8005d02:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8005d06:	4b24      	ldr	r3, [pc, #144]	@ (8005d98 <HAL_RCC_OscConfig+0x660>)
 8005d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d0a:	2202      	movs	r2, #2
 8005d0c:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8005d10:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8005d14:	fa92 f2a2 	rbit	r2, r2
 8005d18:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8005d1c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8005d20:	fab2 f282 	clz	r2, r2
 8005d24:	b2d2      	uxtb	r2, r2
 8005d26:	f042 0220 	orr.w	r2, r2, #32
 8005d2a:	b2d2      	uxtb	r2, r2
 8005d2c:	f002 021f 	and.w	r2, r2, #31
 8005d30:	2101      	movs	r1, #1
 8005d32:	fa01 f202 	lsl.w	r2, r1, r2
 8005d36:	4013      	ands	r3, r2
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d1b4      	bne.n	8005ca6 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d40:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0308 	and.w	r3, r3, #8
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 8115 	beq.w	8005f7c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005d52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d56:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	699b      	ldr	r3, [r3, #24]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d07e      	beq.n	8005e60 <HAL_RCC_OscConfig+0x728>
 8005d62:	2301      	movs	r3, #1
 8005d64:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d68:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005d6c:	fa93 f3a3 	rbit	r3, r3
 8005d70:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8005d74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d78:	fab3 f383 	clz	r3, r3
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	461a      	mov	r2, r3
 8005d80:	4b06      	ldr	r3, [pc, #24]	@ (8005d9c <HAL_RCC_OscConfig+0x664>)
 8005d82:	4413      	add	r3, r2
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	461a      	mov	r2, r3
 8005d88:	2301      	movs	r3, #1
 8005d8a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d8c:	f7fc fdf8 	bl	8002980 <HAL_GetTick>
 8005d90:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d94:	e00f      	b.n	8005db6 <HAL_RCC_OscConfig+0x67e>
 8005d96:	bf00      	nop
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005da0:	f7fc fdee 	bl	8002980 <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d902      	bls.n	8005db6 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8005db0:	2303      	movs	r3, #3
 8005db2:	f000 bcc8 	b.w	8006746 <HAL_RCC_OscConfig+0x100e>
 8005db6:	2302      	movs	r3, #2
 8005db8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dbc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8005dc0:	fa93 f3a3 	rbit	r3, r3
 8005dc4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005dc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005dcc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005dd0:	2202      	movs	r2, #2
 8005dd2:	601a      	str	r2, [r3, #0]
 8005dd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005dd8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	fa93 f2a3 	rbit	r2, r3
 8005de2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005de6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005dea:	601a      	str	r2, [r3, #0]
 8005dec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005df0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005df4:	2202      	movs	r2, #2
 8005df6:	601a      	str	r2, [r3, #0]
 8005df8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005dfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	fa93 f2a3 	rbit	r2, r3
 8005e06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e0a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005e0e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e10:	4bb0      	ldr	r3, [pc, #704]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8005e12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e18:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8005e1c:	2102      	movs	r1, #2
 8005e1e:	6019      	str	r1, [r3, #0]
 8005e20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e24:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	fa93 f1a3 	rbit	r1, r3
 8005e2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e32:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005e36:	6019      	str	r1, [r3, #0]
  return result;
 8005e38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e3c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	fab3 f383 	clz	r3, r3
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	f003 031f 	and.w	r3, r3, #31
 8005e52:	2101      	movs	r1, #1
 8005e54:	fa01 f303 	lsl.w	r3, r1, r3
 8005e58:	4013      	ands	r3, r2
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d0a0      	beq.n	8005da0 <HAL_RCC_OscConfig+0x668>
 8005e5e:	e08d      	b.n	8005f7c <HAL_RCC_OscConfig+0x844>
 8005e60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e64:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005e68:	2201      	movs	r2, #1
 8005e6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e70:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	fa93 f2a3 	rbit	r2, r3
 8005e7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e7e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005e82:	601a      	str	r2, [r3, #0]
  return result;
 8005e84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e88:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005e8c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e8e:	fab3 f383 	clz	r3, r3
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	461a      	mov	r2, r3
 8005e96:	4b90      	ldr	r3, [pc, #576]	@ (80060d8 <HAL_RCC_OscConfig+0x9a0>)
 8005e98:	4413      	add	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ea2:	f7fc fd6d 	bl	8002980 <HAL_GetTick>
 8005ea6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eaa:	e00a      	b.n	8005ec2 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eac:	f7fc fd68 	bl	8002980 <HAL_GetTick>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d902      	bls.n	8005ec2 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	f000 bc42 	b.w	8006746 <HAL_RCC_OscConfig+0x100e>
 8005ec2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ec6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8005eca:	2202      	movs	r2, #2
 8005ecc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ece:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ed2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	fa93 f2a3 	rbit	r2, r3
 8005edc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ee0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8005ee4:	601a      	str	r2, [r3, #0]
 8005ee6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005eea:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8005eee:	2202      	movs	r2, #2
 8005ef0:	601a      	str	r2, [r3, #0]
 8005ef2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005ef6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	fa93 f2a3 	rbit	r2, r3
 8005f00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f04:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f0e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8005f12:	2202      	movs	r2, #2
 8005f14:	601a      	str	r2, [r3, #0]
 8005f16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f1a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	fa93 f2a3 	rbit	r2, r3
 8005f24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f28:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8005f2c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f2e:	4b69      	ldr	r3, [pc, #420]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8005f30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f36:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8005f3a:	2102      	movs	r1, #2
 8005f3c:	6019      	str	r1, [r3, #0]
 8005f3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f42:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	fa93 f1a3 	rbit	r1, r3
 8005f4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f50:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8005f54:	6019      	str	r1, [r3, #0]
  return result;
 8005f56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f5a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	fab3 f383 	clz	r3, r3
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	f003 031f 	and.w	r3, r3, #31
 8005f70:	2101      	movs	r1, #1
 8005f72:	fa01 f303 	lsl.w	r3, r1, r3
 8005f76:	4013      	ands	r3, r2
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d197      	bne.n	8005eac <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005f80:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0304 	and.w	r3, r3, #4
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	f000 819e 	beq.w	80062ce <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f92:	2300      	movs	r3, #0
 8005f94:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f98:	4b4e      	ldr	r3, [pc, #312]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8005f9a:	69db      	ldr	r3, [r3, #28]
 8005f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d116      	bne.n	8005fd2 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fa4:	4b4b      	ldr	r3, [pc, #300]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8005fa6:	69db      	ldr	r3, [r3, #28]
 8005fa8:	4a4a      	ldr	r2, [pc, #296]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8005faa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fae:	61d3      	str	r3, [r2, #28]
 8005fb0:	4b48      	ldr	r3, [pc, #288]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8005fb2:	69db      	ldr	r3, [r3, #28]
 8005fb4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8005fb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005fbc:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8005fc0:	601a      	str	r2, [r3, #0]
 8005fc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005fc6:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8005fca:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fd2:	4b42      	ldr	r3, [pc, #264]	@ (80060dc <HAL_RCC_OscConfig+0x9a4>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d11a      	bne.n	8006014 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fde:	4b3f      	ldr	r3, [pc, #252]	@ (80060dc <HAL_RCC_OscConfig+0x9a4>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a3e      	ldr	r2, [pc, #248]	@ (80060dc <HAL_RCC_OscConfig+0x9a4>)
 8005fe4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fe8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fea:	f7fc fcc9 	bl	8002980 <HAL_GetTick>
 8005fee:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ff2:	e009      	b.n	8006008 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ff4:	f7fc fcc4 	bl	8002980 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	2b64      	cmp	r3, #100	@ 0x64
 8006002:	d901      	bls.n	8006008 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8006004:	2303      	movs	r3, #3
 8006006:	e39e      	b.n	8006746 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006008:	4b34      	ldr	r3, [pc, #208]	@ (80060dc <HAL_RCC_OscConfig+0x9a4>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006010:	2b00      	cmp	r3, #0
 8006012:	d0ef      	beq.n	8005ff4 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006014:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006018:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	2b01      	cmp	r3, #1
 8006022:	d106      	bne.n	8006032 <HAL_RCC_OscConfig+0x8fa>
 8006024:	4b2b      	ldr	r3, [pc, #172]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	4a2a      	ldr	r2, [pc, #168]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 800602a:	f043 0301 	orr.w	r3, r3, #1
 800602e:	6213      	str	r3, [r2, #32]
 8006030:	e035      	b.n	800609e <HAL_RCC_OscConfig+0x966>
 8006032:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006036:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d10c      	bne.n	800605c <HAL_RCC_OscConfig+0x924>
 8006042:	4b24      	ldr	r3, [pc, #144]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8006044:	6a1b      	ldr	r3, [r3, #32]
 8006046:	4a23      	ldr	r2, [pc, #140]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8006048:	f023 0301 	bic.w	r3, r3, #1
 800604c:	6213      	str	r3, [r2, #32]
 800604e:	4b21      	ldr	r3, [pc, #132]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8006050:	6a1b      	ldr	r3, [r3, #32]
 8006052:	4a20      	ldr	r2, [pc, #128]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8006054:	f023 0304 	bic.w	r3, r3, #4
 8006058:	6213      	str	r3, [r2, #32]
 800605a:	e020      	b.n	800609e <HAL_RCC_OscConfig+0x966>
 800605c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006060:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	2b05      	cmp	r3, #5
 800606a:	d10c      	bne.n	8006086 <HAL_RCC_OscConfig+0x94e>
 800606c:	4b19      	ldr	r3, [pc, #100]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 800606e:	6a1b      	ldr	r3, [r3, #32]
 8006070:	4a18      	ldr	r2, [pc, #96]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8006072:	f043 0304 	orr.w	r3, r3, #4
 8006076:	6213      	str	r3, [r2, #32]
 8006078:	4b16      	ldr	r3, [pc, #88]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 800607a:	6a1b      	ldr	r3, [r3, #32]
 800607c:	4a15      	ldr	r2, [pc, #84]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 800607e:	f043 0301 	orr.w	r3, r3, #1
 8006082:	6213      	str	r3, [r2, #32]
 8006084:	e00b      	b.n	800609e <HAL_RCC_OscConfig+0x966>
 8006086:	4b13      	ldr	r3, [pc, #76]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8006088:	6a1b      	ldr	r3, [r3, #32]
 800608a:	4a12      	ldr	r2, [pc, #72]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 800608c:	f023 0301 	bic.w	r3, r3, #1
 8006090:	6213      	str	r3, [r2, #32]
 8006092:	4b10      	ldr	r3, [pc, #64]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	4a0f      	ldr	r2, [pc, #60]	@ (80060d4 <HAL_RCC_OscConfig+0x99c>)
 8006098:	f023 0304 	bic.w	r3, r3, #4
 800609c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800609e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	f000 8087 	beq.w	80061be <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060b0:	f7fc fc66 	bl	8002980 <HAL_GetTick>
 80060b4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060b8:	e012      	b.n	80060e0 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060ba:	f7fc fc61 	bl	8002980 <HAL_GetTick>
 80060be:	4602      	mov	r2, r0
 80060c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d908      	bls.n	80060e0 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e339      	b.n	8006746 <HAL_RCC_OscConfig+0x100e>
 80060d2:	bf00      	nop
 80060d4:	40021000 	.word	0x40021000
 80060d8:	10908120 	.word	0x10908120
 80060dc:	40007000 	.word	0x40007000
 80060e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060e4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80060e8:	2202      	movs	r2, #2
 80060ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060f0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	fa93 f2a3 	rbit	r2, r3
 80060fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80060fe:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8006102:	601a      	str	r2, [r3, #0]
 8006104:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006108:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800610c:	2202      	movs	r2, #2
 800610e:	601a      	str	r2, [r3, #0]
 8006110:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006114:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	fa93 f2a3 	rbit	r2, r3
 800611e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006122:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8006126:	601a      	str	r2, [r3, #0]
  return result;
 8006128:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800612c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8006130:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006132:	fab3 f383 	clz	r3, r3
 8006136:	b2db      	uxtb	r3, r3
 8006138:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800613c:	b2db      	uxtb	r3, r3
 800613e:	2b00      	cmp	r3, #0
 8006140:	d102      	bne.n	8006148 <HAL_RCC_OscConfig+0xa10>
 8006142:	4b98      	ldr	r3, [pc, #608]	@ (80063a4 <HAL_RCC_OscConfig+0xc6c>)
 8006144:	6a1b      	ldr	r3, [r3, #32]
 8006146:	e013      	b.n	8006170 <HAL_RCC_OscConfig+0xa38>
 8006148:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800614c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8006150:	2202      	movs	r2, #2
 8006152:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006154:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006158:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	fa93 f2a3 	rbit	r2, r3
 8006162:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006166:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800616a:	601a      	str	r2, [r3, #0]
 800616c:	4b8d      	ldr	r3, [pc, #564]	@ (80063a4 <HAL_RCC_OscConfig+0xc6c>)
 800616e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006170:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006174:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8006178:	2102      	movs	r1, #2
 800617a:	6011      	str	r1, [r2, #0]
 800617c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006180:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8006184:	6812      	ldr	r2, [r2, #0]
 8006186:	fa92 f1a2 	rbit	r1, r2
 800618a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800618e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8006192:	6011      	str	r1, [r2, #0]
  return result;
 8006194:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006198:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800619c:	6812      	ldr	r2, [r2, #0]
 800619e:	fab2 f282 	clz	r2, r2
 80061a2:	b2d2      	uxtb	r2, r2
 80061a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80061a8:	b2d2      	uxtb	r2, r2
 80061aa:	f002 021f 	and.w	r2, r2, #31
 80061ae:	2101      	movs	r1, #1
 80061b0:	fa01 f202 	lsl.w	r2, r1, r2
 80061b4:	4013      	ands	r3, r2
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	f43f af7f 	beq.w	80060ba <HAL_RCC_OscConfig+0x982>
 80061bc:	e07d      	b.n	80062ba <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061be:	f7fc fbdf 	bl	8002980 <HAL_GetTick>
 80061c2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061c6:	e00b      	b.n	80061e0 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061c8:	f7fc fbda 	bl	8002980 <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80061d2:	1ad3      	subs	r3, r2, r3
 80061d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061d8:	4293      	cmp	r3, r2
 80061da:	d901      	bls.n	80061e0 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80061dc:	2303      	movs	r3, #3
 80061de:	e2b2      	b.n	8006746 <HAL_RCC_OscConfig+0x100e>
 80061e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80061e4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80061e8:	2202      	movs	r2, #2
 80061ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80061f0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	fa93 f2a3 	rbit	r2, r3
 80061fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80061fe:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8006202:	601a      	str	r2, [r3, #0]
 8006204:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006208:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800620c:	2202      	movs	r2, #2
 800620e:	601a      	str	r2, [r3, #0]
 8006210:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006214:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	fa93 f2a3 	rbit	r2, r3
 800621e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006222:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8006226:	601a      	str	r2, [r3, #0]
  return result;
 8006228:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800622c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8006230:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006232:	fab3 f383 	clz	r3, r3
 8006236:	b2db      	uxtb	r3, r3
 8006238:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800623c:	b2db      	uxtb	r3, r3
 800623e:	2b00      	cmp	r3, #0
 8006240:	d102      	bne.n	8006248 <HAL_RCC_OscConfig+0xb10>
 8006242:	4b58      	ldr	r3, [pc, #352]	@ (80063a4 <HAL_RCC_OscConfig+0xc6c>)
 8006244:	6a1b      	ldr	r3, [r3, #32]
 8006246:	e013      	b.n	8006270 <HAL_RCC_OscConfig+0xb38>
 8006248:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800624c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8006250:	2202      	movs	r2, #2
 8006252:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006254:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006258:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	fa93 f2a3 	rbit	r2, r3
 8006262:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006266:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800626a:	601a      	str	r2, [r3, #0]
 800626c:	4b4d      	ldr	r3, [pc, #308]	@ (80063a4 <HAL_RCC_OscConfig+0xc6c>)
 800626e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006270:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006274:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8006278:	2102      	movs	r1, #2
 800627a:	6011      	str	r1, [r2, #0]
 800627c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006280:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8006284:	6812      	ldr	r2, [r2, #0]
 8006286:	fa92 f1a2 	rbit	r1, r2
 800628a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800628e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8006292:	6011      	str	r1, [r2, #0]
  return result;
 8006294:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006298:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800629c:	6812      	ldr	r2, [r2, #0]
 800629e:	fab2 f282 	clz	r2, r2
 80062a2:	b2d2      	uxtb	r2, r2
 80062a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80062a8:	b2d2      	uxtb	r2, r2
 80062aa:	f002 021f 	and.w	r2, r2, #31
 80062ae:	2101      	movs	r1, #1
 80062b0:	fa01 f202 	lsl.w	r2, r1, r2
 80062b4:	4013      	ands	r3, r2
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d186      	bne.n	80061c8 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80062ba:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d105      	bne.n	80062ce <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062c2:	4b38      	ldr	r3, [pc, #224]	@ (80063a4 <HAL_RCC_OscConfig+0xc6c>)
 80062c4:	69db      	ldr	r3, [r3, #28]
 80062c6:	4a37      	ldr	r2, [pc, #220]	@ (80063a4 <HAL_RCC_OscConfig+0xc6c>)
 80062c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062cc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	69db      	ldr	r3, [r3, #28]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f000 8232 	beq.w	8006744 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062e0:	4b30      	ldr	r3, [pc, #192]	@ (80063a4 <HAL_RCC_OscConfig+0xc6c>)
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	f003 030c 	and.w	r3, r3, #12
 80062e8:	2b08      	cmp	r3, #8
 80062ea:	f000 8201 	beq.w	80066f0 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80062f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	69db      	ldr	r3, [r3, #28]
 80062fa:	2b02      	cmp	r3, #2
 80062fc:	f040 8157 	bne.w	80065ae <HAL_RCC_OscConfig+0xe76>
 8006300:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006304:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8006308:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800630c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800630e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006312:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	fa93 f2a3 	rbit	r2, r3
 800631c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006320:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8006324:	601a      	str	r2, [r3, #0]
  return result;
 8006326:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800632a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800632e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006330:	fab3 f383 	clz	r3, r3
 8006334:	b2db      	uxtb	r3, r3
 8006336:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800633a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	461a      	mov	r2, r3
 8006342:	2300      	movs	r3, #0
 8006344:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006346:	f7fc fb1b 	bl	8002980 <HAL_GetTick>
 800634a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800634e:	e009      	b.n	8006364 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006350:	f7fc fb16 	bl	8002980 <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800635a:	1ad3      	subs	r3, r2, r3
 800635c:	2b02      	cmp	r3, #2
 800635e:	d901      	bls.n	8006364 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8006360:	2303      	movs	r3, #3
 8006362:	e1f0      	b.n	8006746 <HAL_RCC_OscConfig+0x100e>
 8006364:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006368:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800636c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006370:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006372:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006376:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	fa93 f2a3 	rbit	r2, r3
 8006380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006384:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8006388:	601a      	str	r2, [r3, #0]
  return result;
 800638a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800638e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8006392:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006394:	fab3 f383 	clz	r3, r3
 8006398:	b2db      	uxtb	r3, r3
 800639a:	2b3f      	cmp	r3, #63	@ 0x3f
 800639c:	d804      	bhi.n	80063a8 <HAL_RCC_OscConfig+0xc70>
 800639e:	4b01      	ldr	r3, [pc, #4]	@ (80063a4 <HAL_RCC_OscConfig+0xc6c>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	e029      	b.n	80063f8 <HAL_RCC_OscConfig+0xcc0>
 80063a4:	40021000 	.word	0x40021000
 80063a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063ac:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80063b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80063b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063ba:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	fa93 f2a3 	rbit	r2, r3
 80063c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063c8:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80063cc:	601a      	str	r2, [r3, #0]
 80063ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063d2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80063d6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80063da:	601a      	str	r2, [r3, #0]
 80063dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063e0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	fa93 f2a3 	rbit	r2, r3
 80063ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063ee:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80063f2:	601a      	str	r2, [r3, #0]
 80063f4:	4bc3      	ldr	r3, [pc, #780]	@ (8006704 <HAL_RCC_OscConfig+0xfcc>)
 80063f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80063fc:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8006400:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8006404:	6011      	str	r1, [r2, #0]
 8006406:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800640a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800640e:	6812      	ldr	r2, [r2, #0]
 8006410:	fa92 f1a2 	rbit	r1, r2
 8006414:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006418:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800641c:	6011      	str	r1, [r2, #0]
  return result;
 800641e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006422:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8006426:	6812      	ldr	r2, [r2, #0]
 8006428:	fab2 f282 	clz	r2, r2
 800642c:	b2d2      	uxtb	r2, r2
 800642e:	f042 0220 	orr.w	r2, r2, #32
 8006432:	b2d2      	uxtb	r2, r2
 8006434:	f002 021f 	and.w	r2, r2, #31
 8006438:	2101      	movs	r1, #1
 800643a:	fa01 f202 	lsl.w	r2, r1, r2
 800643e:	4013      	ands	r3, r2
 8006440:	2b00      	cmp	r3, #0
 8006442:	d185      	bne.n	8006350 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006444:	4baf      	ldr	r3, [pc, #700]	@ (8006704 <HAL_RCC_OscConfig+0xfcc>)
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800644c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006450:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006458:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800645c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	6a1b      	ldr	r3, [r3, #32]
 8006464:	430b      	orrs	r3, r1
 8006466:	49a7      	ldr	r1, [pc, #668]	@ (8006704 <HAL_RCC_OscConfig+0xfcc>)
 8006468:	4313      	orrs	r3, r2
 800646a:	604b      	str	r3, [r1, #4]
 800646c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006470:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8006474:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006478:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800647a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800647e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	fa93 f2a3 	rbit	r2, r3
 8006488:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800648c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8006490:	601a      	str	r2, [r3, #0]
  return result;
 8006492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006496:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800649a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800649c:	fab3 f383 	clz	r3, r3
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80064a6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80064aa:	009b      	lsls	r3, r3, #2
 80064ac:	461a      	mov	r2, r3
 80064ae:	2301      	movs	r3, #1
 80064b0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064b2:	f7fc fa65 	bl	8002980 <HAL_GetTick>
 80064b6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80064ba:	e009      	b.n	80064d0 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064bc:	f7fc fa60 	bl	8002980 <HAL_GetTick>
 80064c0:	4602      	mov	r2, r0
 80064c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	d901      	bls.n	80064d0 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e13a      	b.n	8006746 <HAL_RCC_OscConfig+0x100e>
 80064d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064d4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80064d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80064dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064e2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	fa93 f2a3 	rbit	r2, r3
 80064ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064f0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80064f4:	601a      	str	r2, [r3, #0]
  return result;
 80064f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064fa:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80064fe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006500:	fab3 f383 	clz	r3, r3
 8006504:	b2db      	uxtb	r3, r3
 8006506:	2b3f      	cmp	r3, #63	@ 0x3f
 8006508:	d802      	bhi.n	8006510 <HAL_RCC_OscConfig+0xdd8>
 800650a:	4b7e      	ldr	r3, [pc, #504]	@ (8006704 <HAL_RCC_OscConfig+0xfcc>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	e027      	b.n	8006560 <HAL_RCC_OscConfig+0xe28>
 8006510:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006514:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8006518:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800651c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800651e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006522:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	fa93 f2a3 	rbit	r2, r3
 800652c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006530:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8006534:	601a      	str	r2, [r3, #0]
 8006536:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800653a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800653e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006548:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	fa93 f2a3 	rbit	r2, r3
 8006552:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006556:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800655a:	601a      	str	r2, [r3, #0]
 800655c:	4b69      	ldr	r3, [pc, #420]	@ (8006704 <HAL_RCC_OscConfig+0xfcc>)
 800655e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006560:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006564:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8006568:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800656c:	6011      	str	r1, [r2, #0]
 800656e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006572:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8006576:	6812      	ldr	r2, [r2, #0]
 8006578:	fa92 f1a2 	rbit	r1, r2
 800657c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006580:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8006584:	6011      	str	r1, [r2, #0]
  return result;
 8006586:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800658a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800658e:	6812      	ldr	r2, [r2, #0]
 8006590:	fab2 f282 	clz	r2, r2
 8006594:	b2d2      	uxtb	r2, r2
 8006596:	f042 0220 	orr.w	r2, r2, #32
 800659a:	b2d2      	uxtb	r2, r2
 800659c:	f002 021f 	and.w	r2, r2, #31
 80065a0:	2101      	movs	r1, #1
 80065a2:	fa01 f202 	lsl.w	r2, r1, r2
 80065a6:	4013      	ands	r3, r2
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d087      	beq.n	80064bc <HAL_RCC_OscConfig+0xd84>
 80065ac:	e0ca      	b.n	8006744 <HAL_RCC_OscConfig+0x100c>
 80065ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80065b2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80065b6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80065ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80065c0:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	fa93 f2a3 	rbit	r2, r3
 80065ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80065ce:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80065d2:	601a      	str	r2, [r3, #0]
  return result;
 80065d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80065d8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80065dc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065de:	fab3 f383 	clz	r3, r3
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80065e8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80065ec:	009b      	lsls	r3, r3, #2
 80065ee:	461a      	mov	r2, r3
 80065f0:	2300      	movs	r3, #0
 80065f2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065f4:	f7fc f9c4 	bl	8002980 <HAL_GetTick>
 80065f8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065fc:	e009      	b.n	8006612 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065fe:	f7fc f9bf 	bl	8002980 <HAL_GetTick>
 8006602:	4602      	mov	r2, r0
 8006604:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006608:	1ad3      	subs	r3, r2, r3
 800660a:	2b02      	cmp	r3, #2
 800660c:	d901      	bls.n	8006612 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800660e:	2303      	movs	r3, #3
 8006610:	e099      	b.n	8006746 <HAL_RCC_OscConfig+0x100e>
 8006612:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006616:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800661a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800661e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006620:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006624:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	fa93 f2a3 	rbit	r2, r3
 800662e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006632:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8006636:	601a      	str	r2, [r3, #0]
  return result;
 8006638:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800663c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8006640:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006642:	fab3 f383 	clz	r3, r3
 8006646:	b2db      	uxtb	r3, r3
 8006648:	2b3f      	cmp	r3, #63	@ 0x3f
 800664a:	d802      	bhi.n	8006652 <HAL_RCC_OscConfig+0xf1a>
 800664c:	4b2d      	ldr	r3, [pc, #180]	@ (8006704 <HAL_RCC_OscConfig+0xfcc>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	e027      	b.n	80066a2 <HAL_RCC_OscConfig+0xf6a>
 8006652:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006656:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800665a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800665e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006660:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006664:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	fa93 f2a3 	rbit	r2, r3
 800666e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006672:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8006676:	601a      	str	r2, [r3, #0]
 8006678:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800667c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8006680:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006684:	601a      	str	r2, [r3, #0]
 8006686:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800668a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	fa93 f2a3 	rbit	r2, r3
 8006694:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006698:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800669c:	601a      	str	r2, [r3, #0]
 800669e:	4b19      	ldr	r3, [pc, #100]	@ (8006704 <HAL_RCC_OscConfig+0xfcc>)
 80066a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80066a6:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80066aa:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80066ae:	6011      	str	r1, [r2, #0]
 80066b0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80066b4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80066b8:	6812      	ldr	r2, [r2, #0]
 80066ba:	fa92 f1a2 	rbit	r1, r2
 80066be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80066c2:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80066c6:	6011      	str	r1, [r2, #0]
  return result;
 80066c8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80066cc:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80066d0:	6812      	ldr	r2, [r2, #0]
 80066d2:	fab2 f282 	clz	r2, r2
 80066d6:	b2d2      	uxtb	r2, r2
 80066d8:	f042 0220 	orr.w	r2, r2, #32
 80066dc:	b2d2      	uxtb	r2, r2
 80066de:	f002 021f 	and.w	r2, r2, #31
 80066e2:	2101      	movs	r1, #1
 80066e4:	fa01 f202 	lsl.w	r2, r1, r2
 80066e8:	4013      	ands	r3, r2
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d187      	bne.n	80065fe <HAL_RCC_OscConfig+0xec6>
 80066ee:	e029      	b.n	8006744 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80066f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	69db      	ldr	r3, [r3, #28]
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d103      	bne.n	8006708 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	e020      	b.n	8006746 <HAL_RCC_OscConfig+0x100e>
 8006704:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006708:	4b11      	ldr	r3, [pc, #68]	@ (8006750 <HAL_RCC_OscConfig+0x1018>)
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006710:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8006714:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006718:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800671c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	6a1b      	ldr	r3, [r3, #32]
 8006724:	429a      	cmp	r2, r3
 8006726:	d10b      	bne.n	8006740 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8006728:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800672c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006730:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006734:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800673c:	429a      	cmp	r2, r3
 800673e:	d001      	beq.n	8006744 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	e000      	b.n	8006746 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8006744:	2300      	movs	r3, #0
}
 8006746:	4618      	mov	r0, r3
 8006748:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}
 8006750:	40021000 	.word	0x40021000

08006754 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b09e      	sub	sp, #120	@ 0x78
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800675e:	2300      	movs	r3, #0
 8006760:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d101      	bne.n	800676c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	e154      	b.n	8006a16 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800676c:	4b89      	ldr	r3, [pc, #548]	@ (8006994 <HAL_RCC_ClockConfig+0x240>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 0307 	and.w	r3, r3, #7
 8006774:	683a      	ldr	r2, [r7, #0]
 8006776:	429a      	cmp	r2, r3
 8006778:	d910      	bls.n	800679c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800677a:	4b86      	ldr	r3, [pc, #536]	@ (8006994 <HAL_RCC_ClockConfig+0x240>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f023 0207 	bic.w	r2, r3, #7
 8006782:	4984      	ldr	r1, [pc, #528]	@ (8006994 <HAL_RCC_ClockConfig+0x240>)
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	4313      	orrs	r3, r2
 8006788:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800678a:	4b82      	ldr	r3, [pc, #520]	@ (8006994 <HAL_RCC_ClockConfig+0x240>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 0307 	and.w	r3, r3, #7
 8006792:	683a      	ldr	r2, [r7, #0]
 8006794:	429a      	cmp	r2, r3
 8006796:	d001      	beq.n	800679c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006798:	2301      	movs	r3, #1
 800679a:	e13c      	b.n	8006a16 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f003 0302 	and.w	r3, r3, #2
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d008      	beq.n	80067ba <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067a8:	4b7b      	ldr	r3, [pc, #492]	@ (8006998 <HAL_RCC_ClockConfig+0x244>)
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	4978      	ldr	r1, [pc, #480]	@ (8006998 <HAL_RCC_ClockConfig+0x244>)
 80067b6:	4313      	orrs	r3, r2
 80067b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f003 0301 	and.w	r3, r3, #1
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	f000 80cd 	beq.w	8006962 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d137      	bne.n	8006840 <HAL_RCC_ClockConfig+0xec>
 80067d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80067d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067d8:	fa93 f3a3 	rbit	r3, r3
 80067dc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80067de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067e0:	fab3 f383 	clz	r3, r3
 80067e4:	b2db      	uxtb	r3, r3
 80067e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80067e8:	d802      	bhi.n	80067f0 <HAL_RCC_ClockConfig+0x9c>
 80067ea:	4b6b      	ldr	r3, [pc, #428]	@ (8006998 <HAL_RCC_ClockConfig+0x244>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	e00f      	b.n	8006810 <HAL_RCC_ClockConfig+0xbc>
 80067f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80067f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067f8:	fa93 f3a3 	rbit	r3, r3
 80067fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80067fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006802:	663b      	str	r3, [r7, #96]	@ 0x60
 8006804:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006806:	fa93 f3a3 	rbit	r3, r3
 800680a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800680c:	4b62      	ldr	r3, [pc, #392]	@ (8006998 <HAL_RCC_ClockConfig+0x244>)
 800680e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006810:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006814:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006816:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006818:	fa92 f2a2 	rbit	r2, r2
 800681c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800681e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006820:	fab2 f282 	clz	r2, r2
 8006824:	b2d2      	uxtb	r2, r2
 8006826:	f042 0220 	orr.w	r2, r2, #32
 800682a:	b2d2      	uxtb	r2, r2
 800682c:	f002 021f 	and.w	r2, r2, #31
 8006830:	2101      	movs	r1, #1
 8006832:	fa01 f202 	lsl.w	r2, r1, r2
 8006836:	4013      	ands	r3, r2
 8006838:	2b00      	cmp	r3, #0
 800683a:	d171      	bne.n	8006920 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e0ea      	b.n	8006a16 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	2b02      	cmp	r3, #2
 8006846:	d137      	bne.n	80068b8 <HAL_RCC_ClockConfig+0x164>
 8006848:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800684c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800684e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006850:	fa93 f3a3 	rbit	r3, r3
 8006854:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006856:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006858:	fab3 f383 	clz	r3, r3
 800685c:	b2db      	uxtb	r3, r3
 800685e:	2b3f      	cmp	r3, #63	@ 0x3f
 8006860:	d802      	bhi.n	8006868 <HAL_RCC_ClockConfig+0x114>
 8006862:	4b4d      	ldr	r3, [pc, #308]	@ (8006998 <HAL_RCC_ClockConfig+0x244>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	e00f      	b.n	8006888 <HAL_RCC_ClockConfig+0x134>
 8006868:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800686c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800686e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006870:	fa93 f3a3 	rbit	r3, r3
 8006874:	647b      	str	r3, [r7, #68]	@ 0x44
 8006876:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800687a:	643b      	str	r3, [r7, #64]	@ 0x40
 800687c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800687e:	fa93 f3a3 	rbit	r3, r3
 8006882:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006884:	4b44      	ldr	r3, [pc, #272]	@ (8006998 <HAL_RCC_ClockConfig+0x244>)
 8006886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006888:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800688c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800688e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006890:	fa92 f2a2 	rbit	r2, r2
 8006894:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8006896:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006898:	fab2 f282 	clz	r2, r2
 800689c:	b2d2      	uxtb	r2, r2
 800689e:	f042 0220 	orr.w	r2, r2, #32
 80068a2:	b2d2      	uxtb	r2, r2
 80068a4:	f002 021f 	and.w	r2, r2, #31
 80068a8:	2101      	movs	r1, #1
 80068aa:	fa01 f202 	lsl.w	r2, r1, r2
 80068ae:	4013      	ands	r3, r2
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d135      	bne.n	8006920 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	e0ae      	b.n	8006a16 <HAL_RCC_ClockConfig+0x2c2>
 80068b8:	2302      	movs	r3, #2
 80068ba:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068be:	fa93 f3a3 	rbit	r3, r3
 80068c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80068c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068c6:	fab3 f383 	clz	r3, r3
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	2b3f      	cmp	r3, #63	@ 0x3f
 80068ce:	d802      	bhi.n	80068d6 <HAL_RCC_ClockConfig+0x182>
 80068d0:	4b31      	ldr	r3, [pc, #196]	@ (8006998 <HAL_RCC_ClockConfig+0x244>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	e00d      	b.n	80068f2 <HAL_RCC_ClockConfig+0x19e>
 80068d6:	2302      	movs	r3, #2
 80068d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068dc:	fa93 f3a3 	rbit	r3, r3
 80068e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80068e2:	2302      	movs	r3, #2
 80068e4:	623b      	str	r3, [r7, #32]
 80068e6:	6a3b      	ldr	r3, [r7, #32]
 80068e8:	fa93 f3a3 	rbit	r3, r3
 80068ec:	61fb      	str	r3, [r7, #28]
 80068ee:	4b2a      	ldr	r3, [pc, #168]	@ (8006998 <HAL_RCC_ClockConfig+0x244>)
 80068f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068f2:	2202      	movs	r2, #2
 80068f4:	61ba      	str	r2, [r7, #24]
 80068f6:	69ba      	ldr	r2, [r7, #24]
 80068f8:	fa92 f2a2 	rbit	r2, r2
 80068fc:	617a      	str	r2, [r7, #20]
  return result;
 80068fe:	697a      	ldr	r2, [r7, #20]
 8006900:	fab2 f282 	clz	r2, r2
 8006904:	b2d2      	uxtb	r2, r2
 8006906:	f042 0220 	orr.w	r2, r2, #32
 800690a:	b2d2      	uxtb	r2, r2
 800690c:	f002 021f 	and.w	r2, r2, #31
 8006910:	2101      	movs	r1, #1
 8006912:	fa01 f202 	lsl.w	r2, r1, r2
 8006916:	4013      	ands	r3, r2
 8006918:	2b00      	cmp	r3, #0
 800691a:	d101      	bne.n	8006920 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	e07a      	b.n	8006a16 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006920:	4b1d      	ldr	r3, [pc, #116]	@ (8006998 <HAL_RCC_ClockConfig+0x244>)
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f023 0203 	bic.w	r2, r3, #3
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	491a      	ldr	r1, [pc, #104]	@ (8006998 <HAL_RCC_ClockConfig+0x244>)
 800692e:	4313      	orrs	r3, r2
 8006930:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006932:	f7fc f825 	bl	8002980 <HAL_GetTick>
 8006936:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006938:	e00a      	b.n	8006950 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800693a:	f7fc f821 	bl	8002980 <HAL_GetTick>
 800693e:	4602      	mov	r2, r0
 8006940:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006942:	1ad3      	subs	r3, r2, r3
 8006944:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006948:	4293      	cmp	r3, r2
 800694a:	d901      	bls.n	8006950 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 800694c:	2303      	movs	r3, #3
 800694e:	e062      	b.n	8006a16 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006950:	4b11      	ldr	r3, [pc, #68]	@ (8006998 <HAL_RCC_ClockConfig+0x244>)
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	f003 020c 	and.w	r2, r3, #12
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	429a      	cmp	r2, r3
 8006960:	d1eb      	bne.n	800693a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006962:	4b0c      	ldr	r3, [pc, #48]	@ (8006994 <HAL_RCC_ClockConfig+0x240>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f003 0307 	and.w	r3, r3, #7
 800696a:	683a      	ldr	r2, [r7, #0]
 800696c:	429a      	cmp	r2, r3
 800696e:	d215      	bcs.n	800699c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006970:	4b08      	ldr	r3, [pc, #32]	@ (8006994 <HAL_RCC_ClockConfig+0x240>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f023 0207 	bic.w	r2, r3, #7
 8006978:	4906      	ldr	r1, [pc, #24]	@ (8006994 <HAL_RCC_ClockConfig+0x240>)
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	4313      	orrs	r3, r2
 800697e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006980:	4b04      	ldr	r3, [pc, #16]	@ (8006994 <HAL_RCC_ClockConfig+0x240>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0307 	and.w	r3, r3, #7
 8006988:	683a      	ldr	r2, [r7, #0]
 800698a:	429a      	cmp	r2, r3
 800698c:	d006      	beq.n	800699c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e041      	b.n	8006a16 <HAL_RCC_ClockConfig+0x2c2>
 8006992:	bf00      	nop
 8006994:	40022000 	.word	0x40022000
 8006998:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 0304 	and.w	r3, r3, #4
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d008      	beq.n	80069ba <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069a8:	4b1d      	ldr	r3, [pc, #116]	@ (8006a20 <HAL_RCC_ClockConfig+0x2cc>)
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	491a      	ldr	r1, [pc, #104]	@ (8006a20 <HAL_RCC_ClockConfig+0x2cc>)
 80069b6:	4313      	orrs	r3, r2
 80069b8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 0308 	and.w	r3, r3, #8
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d009      	beq.n	80069da <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069c6:	4b16      	ldr	r3, [pc, #88]	@ (8006a20 <HAL_RCC_ClockConfig+0x2cc>)
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	00db      	lsls	r3, r3, #3
 80069d4:	4912      	ldr	r1, [pc, #72]	@ (8006a20 <HAL_RCC_ClockConfig+0x2cc>)
 80069d6:	4313      	orrs	r3, r2
 80069d8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80069da:	f000 f829 	bl	8006a30 <HAL_RCC_GetSysClockFreq>
 80069de:	4601      	mov	r1, r0
 80069e0:	4b0f      	ldr	r3, [pc, #60]	@ (8006a20 <HAL_RCC_ClockConfig+0x2cc>)
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80069e8:	22f0      	movs	r2, #240	@ 0xf0
 80069ea:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	fa92 f2a2 	rbit	r2, r2
 80069f2:	60fa      	str	r2, [r7, #12]
  return result;
 80069f4:	68fa      	ldr	r2, [r7, #12]
 80069f6:	fab2 f282 	clz	r2, r2
 80069fa:	b2d2      	uxtb	r2, r2
 80069fc:	40d3      	lsrs	r3, r2
 80069fe:	4a09      	ldr	r2, [pc, #36]	@ (8006a24 <HAL_RCC_ClockConfig+0x2d0>)
 8006a00:	5cd3      	ldrb	r3, [r2, r3]
 8006a02:	fa21 f303 	lsr.w	r3, r1, r3
 8006a06:	4a08      	ldr	r2, [pc, #32]	@ (8006a28 <HAL_RCC_ClockConfig+0x2d4>)
 8006a08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006a0a:	4b08      	ldr	r3, [pc, #32]	@ (8006a2c <HAL_RCC_ClockConfig+0x2d8>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f7fb ff72 	bl	80028f8 <HAL_InitTick>
  
  return HAL_OK;
 8006a14:	2300      	movs	r3, #0
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3778      	adds	r7, #120	@ 0x78
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
 8006a1e:	bf00      	nop
 8006a20:	40021000 	.word	0x40021000
 8006a24:	0800d088 	.word	0x0800d088
 8006a28:	20000038 	.word	0x20000038
 8006a2c:	2000003c 	.word	0x2000003c

08006a30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b087      	sub	sp, #28
 8006a34:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006a36:	2300      	movs	r3, #0
 8006a38:	60fb      	str	r3, [r7, #12]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	60bb      	str	r3, [r7, #8]
 8006a3e:	2300      	movs	r3, #0
 8006a40:	617b      	str	r3, [r7, #20]
 8006a42:	2300      	movs	r3, #0
 8006a44:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006a46:	2300      	movs	r3, #0
 8006a48:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8006a4a:	4b1e      	ldr	r3, [pc, #120]	@ (8006ac4 <HAL_RCC_GetSysClockFreq+0x94>)
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f003 030c 	and.w	r3, r3, #12
 8006a56:	2b04      	cmp	r3, #4
 8006a58:	d002      	beq.n	8006a60 <HAL_RCC_GetSysClockFreq+0x30>
 8006a5a:	2b08      	cmp	r3, #8
 8006a5c:	d003      	beq.n	8006a66 <HAL_RCC_GetSysClockFreq+0x36>
 8006a5e:	e026      	b.n	8006aae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006a60:	4b19      	ldr	r3, [pc, #100]	@ (8006ac8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006a62:	613b      	str	r3, [r7, #16]
      break;
 8006a64:	e026      	b.n	8006ab4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	0c9b      	lsrs	r3, r3, #18
 8006a6a:	f003 030f 	and.w	r3, r3, #15
 8006a6e:	4a17      	ldr	r2, [pc, #92]	@ (8006acc <HAL_RCC_GetSysClockFreq+0x9c>)
 8006a70:	5cd3      	ldrb	r3, [r2, r3]
 8006a72:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8006a74:	4b13      	ldr	r3, [pc, #76]	@ (8006ac4 <HAL_RCC_GetSysClockFreq+0x94>)
 8006a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a78:	f003 030f 	and.w	r3, r3, #15
 8006a7c:	4a14      	ldr	r2, [pc, #80]	@ (8006ad0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006a7e:	5cd3      	ldrb	r3, [r2, r3]
 8006a80:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d008      	beq.n	8006a9e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006a8c:	4a0e      	ldr	r2, [pc, #56]	@ (8006ac8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	fb02 f303 	mul.w	r3, r2, r3
 8006a9a:	617b      	str	r3, [r7, #20]
 8006a9c:	e004      	b.n	8006aa8 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a0c      	ldr	r2, [pc, #48]	@ (8006ad4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006aa2:	fb02 f303 	mul.w	r3, r2, r3
 8006aa6:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	613b      	str	r3, [r7, #16]
      break;
 8006aac:	e002      	b.n	8006ab4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006aae:	4b06      	ldr	r3, [pc, #24]	@ (8006ac8 <HAL_RCC_GetSysClockFreq+0x98>)
 8006ab0:	613b      	str	r3, [r7, #16]
      break;
 8006ab2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ab4:	693b      	ldr	r3, [r7, #16]
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	371c      	adds	r7, #28
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop
 8006ac4:	40021000 	.word	0x40021000
 8006ac8:	007a1200 	.word	0x007a1200
 8006acc:	0800d0a0 	.word	0x0800d0a0
 8006ad0:	0800d0b0 	.word	0x0800d0b0
 8006ad4:	003d0900 	.word	0x003d0900

08006ad8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006adc:	4b03      	ldr	r3, [pc, #12]	@ (8006aec <HAL_RCC_GetHCLKFreq+0x14>)
 8006ade:	681b      	ldr	r3, [r3, #0]
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	20000038 	.word	0x20000038

08006af0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b082      	sub	sp, #8
 8006af4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006af6:	f7ff ffef 	bl	8006ad8 <HAL_RCC_GetHCLKFreq>
 8006afa:	4601      	mov	r1, r0
 8006afc:	4b0b      	ldr	r3, [pc, #44]	@ (8006b2c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b04:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8006b08:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	fa92 f2a2 	rbit	r2, r2
 8006b10:	603a      	str	r2, [r7, #0]
  return result;
 8006b12:	683a      	ldr	r2, [r7, #0]
 8006b14:	fab2 f282 	clz	r2, r2
 8006b18:	b2d2      	uxtb	r2, r2
 8006b1a:	40d3      	lsrs	r3, r2
 8006b1c:	4a04      	ldr	r2, [pc, #16]	@ (8006b30 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006b1e:	5cd3      	ldrb	r3, [r2, r3]
 8006b20:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006b24:	4618      	mov	r0, r3
 8006b26:	3708      	adds	r7, #8
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}
 8006b2c:	40021000 	.word	0x40021000
 8006b30:	0800d098 	.word	0x0800d098

08006b34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006b3a:	f7ff ffcd 	bl	8006ad8 <HAL_RCC_GetHCLKFreq>
 8006b3e:	4601      	mov	r1, r0
 8006b40:	4b0b      	ldr	r3, [pc, #44]	@ (8006b70 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8006b48:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8006b4c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	fa92 f2a2 	rbit	r2, r2
 8006b54:	603a      	str	r2, [r7, #0]
  return result;
 8006b56:	683a      	ldr	r2, [r7, #0]
 8006b58:	fab2 f282 	clz	r2, r2
 8006b5c:	b2d2      	uxtb	r2, r2
 8006b5e:	40d3      	lsrs	r3, r2
 8006b60:	4a04      	ldr	r2, [pc, #16]	@ (8006b74 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006b62:	5cd3      	ldrb	r3, [r2, r3]
 8006b64:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3708      	adds	r7, #8
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}
 8006b70:	40021000 	.word	0x40021000
 8006b74:	0800d098 	.word	0x0800d098

08006b78 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b092      	sub	sp, #72	@ 0x48
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b80:	2300      	movs	r3, #0
 8006b82:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8006b84:	2300      	movs	r3, #0
 8006b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	f000 80cb 	beq.w	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b9c:	4b8d      	ldr	r3, [pc, #564]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006b9e:	69db      	ldr	r3, [r3, #28]
 8006ba0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d10e      	bne.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ba8:	4b8a      	ldr	r3, [pc, #552]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006baa:	69db      	ldr	r3, [r3, #28]
 8006bac:	4a89      	ldr	r2, [pc, #548]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006bae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bb2:	61d3      	str	r3, [r2, #28]
 8006bb4:	4b87      	ldr	r3, [pc, #540]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006bb6:	69db      	ldr	r3, [r3, #28]
 8006bb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bbc:	60bb      	str	r3, [r7, #8]
 8006bbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bc6:	4b84      	ldr	r3, [pc, #528]	@ (8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d118      	bne.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006bd2:	4b81      	ldr	r3, [pc, #516]	@ (8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a80      	ldr	r2, [pc, #512]	@ (8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006bd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bdc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006bde:	f7fb fecf 	bl	8002980 <HAL_GetTick>
 8006be2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006be4:	e008      	b.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006be6:	f7fb fecb 	bl	8002980 <HAL_GetTick>
 8006bea:	4602      	mov	r2, r0
 8006bec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bee:	1ad3      	subs	r3, r2, r3
 8006bf0:	2b64      	cmp	r3, #100	@ 0x64
 8006bf2:	d901      	bls.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006bf4:	2303      	movs	r3, #3
 8006bf6:	e0e8      	b.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x252>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bf8:	4b77      	ldr	r3, [pc, #476]	@ (8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d0f0      	beq.n	8006be6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006c04:	4b73      	ldr	r3, [pc, #460]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006c06:	6a1b      	ldr	r3, [r3, #32]
 8006c08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d07b      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x194>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d074      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c22:	4b6c      	ldr	r3, [pc, #432]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006c30:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c34:	fa93 f3a3 	rbit	r3, r3
 8006c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8006c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006c3c:	fab3 f383 	clz	r3, r3
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	461a      	mov	r2, r3
 8006c44:	4b65      	ldr	r3, [pc, #404]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006c46:	4413      	add	r3, r2
 8006c48:	009b      	lsls	r3, r3, #2
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	6013      	str	r3, [r2, #0]
 8006c50:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006c54:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c58:	fa93 f3a3 	rbit	r3, r3
 8006c5c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006c60:	fab3 f383 	clz	r3, r3
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	461a      	mov	r2, r3
 8006c68:	4b5c      	ldr	r3, [pc, #368]	@ (8006ddc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006c6a:	4413      	add	r3, r2
 8006c6c:	009b      	lsls	r3, r3, #2
 8006c6e:	461a      	mov	r2, r3
 8006c70:	2300      	movs	r3, #0
 8006c72:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006c74:	4a57      	ldr	r2, [pc, #348]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c78:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c7c:	f003 0301 	and.w	r3, r3, #1
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d043      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c84:	f7fb fe7c 	bl	8002980 <HAL_GetTick>
 8006c88:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c8a:	e00a      	b.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c8c:	f7fb fe78 	bl	8002980 <HAL_GetTick>
 8006c90:	4602      	mov	r2, r0
 8006c92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c94:	1ad3      	subs	r3, r2, r3
 8006c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d901      	bls.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8006c9e:	2303      	movs	r3, #3
 8006ca0:	e093      	b.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x252>
 8006ca2:	2302      	movs	r3, #2
 8006ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca8:	fa93 f3a3 	rbit	r3, r3
 8006cac:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cae:	2302      	movs	r3, #2
 8006cb0:	623b      	str	r3, [r7, #32]
 8006cb2:	6a3b      	ldr	r3, [r7, #32]
 8006cb4:	fa93 f3a3 	rbit	r3, r3
 8006cb8:	61fb      	str	r3, [r7, #28]
  return result;
 8006cba:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cbc:	fab3 f383 	clz	r3, r3
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8006cc6:	b2db      	uxtb	r3, r3
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d102      	bne.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8006ccc:	4b41      	ldr	r3, [pc, #260]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006cce:	6a1b      	ldr	r3, [r3, #32]
 8006cd0:	e007      	b.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8006cd2:	2302      	movs	r3, #2
 8006cd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	fa93 f3a3 	rbit	r3, r3
 8006cdc:	617b      	str	r3, [r7, #20]
 8006cde:	4b3d      	ldr	r3, [pc, #244]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ce2:	2202      	movs	r2, #2
 8006ce4:	613a      	str	r2, [r7, #16]
 8006ce6:	693a      	ldr	r2, [r7, #16]
 8006ce8:	fa92 f2a2 	rbit	r2, r2
 8006cec:	60fa      	str	r2, [r7, #12]
  return result;
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	fab2 f282 	clz	r2, r2
 8006cf4:	b2d2      	uxtb	r2, r2
 8006cf6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cfa:	b2d2      	uxtb	r2, r2
 8006cfc:	f002 021f 	and.w	r2, r2, #31
 8006d00:	2101      	movs	r1, #1
 8006d02:	fa01 f202 	lsl.w	r2, r1, r2
 8006d06:	4013      	ands	r3, r2
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d0bf      	beq.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006d0c:	4b31      	ldr	r3, [pc, #196]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d0e:	6a1b      	ldr	r3, [r3, #32]
 8006d10:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	492e      	ldr	r1, [pc, #184]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006d1e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006d22:	2b01      	cmp	r3, #1
 8006d24:	d105      	bne.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d26:	4b2b      	ldr	r3, [pc, #172]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d28:	69db      	ldr	r3, [r3, #28]
 8006d2a:	4a2a      	ldr	r2, [pc, #168]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d30:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f003 0301 	and.w	r3, r3, #1
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d008      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006d3e:	4b25      	ldr	r3, [pc, #148]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d42:	f023 0203 	bic.w	r2, r3, #3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	4922      	ldr	r1, [pc, #136]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f003 0320 	and.w	r3, r3, #32
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d008      	beq.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d60:	f023 0210 	bic.w	r2, r3, #16
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	68db      	ldr	r3, [r3, #12]
 8006d68:	491a      	ldr	r1, [pc, #104]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d008      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006d7a:	4b16      	ldr	r3, [pc, #88]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d7e:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	691b      	ldr	r3, [r3, #16]
 8006d86:	4913      	ldr	r1, [pc, #76]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d008      	beq.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006d98:	4b0e      	ldr	r3, [pc, #56]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	695b      	ldr	r3, [r3, #20]
 8006da4:	490b      	ldr	r1, [pc, #44]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006da6:	4313      	orrs	r3, r2
 8006da8:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d008      	beq.n	8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006db6:	4b07      	ldr	r3, [pc, #28]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dba:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	4904      	ldr	r1, [pc, #16]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006dc8:	2300      	movs	r3, #0
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3748      	adds	r7, #72	@ 0x48
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}
 8006dd2:	bf00      	nop
 8006dd4:	40021000 	.word	0x40021000
 8006dd8:	40007000 	.word	0x40007000
 8006ddc:	10908100 	.word	0x10908100

08006de0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b082      	sub	sp, #8
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d101      	bne.n	8006df2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e049      	b.n	8006e86 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d106      	bne.n	8006e0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f7fb fb36 	bl	8002478 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2202      	movs	r2, #2
 8006e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	3304      	adds	r3, #4
 8006e1c:	4619      	mov	r1, r3
 8006e1e:	4610      	mov	r0, r2
 8006e20:	f000 fa86 	bl	8007330 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3708      	adds	r7, #8
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
	...

08006e90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d001      	beq.n	8006ea8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e040      	b.n	8006f2a <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2202      	movs	r2, #2
 8006eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	68da      	ldr	r2, [r3, #12]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f042 0201 	orr.w	r2, r2, #1
 8006ebe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8006f38 <HAL_TIM_Base_Start_IT+0xa8>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d00e      	beq.n	8006ee8 <HAL_TIM_Base_Start_IT+0x58>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ed2:	d009      	beq.n	8006ee8 <HAL_TIM_Base_Start_IT+0x58>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a18      	ldr	r2, [pc, #96]	@ (8006f3c <HAL_TIM_Base_Start_IT+0xac>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d004      	beq.n	8006ee8 <HAL_TIM_Base_Start_IT+0x58>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a17      	ldr	r2, [pc, #92]	@ (8006f40 <HAL_TIM_Base_Start_IT+0xb0>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d115      	bne.n	8006f14 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	689a      	ldr	r2, [r3, #8]
 8006eee:	4b15      	ldr	r3, [pc, #84]	@ (8006f44 <HAL_TIM_Base_Start_IT+0xb4>)
 8006ef0:	4013      	ands	r3, r2
 8006ef2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2b06      	cmp	r3, #6
 8006ef8:	d015      	beq.n	8006f26 <HAL_TIM_Base_Start_IT+0x96>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f00:	d011      	beq.n	8006f26 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	681a      	ldr	r2, [r3, #0]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f042 0201 	orr.w	r2, r2, #1
 8006f10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f12:	e008      	b.n	8006f26 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f042 0201 	orr.w	r2, r2, #1
 8006f22:	601a      	str	r2, [r3, #0]
 8006f24:	e000      	b.n	8006f28 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f26:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006f28:	2300      	movs	r3, #0
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3714      	adds	r7, #20
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr
 8006f36:	bf00      	nop
 8006f38:	40012c00 	.word	0x40012c00
 8006f3c:	40000400 	.word	0x40000400
 8006f40:	40014000 	.word	0x40014000
 8006f44:	00010007 	.word	0x00010007

08006f48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	f003 0302 	and.w	r3, r3, #2
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d020      	beq.n	8006fac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f003 0302 	and.w	r3, r3, #2
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d01b      	beq.n	8006fac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f06f 0202 	mvn.w	r2, #2
 8006f7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2201      	movs	r2, #1
 8006f82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	699b      	ldr	r3, [r3, #24]
 8006f8a:	f003 0303 	and.w	r3, r3, #3
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d003      	beq.n	8006f9a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 f9ad 	bl	80072f2 <HAL_TIM_IC_CaptureCallback>
 8006f98:	e005      	b.n	8006fa6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f000 f99f 	bl	80072de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 f9b0 	bl	8007306 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	f003 0304 	and.w	r3, r3, #4
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d020      	beq.n	8006ff8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f003 0304 	and.w	r3, r3, #4
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d01b      	beq.n	8006ff8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f06f 0204 	mvn.w	r2, #4
 8006fc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2202      	movs	r2, #2
 8006fce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	699b      	ldr	r3, [r3, #24]
 8006fd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d003      	beq.n	8006fe6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 f987 	bl	80072f2 <HAL_TIM_IC_CaptureCallback>
 8006fe4:	e005      	b.n	8006ff2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 f979 	bl	80072de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 f98a 	bl	8007306 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	f003 0308 	and.w	r3, r3, #8
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d020      	beq.n	8007044 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f003 0308 	and.w	r3, r3, #8
 8007008:	2b00      	cmp	r3, #0
 800700a:	d01b      	beq.n	8007044 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f06f 0208 	mvn.w	r2, #8
 8007014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2204      	movs	r2, #4
 800701a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	69db      	ldr	r3, [r3, #28]
 8007022:	f003 0303 	and.w	r3, r3, #3
 8007026:	2b00      	cmp	r3, #0
 8007028:	d003      	beq.n	8007032 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 f961 	bl	80072f2 <HAL_TIM_IC_CaptureCallback>
 8007030:	e005      	b.n	800703e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 f953 	bl	80072de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 f964 	bl	8007306 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	f003 0310 	and.w	r3, r3, #16
 800704a:	2b00      	cmp	r3, #0
 800704c:	d020      	beq.n	8007090 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f003 0310 	and.w	r3, r3, #16
 8007054:	2b00      	cmp	r3, #0
 8007056:	d01b      	beq.n	8007090 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f06f 0210 	mvn.w	r2, #16
 8007060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2208      	movs	r2, #8
 8007066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	69db      	ldr	r3, [r3, #28]
 800706e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007072:	2b00      	cmp	r3, #0
 8007074:	d003      	beq.n	800707e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 f93b 	bl	80072f2 <HAL_TIM_IC_CaptureCallback>
 800707c:	e005      	b.n	800708a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f92d 	bl	80072de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f000 f93e 	bl	8007306 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	f003 0301 	and.w	r3, r3, #1
 8007096:	2b00      	cmp	r3, #0
 8007098:	d00c      	beq.n	80070b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f003 0301 	and.w	r3, r3, #1
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d007      	beq.n	80070b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f06f 0201 	mvn.w	r2, #1
 80070ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f7fa fb5e 	bl	8001770 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d00c      	beq.n	80070d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d007      	beq.n	80070d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80070d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 fac2 	bl	800765c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00c      	beq.n	80070fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d007      	beq.n	80070fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80070f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 faba 	bl	8007670 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00c      	beq.n	8007120 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800710c:	2b00      	cmp	r3, #0
 800710e:	d007      	beq.n	8007120 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f8fd 	bl	800731a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	f003 0320 	and.w	r3, r3, #32
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00c      	beq.n	8007144 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f003 0320 	and.w	r3, r3, #32
 8007130:	2b00      	cmp	r3, #0
 8007132:	d007      	beq.n	8007144 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f06f 0220 	mvn.w	r2, #32
 800713c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f000 fa82 	bl	8007648 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007144:	bf00      	nop
 8007146:	3710      	adds	r7, #16
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}

0800714c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b084      	sub	sp, #16
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
 8007154:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007156:	2300      	movs	r3, #0
 8007158:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007160:	2b01      	cmp	r3, #1
 8007162:	d101      	bne.n	8007168 <HAL_TIM_ConfigClockSource+0x1c>
 8007164:	2302      	movs	r3, #2
 8007166:	e0b6      	b.n	80072d6 <HAL_TIM_ConfigClockSource+0x18a>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2201      	movs	r2, #1
 800716c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2202      	movs	r2, #2
 8007174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007186:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800718a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007192:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	68ba      	ldr	r2, [r7, #8]
 800719a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071a4:	d03e      	beq.n	8007224 <HAL_TIM_ConfigClockSource+0xd8>
 80071a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071aa:	f200 8087 	bhi.w	80072bc <HAL_TIM_ConfigClockSource+0x170>
 80071ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071b2:	f000 8086 	beq.w	80072c2 <HAL_TIM_ConfigClockSource+0x176>
 80071b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071ba:	d87f      	bhi.n	80072bc <HAL_TIM_ConfigClockSource+0x170>
 80071bc:	2b70      	cmp	r3, #112	@ 0x70
 80071be:	d01a      	beq.n	80071f6 <HAL_TIM_ConfigClockSource+0xaa>
 80071c0:	2b70      	cmp	r3, #112	@ 0x70
 80071c2:	d87b      	bhi.n	80072bc <HAL_TIM_ConfigClockSource+0x170>
 80071c4:	2b60      	cmp	r3, #96	@ 0x60
 80071c6:	d050      	beq.n	800726a <HAL_TIM_ConfigClockSource+0x11e>
 80071c8:	2b60      	cmp	r3, #96	@ 0x60
 80071ca:	d877      	bhi.n	80072bc <HAL_TIM_ConfigClockSource+0x170>
 80071cc:	2b50      	cmp	r3, #80	@ 0x50
 80071ce:	d03c      	beq.n	800724a <HAL_TIM_ConfigClockSource+0xfe>
 80071d0:	2b50      	cmp	r3, #80	@ 0x50
 80071d2:	d873      	bhi.n	80072bc <HAL_TIM_ConfigClockSource+0x170>
 80071d4:	2b40      	cmp	r3, #64	@ 0x40
 80071d6:	d058      	beq.n	800728a <HAL_TIM_ConfigClockSource+0x13e>
 80071d8:	2b40      	cmp	r3, #64	@ 0x40
 80071da:	d86f      	bhi.n	80072bc <HAL_TIM_ConfigClockSource+0x170>
 80071dc:	2b30      	cmp	r3, #48	@ 0x30
 80071de:	d064      	beq.n	80072aa <HAL_TIM_ConfigClockSource+0x15e>
 80071e0:	2b30      	cmp	r3, #48	@ 0x30
 80071e2:	d86b      	bhi.n	80072bc <HAL_TIM_ConfigClockSource+0x170>
 80071e4:	2b20      	cmp	r3, #32
 80071e6:	d060      	beq.n	80072aa <HAL_TIM_ConfigClockSource+0x15e>
 80071e8:	2b20      	cmp	r3, #32
 80071ea:	d867      	bhi.n	80072bc <HAL_TIM_ConfigClockSource+0x170>
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d05c      	beq.n	80072aa <HAL_TIM_ConfigClockSource+0x15e>
 80071f0:	2b10      	cmp	r3, #16
 80071f2:	d05a      	beq.n	80072aa <HAL_TIM_ConfigClockSource+0x15e>
 80071f4:	e062      	b.n	80072bc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007206:	f000 f991 	bl	800752c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007218:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	68ba      	ldr	r2, [r7, #8]
 8007220:	609a      	str	r2, [r3, #8]
      break;
 8007222:	e04f      	b.n	80072c4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007234:	f000 f97a 	bl	800752c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	689a      	ldr	r2, [r3, #8]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007246:	609a      	str	r2, [r3, #8]
      break;
 8007248:	e03c      	b.n	80072c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007256:	461a      	mov	r2, r3
 8007258:	f000 f8ee 	bl	8007438 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2150      	movs	r1, #80	@ 0x50
 8007262:	4618      	mov	r0, r3
 8007264:	f000 f947 	bl	80074f6 <TIM_ITRx_SetConfig>
      break;
 8007268:	e02c      	b.n	80072c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007276:	461a      	mov	r2, r3
 8007278:	f000 f90d 	bl	8007496 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2160      	movs	r1, #96	@ 0x60
 8007282:	4618      	mov	r0, r3
 8007284:	f000 f937 	bl	80074f6 <TIM_ITRx_SetConfig>
      break;
 8007288:	e01c      	b.n	80072c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007296:	461a      	mov	r2, r3
 8007298:	f000 f8ce 	bl	8007438 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	2140      	movs	r1, #64	@ 0x40
 80072a2:	4618      	mov	r0, r3
 80072a4:	f000 f927 	bl	80074f6 <TIM_ITRx_SetConfig>
      break;
 80072a8:	e00c      	b.n	80072c4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4619      	mov	r1, r3
 80072b4:	4610      	mov	r0, r2
 80072b6:	f000 f91e 	bl	80074f6 <TIM_ITRx_SetConfig>
      break;
 80072ba:	e003      	b.n	80072c4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	73fb      	strb	r3, [r7, #15]
      break;
 80072c0:	e000      	b.n	80072c4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80072c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80072d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3710      	adds	r7, #16
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}

080072de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80072de:	b480      	push	{r7}
 80072e0:	b083      	sub	sp, #12
 80072e2:	af00      	add	r7, sp, #0
 80072e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80072e6:	bf00      	nop
 80072e8:	370c      	adds	r7, #12
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr

080072f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80072f2:	b480      	push	{r7}
 80072f4:	b083      	sub	sp, #12
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80072fa:	bf00      	nop
 80072fc:	370c      	adds	r7, #12
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr

08007306 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007306:	b480      	push	{r7}
 8007308:	b083      	sub	sp, #12
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800730e:	bf00      	nop
 8007310:	370c      	adds	r7, #12
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr

0800731a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800731a:	b480      	push	{r7}
 800731c:	b083      	sub	sp, #12
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007322:	bf00      	nop
 8007324:	370c      	adds	r7, #12
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr
	...

08007330 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007330:	b480      	push	{r7}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
 8007338:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	4a38      	ldr	r2, [pc, #224]	@ (8007424 <TIM_Base_SetConfig+0xf4>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d007      	beq.n	8007358 <TIM_Base_SetConfig+0x28>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800734e:	d003      	beq.n	8007358 <TIM_Base_SetConfig+0x28>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	4a35      	ldr	r2, [pc, #212]	@ (8007428 <TIM_Base_SetConfig+0xf8>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d108      	bne.n	800736a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800735e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	68fa      	ldr	r2, [r7, #12]
 8007366:	4313      	orrs	r3, r2
 8007368:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	4a2d      	ldr	r2, [pc, #180]	@ (8007424 <TIM_Base_SetConfig+0xf4>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d013      	beq.n	800739a <TIM_Base_SetConfig+0x6a>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007378:	d00f      	beq.n	800739a <TIM_Base_SetConfig+0x6a>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	4a2a      	ldr	r2, [pc, #168]	@ (8007428 <TIM_Base_SetConfig+0xf8>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d00b      	beq.n	800739a <TIM_Base_SetConfig+0x6a>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4a29      	ldr	r2, [pc, #164]	@ (800742c <TIM_Base_SetConfig+0xfc>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d007      	beq.n	800739a <TIM_Base_SetConfig+0x6a>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a28      	ldr	r2, [pc, #160]	@ (8007430 <TIM_Base_SetConfig+0x100>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d003      	beq.n	800739a <TIM_Base_SetConfig+0x6a>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	4a27      	ldr	r2, [pc, #156]	@ (8007434 <TIM_Base_SetConfig+0x104>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d108      	bne.n	80073ac <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	68db      	ldr	r3, [r3, #12]
 80073a6:	68fa      	ldr	r2, [r7, #12]
 80073a8:	4313      	orrs	r3, r2
 80073aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	695b      	ldr	r3, [r3, #20]
 80073b6:	4313      	orrs	r3, r2
 80073b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	68fa      	ldr	r2, [r7, #12]
 80073be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	689a      	ldr	r2, [r3, #8]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	4a14      	ldr	r2, [pc, #80]	@ (8007424 <TIM_Base_SetConfig+0xf4>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d00b      	beq.n	80073f0 <TIM_Base_SetConfig+0xc0>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	4a14      	ldr	r2, [pc, #80]	@ (800742c <TIM_Base_SetConfig+0xfc>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d007      	beq.n	80073f0 <TIM_Base_SetConfig+0xc0>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	4a13      	ldr	r2, [pc, #76]	@ (8007430 <TIM_Base_SetConfig+0x100>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d003      	beq.n	80073f0 <TIM_Base_SetConfig+0xc0>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4a12      	ldr	r2, [pc, #72]	@ (8007434 <TIM_Base_SetConfig+0x104>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d103      	bne.n	80073f8 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	691a      	ldr	r2, [r3, #16]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	691b      	ldr	r3, [r3, #16]
 8007402:	f003 0301 	and.w	r3, r3, #1
 8007406:	2b01      	cmp	r3, #1
 8007408:	d105      	bne.n	8007416 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	691b      	ldr	r3, [r3, #16]
 800740e:	f023 0201 	bic.w	r2, r3, #1
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	611a      	str	r2, [r3, #16]
  }
}
 8007416:	bf00      	nop
 8007418:	3714      	adds	r7, #20
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr
 8007422:	bf00      	nop
 8007424:	40012c00 	.word	0x40012c00
 8007428:	40000400 	.word	0x40000400
 800742c:	40014000 	.word	0x40014000
 8007430:	40014400 	.word	0x40014400
 8007434:	40014800 	.word	0x40014800

08007438 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007438:	b480      	push	{r7}
 800743a:	b087      	sub	sp, #28
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	6a1b      	ldr	r3, [r3, #32]
 8007448:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	6a1b      	ldr	r3, [r3, #32]
 800744e:	f023 0201 	bic.w	r2, r3, #1
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	699b      	ldr	r3, [r3, #24]
 800745a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007462:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	011b      	lsls	r3, r3, #4
 8007468:	693a      	ldr	r2, [r7, #16]
 800746a:	4313      	orrs	r3, r2
 800746c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	f023 030a 	bic.w	r3, r3, #10
 8007474:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007476:	697a      	ldr	r2, [r7, #20]
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	4313      	orrs	r3, r2
 800747c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	693a      	ldr	r2, [r7, #16]
 8007482:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	697a      	ldr	r2, [r7, #20]
 8007488:	621a      	str	r2, [r3, #32]
}
 800748a:	bf00      	nop
 800748c:	371c      	adds	r7, #28
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr

08007496 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007496:	b480      	push	{r7}
 8007498:	b087      	sub	sp, #28
 800749a:	af00      	add	r7, sp, #0
 800749c:	60f8      	str	r0, [r7, #12]
 800749e:	60b9      	str	r1, [r7, #8]
 80074a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6a1b      	ldr	r3, [r3, #32]
 80074a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	6a1b      	ldr	r3, [r3, #32]
 80074ac:	f023 0210 	bic.w	r2, r3, #16
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	699b      	ldr	r3, [r3, #24]
 80074b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80074c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	031b      	lsls	r3, r3, #12
 80074c6:	693a      	ldr	r2, [r7, #16]
 80074c8:	4313      	orrs	r3, r2
 80074ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80074d2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	011b      	lsls	r3, r3, #4
 80074d8:	697a      	ldr	r2, [r7, #20]
 80074da:	4313      	orrs	r3, r2
 80074dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	693a      	ldr	r2, [r7, #16]
 80074e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	697a      	ldr	r2, [r7, #20]
 80074e8:	621a      	str	r2, [r3, #32]
}
 80074ea:	bf00      	nop
 80074ec:	371c      	adds	r7, #28
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr

080074f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80074f6:	b480      	push	{r7}
 80074f8:	b085      	sub	sp, #20
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
 80074fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800750c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800750e:	683a      	ldr	r2, [r7, #0]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	4313      	orrs	r3, r2
 8007514:	f043 0307 	orr.w	r3, r3, #7
 8007518:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	68fa      	ldr	r2, [r7, #12]
 800751e:	609a      	str	r2, [r3, #8]
}
 8007520:	bf00      	nop
 8007522:	3714      	adds	r7, #20
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800752c:	b480      	push	{r7}
 800752e:	b087      	sub	sp, #28
 8007530:	af00      	add	r7, sp, #0
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	60b9      	str	r1, [r7, #8]
 8007536:	607a      	str	r2, [r7, #4]
 8007538:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	689b      	ldr	r3, [r3, #8]
 800753e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007546:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	021a      	lsls	r2, r3, #8
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	431a      	orrs	r2, r3
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	4313      	orrs	r3, r2
 8007554:	697a      	ldr	r2, [r7, #20]
 8007556:	4313      	orrs	r3, r2
 8007558:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	697a      	ldr	r2, [r7, #20]
 800755e:	609a      	str	r2, [r3, #8]
}
 8007560:	bf00      	nop
 8007562:	371c      	adds	r7, #28
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr

0800756c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800756c:	b480      	push	{r7}
 800756e:	b085      	sub	sp, #20
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800757c:	2b01      	cmp	r3, #1
 800757e:	d101      	bne.n	8007584 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007580:	2302      	movs	r3, #2
 8007582:	e054      	b.n	800762e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2201      	movs	r2, #1
 8007588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2202      	movs	r2, #2
 8007590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a24      	ldr	r2, [pc, #144]	@ (800763c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d108      	bne.n	80075c0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80075b4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	68fa      	ldr	r2, [r7, #12]
 80075bc:	4313      	orrs	r3, r2
 80075be:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68fa      	ldr	r2, [r7, #12]
 80075ce:	4313      	orrs	r3, r2
 80075d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	68fa      	ldr	r2, [r7, #12]
 80075d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a17      	ldr	r2, [pc, #92]	@ (800763c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d00e      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ec:	d009      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a13      	ldr	r2, [pc, #76]	@ (8007640 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d004      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a11      	ldr	r2, [pc, #68]	@ (8007644 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d10c      	bne.n	800761c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007608:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	68ba      	ldr	r2, [r7, #8]
 8007610:	4313      	orrs	r3, r2
 8007612:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	68ba      	ldr	r2, [r7, #8]
 800761a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2200      	movs	r2, #0
 8007628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800762c:	2300      	movs	r3, #0
}
 800762e:	4618      	mov	r0, r3
 8007630:	3714      	adds	r7, #20
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	40012c00 	.word	0x40012c00
 8007640:	40000400 	.word	0x40000400
 8007644:	40014000 	.word	0x40014000

08007648 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007650:	bf00      	nop
 8007652:	370c      	adds	r7, #12
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr

0800765c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800765c:	b480      	push	{r7}
 800765e:	b083      	sub	sp, #12
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007664:	bf00      	nop
 8007666:	370c      	adds	r7, #12
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr

08007670 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007670:	b480      	push	{r7}
 8007672:	b083      	sub	sp, #12
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007678:	bf00      	nop
 800767a:	370c      	adds	r7, #12
 800767c:	46bd      	mov	sp, r7
 800767e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007682:	4770      	bx	lr

08007684 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b082      	sub	sp, #8
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d101      	bne.n	8007696 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007692:	2301      	movs	r3, #1
 8007694:	e040      	b.n	8007718 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800769a:	2b00      	cmp	r3, #0
 800769c:	d106      	bne.n	80076ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f7fa ff0c 	bl	80024c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2224      	movs	r2, #36	@ 0x24
 80076b0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	681a      	ldr	r2, [r3, #0]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f022 0201 	bic.w	r2, r2, #1
 80076c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d002      	beq.n	80076d0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f000 fcec 	bl	80080a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f000 fbb3 	bl	8007e3c <UART_SetConfig>
 80076d6:	4603      	mov	r3, r0
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d101      	bne.n	80076e0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	e01b      	b.n	8007718 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	685a      	ldr	r2, [r3, #4]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80076ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	689a      	ldr	r2, [r3, #8]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80076fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	681a      	ldr	r2, [r3, #0]
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f042 0201 	orr.w	r2, r2, #1
 800770e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f000 fd6b 	bl	80081ec <UART_CheckIdleState>
 8007716:	4603      	mov	r3, r0
}
 8007718:	4618      	mov	r0, r3
 800771a:	3708      	adds	r7, #8
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b08a      	sub	sp, #40	@ 0x28
 8007724:	af02      	add	r7, sp, #8
 8007726:	60f8      	str	r0, [r7, #12]
 8007728:	60b9      	str	r1, [r7, #8]
 800772a:	603b      	str	r3, [r7, #0]
 800772c:	4613      	mov	r3, r2
 800772e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007734:	2b20      	cmp	r3, #32
 8007736:	d177      	bne.n	8007828 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d002      	beq.n	8007744 <HAL_UART_Transmit+0x24>
 800773e:	88fb      	ldrh	r3, [r7, #6]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d101      	bne.n	8007748 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007744:	2301      	movs	r3, #1
 8007746:	e070      	b.n	800782a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2200      	movs	r2, #0
 800774c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2221      	movs	r2, #33	@ 0x21
 8007754:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007756:	f7fb f913 	bl	8002980 <HAL_GetTick>
 800775a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	88fa      	ldrh	r2, [r7, #6]
 8007760:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	88fa      	ldrh	r2, [r7, #6]
 8007768:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007774:	d108      	bne.n	8007788 <HAL_UART_Transmit+0x68>
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	691b      	ldr	r3, [r3, #16]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d104      	bne.n	8007788 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800777e:	2300      	movs	r3, #0
 8007780:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	61bb      	str	r3, [r7, #24]
 8007786:	e003      	b.n	8007790 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800778c:	2300      	movs	r3, #0
 800778e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007790:	e02f      	b.n	80077f2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	9300      	str	r3, [sp, #0]
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	2200      	movs	r2, #0
 800779a:	2180      	movs	r1, #128	@ 0x80
 800779c:	68f8      	ldr	r0, [r7, #12]
 800779e:	f000 fdcd 	bl	800833c <UART_WaitOnFlagUntilTimeout>
 80077a2:	4603      	mov	r3, r0
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d004      	beq.n	80077b2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2220      	movs	r2, #32
 80077ac:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80077ae:	2303      	movs	r3, #3
 80077b0:	e03b      	b.n	800782a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80077b2:	69fb      	ldr	r3, [r7, #28]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d10b      	bne.n	80077d0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80077b8:	69bb      	ldr	r3, [r7, #24]
 80077ba:	881a      	ldrh	r2, [r3, #0]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077c4:	b292      	uxth	r2, r2
 80077c6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80077c8:	69bb      	ldr	r3, [r7, #24]
 80077ca:	3302      	adds	r3, #2
 80077cc:	61bb      	str	r3, [r7, #24]
 80077ce:	e007      	b.n	80077e0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	781a      	ldrb	r2, [r3, #0]
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	3301      	adds	r3, #1
 80077de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	3b01      	subs	r3, #1
 80077ea:	b29a      	uxth	r2, r3
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d1c9      	bne.n	8007792 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	9300      	str	r3, [sp, #0]
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	2200      	movs	r2, #0
 8007806:	2140      	movs	r1, #64	@ 0x40
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f000 fd97 	bl	800833c <UART_WaitOnFlagUntilTimeout>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d004      	beq.n	800781e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2220      	movs	r2, #32
 8007818:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800781a:	2303      	movs	r3, #3
 800781c:	e005      	b.n	800782a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2220      	movs	r2, #32
 8007822:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007824:	2300      	movs	r3, #0
 8007826:	e000      	b.n	800782a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007828:	2302      	movs	r3, #2
  }
}
 800782a:	4618      	mov	r0, r3
 800782c:	3720      	adds	r7, #32
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
	...

08007834 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b0ba      	sub	sp, #232	@ 0xe8
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	69db      	ldr	r3, [r3, #28]
 8007842:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800785a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800785e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007862:	4013      	ands	r3, r2
 8007864:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007868:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800786c:	2b00      	cmp	r3, #0
 800786e:	d115      	bne.n	800789c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007874:	f003 0320 	and.w	r3, r3, #32
 8007878:	2b00      	cmp	r3, #0
 800787a:	d00f      	beq.n	800789c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800787c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007880:	f003 0320 	and.w	r3, r3, #32
 8007884:	2b00      	cmp	r3, #0
 8007886:	d009      	beq.n	800789c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800788c:	2b00      	cmp	r3, #0
 800788e:	f000 82ab 	beq.w	8007de8 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	4798      	blx	r3
      }
      return;
 800789a:	e2a5      	b.n	8007de8 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800789c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	f000 8117 	beq.w	8007ad4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80078a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078aa:	f003 0301 	and.w	r3, r3, #1
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d106      	bne.n	80078c0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80078b2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80078b6:	4b85      	ldr	r3, [pc, #532]	@ (8007acc <HAL_UART_IRQHandler+0x298>)
 80078b8:	4013      	ands	r3, r2
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	f000 810a 	beq.w	8007ad4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80078c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078c4:	f003 0301 	and.w	r3, r3, #1
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d011      	beq.n	80078f0 <HAL_UART_IRQHandler+0xbc>
 80078cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d00b      	beq.n	80078f0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2201      	movs	r2, #1
 80078de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078e6:	f043 0201 	orr.w	r2, r3, #1
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078f4:	f003 0302 	and.w	r3, r3, #2
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d011      	beq.n	8007920 <HAL_UART_IRQHandler+0xec>
 80078fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007900:	f003 0301 	and.w	r3, r3, #1
 8007904:	2b00      	cmp	r3, #0
 8007906:	d00b      	beq.n	8007920 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	2202      	movs	r2, #2
 800790e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007916:	f043 0204 	orr.w	r2, r3, #4
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007924:	f003 0304 	and.w	r3, r3, #4
 8007928:	2b00      	cmp	r3, #0
 800792a:	d011      	beq.n	8007950 <HAL_UART_IRQHandler+0x11c>
 800792c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007930:	f003 0301 	and.w	r3, r3, #1
 8007934:	2b00      	cmp	r3, #0
 8007936:	d00b      	beq.n	8007950 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2204      	movs	r2, #4
 800793e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007946:	f043 0202 	orr.w	r2, r3, #2
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007950:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007954:	f003 0308 	and.w	r3, r3, #8
 8007958:	2b00      	cmp	r3, #0
 800795a:	d017      	beq.n	800798c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800795c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007960:	f003 0320 	and.w	r3, r3, #32
 8007964:	2b00      	cmp	r3, #0
 8007966:	d105      	bne.n	8007974 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007968:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800796c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007970:	2b00      	cmp	r3, #0
 8007972:	d00b      	beq.n	800798c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	2208      	movs	r2, #8
 800797a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007982:	f043 0208 	orr.w	r2, r3, #8
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800798c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007990:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007994:	2b00      	cmp	r3, #0
 8007996:	d012      	beq.n	80079be <HAL_UART_IRQHandler+0x18a>
 8007998:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800799c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d00c      	beq.n	80079be <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80079ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079b4:	f043 0220 	orr.w	r2, r3, #32
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	f000 8211 	beq.w	8007dec <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80079ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079ce:	f003 0320 	and.w	r3, r3, #32
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00d      	beq.n	80079f2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80079d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079da:	f003 0320 	and.w	r3, r3, #32
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d007      	beq.n	80079f2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d003      	beq.n	80079f2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a06:	2b40      	cmp	r3, #64	@ 0x40
 8007a08:	d005      	beq.n	8007a16 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007a0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a0e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d04f      	beq.n	8007ab6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f000 fdc4 	bl	80085a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a26:	2b40      	cmp	r3, #64	@ 0x40
 8007a28:	d141      	bne.n	8007aae <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	3308      	adds	r3, #8
 8007a30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007a38:	e853 3f00 	ldrex	r3, [r3]
 8007a3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007a40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	3308      	adds	r3, #8
 8007a52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007a56:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007a5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007a62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007a66:	e841 2300 	strex	r3, r2, [r1]
 8007a6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007a6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d1d9      	bne.n	8007a2a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d013      	beq.n	8007aa6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a82:	4a13      	ldr	r2, [pc, #76]	@ (8007ad0 <HAL_UART_IRQHandler+0x29c>)
 8007a84:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f7fc fb39 	bl	8004102 <HAL_DMA_Abort_IT>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d017      	beq.n	8007ac6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007aa0:	4610      	mov	r0, r2
 8007aa2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007aa4:	e00f      	b.n	8007ac6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f7f9 fe48 	bl	800173c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007aac:	e00b      	b.n	8007ac6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f7f9 fe44 	bl	800173c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ab4:	e007      	b.n	8007ac6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f7f9 fe40 	bl	800173c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007ac4:	e192      	b.n	8007dec <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ac6:	bf00      	nop
    return;
 8007ac8:	e190      	b.n	8007dec <HAL_UART_IRQHandler+0x5b8>
 8007aca:	bf00      	nop
 8007acc:	04000120 	.word	0x04000120
 8007ad0:	0800884f 	.word	0x0800884f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	f040 814b 	bne.w	8007d74 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ae2:	f003 0310 	and.w	r3, r3, #16
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	f000 8144 	beq.w	8007d74 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007af0:	f003 0310 	and.w	r3, r3, #16
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	f000 813d 	beq.w	8007d74 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2210      	movs	r2, #16
 8007b00:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b0c:	2b40      	cmp	r3, #64	@ 0x40
 8007b0e:	f040 80b5 	bne.w	8007c7c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	685b      	ldr	r3, [r3, #4]
 8007b1a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007b1e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	f000 8164 	beq.w	8007df0 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007b2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b32:	429a      	cmp	r2, r3
 8007b34:	f080 815c 	bcs.w	8007df0 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b3e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b46:	699b      	ldr	r3, [r3, #24]
 8007b48:	2b20      	cmp	r3, #32
 8007b4a:	f000 8086 	beq.w	8007c5a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b56:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b5a:	e853 3f00 	ldrex	r3, [r3]
 8007b5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007b62:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007b66:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	461a      	mov	r2, r3
 8007b74:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007b78:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007b7c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b80:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007b84:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007b88:	e841 2300 	strex	r3, r2, [r1]
 8007b8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007b90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d1da      	bne.n	8007b4e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	3308      	adds	r3, #8
 8007b9e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ba2:	e853 3f00 	ldrex	r3, [r3]
 8007ba6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007ba8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007baa:	f023 0301 	bic.w	r3, r3, #1
 8007bae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	3308      	adds	r3, #8
 8007bb8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007bbc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007bc0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007bc4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007bc8:	e841 2300 	strex	r3, r2, [r1]
 8007bcc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007bce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d1e1      	bne.n	8007b98 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	3308      	adds	r3, #8
 8007bda:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bdc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007bde:	e853 3f00 	ldrex	r3, [r3]
 8007be2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007be4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007be6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3308      	adds	r3, #8
 8007bf4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007bf8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007bfa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bfc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007bfe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007c00:	e841 2300 	strex	r3, r2, [r1]
 8007c04:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007c06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d1e3      	bne.n	8007bd4 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2220      	movs	r2, #32
 8007c10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c22:	e853 3f00 	ldrex	r3, [r3]
 8007c26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007c28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c2a:	f023 0310 	bic.w	r3, r3, #16
 8007c2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	461a      	mov	r2, r3
 8007c38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c3c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c3e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007c42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007c44:	e841 2300 	strex	r3, r2, [r1]
 8007c48:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007c4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d1e4      	bne.n	8007c1a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c54:	4618      	mov	r0, r3
 8007c56:	f7fc fa16 	bl	8004086 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2202      	movs	r2, #2
 8007c5e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	1ad3      	subs	r3, r2, r3
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	4619      	mov	r1, r3
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f7f9 fd37 	bl	80016e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c7a:	e0b9      	b.n	8007df0 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	1ad3      	subs	r3, r2, r3
 8007c8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007c96:	b29b      	uxth	r3, r3
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f000 80ab 	beq.w	8007df4 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8007c9e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	f000 80a6 	beq.w	8007df4 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cb0:	e853 3f00 	ldrex	r3, [r3]
 8007cb4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007cb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007cbc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	461a      	mov	r2, r3
 8007cc6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007cca:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ccc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007cd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007cd2:	e841 2300 	strex	r3, r2, [r1]
 8007cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007cd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d1e4      	bne.n	8007ca8 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	3308      	adds	r3, #8
 8007ce4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce8:	e853 3f00 	ldrex	r3, [r3]
 8007cec:	623b      	str	r3, [r7, #32]
   return(result);
 8007cee:	6a3b      	ldr	r3, [r7, #32]
 8007cf0:	f023 0301 	bic.w	r3, r3, #1
 8007cf4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	3308      	adds	r3, #8
 8007cfe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007d02:	633a      	str	r2, [r7, #48]	@ 0x30
 8007d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d0a:	e841 2300 	strex	r3, r2, [r1]
 8007d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d1e3      	bne.n	8007cde <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2220      	movs	r2, #32
 8007d1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2200      	movs	r2, #0
 8007d28:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	e853 3f00 	ldrex	r3, [r3]
 8007d36:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f023 0310 	bic.w	r3, r3, #16
 8007d3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	461a      	mov	r2, r3
 8007d48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007d4c:	61fb      	str	r3, [r7, #28]
 8007d4e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d50:	69b9      	ldr	r1, [r7, #24]
 8007d52:	69fa      	ldr	r2, [r7, #28]
 8007d54:	e841 2300 	strex	r3, r2, [r1]
 8007d58:	617b      	str	r3, [r7, #20]
   return(result);
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1e4      	bne.n	8007d2a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2202      	movs	r2, #2
 8007d64:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007d66:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007d6a:	4619      	mov	r1, r3
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f7f9 fcbb 	bl	80016e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007d72:	e03f      	b.n	8007df4 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007d74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d00e      	beq.n	8007d9e <HAL_UART_IRQHandler+0x56a>
 8007d80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d008      	beq.n	8007d9e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007d94:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 fd99 	bl	80088ce <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d9c:	e02d      	b.n	8007dfa <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d00e      	beq.n	8007dc8 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007daa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d008      	beq.n	8007dc8 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d01c      	beq.n	8007df8 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	4798      	blx	r3
    }
    return;
 8007dc6:	e017      	b.n	8007df8 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007dc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d012      	beq.n	8007dfa <HAL_UART_IRQHandler+0x5c6>
 8007dd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d00c      	beq.n	8007dfa <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f000 fd4a 	bl	800887a <UART_EndTransmit_IT>
    return;
 8007de6:	e008      	b.n	8007dfa <HAL_UART_IRQHandler+0x5c6>
      return;
 8007de8:	bf00      	nop
 8007dea:	e006      	b.n	8007dfa <HAL_UART_IRQHandler+0x5c6>
    return;
 8007dec:	bf00      	nop
 8007dee:	e004      	b.n	8007dfa <HAL_UART_IRQHandler+0x5c6>
      return;
 8007df0:	bf00      	nop
 8007df2:	e002      	b.n	8007dfa <HAL_UART_IRQHandler+0x5c6>
      return;
 8007df4:	bf00      	nop
 8007df6:	e000      	b.n	8007dfa <HAL_UART_IRQHandler+0x5c6>
    return;
 8007df8:	bf00      	nop
  }

}
 8007dfa:	37e8      	adds	r7, #232	@ 0xe8
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}

08007e00 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b083      	sub	sp, #12
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007e08:	bf00      	nop
 8007e0a:	370c      	adds	r7, #12
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr

08007e14 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007e1c:	bf00      	nop
 8007e1e:	370c      	adds	r7, #12
 8007e20:	46bd      	mov	sp, r7
 8007e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e26:	4770      	bx	lr

08007e28 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b083      	sub	sp, #12
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007e30:	bf00      	nop
 8007e32:	370c      	adds	r7, #12
 8007e34:	46bd      	mov	sp, r7
 8007e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3a:	4770      	bx	lr

08007e3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b088      	sub	sp, #32
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007e44:	2300      	movs	r3, #0
 8007e46:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	689a      	ldr	r2, [r3, #8]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	691b      	ldr	r3, [r3, #16]
 8007e50:	431a      	orrs	r2, r3
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	695b      	ldr	r3, [r3, #20]
 8007e56:	431a      	orrs	r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	69db      	ldr	r3, [r3, #28]
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	681a      	ldr	r2, [r3, #0]
 8007e66:	4b8a      	ldr	r3, [pc, #552]	@ (8008090 <UART_SetConfig+0x254>)
 8007e68:	4013      	ands	r3, r2
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	6812      	ldr	r2, [r2, #0]
 8007e6e:	6979      	ldr	r1, [r7, #20]
 8007e70:	430b      	orrs	r3, r1
 8007e72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	68da      	ldr	r2, [r3, #12]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	430a      	orrs	r2, r1
 8007e88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	699b      	ldr	r3, [r3, #24]
 8007e8e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6a1b      	ldr	r3, [r3, #32]
 8007e94:	697a      	ldr	r2, [r7, #20]
 8007e96:	4313      	orrs	r3, r2
 8007e98:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	697a      	ldr	r2, [r7, #20]
 8007eaa:	430a      	orrs	r2, r1
 8007eac:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a78      	ldr	r2, [pc, #480]	@ (8008094 <UART_SetConfig+0x258>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d120      	bne.n	8007efa <UART_SetConfig+0xbe>
 8007eb8:	4b77      	ldr	r3, [pc, #476]	@ (8008098 <UART_SetConfig+0x25c>)
 8007eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ebc:	f003 0303 	and.w	r3, r3, #3
 8007ec0:	2b03      	cmp	r3, #3
 8007ec2:	d817      	bhi.n	8007ef4 <UART_SetConfig+0xb8>
 8007ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8007ecc <UART_SetConfig+0x90>)
 8007ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eca:	bf00      	nop
 8007ecc:	08007edd 	.word	0x08007edd
 8007ed0:	08007ee9 	.word	0x08007ee9
 8007ed4:	08007eef 	.word	0x08007eef
 8007ed8:	08007ee3 	.word	0x08007ee3
 8007edc:	2300      	movs	r3, #0
 8007ede:	77fb      	strb	r3, [r7, #31]
 8007ee0:	e01d      	b.n	8007f1e <UART_SetConfig+0xe2>
 8007ee2:	2302      	movs	r3, #2
 8007ee4:	77fb      	strb	r3, [r7, #31]
 8007ee6:	e01a      	b.n	8007f1e <UART_SetConfig+0xe2>
 8007ee8:	2304      	movs	r3, #4
 8007eea:	77fb      	strb	r3, [r7, #31]
 8007eec:	e017      	b.n	8007f1e <UART_SetConfig+0xe2>
 8007eee:	2308      	movs	r3, #8
 8007ef0:	77fb      	strb	r3, [r7, #31]
 8007ef2:	e014      	b.n	8007f1e <UART_SetConfig+0xe2>
 8007ef4:	2310      	movs	r3, #16
 8007ef6:	77fb      	strb	r3, [r7, #31]
 8007ef8:	e011      	b.n	8007f1e <UART_SetConfig+0xe2>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a67      	ldr	r2, [pc, #412]	@ (800809c <UART_SetConfig+0x260>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d102      	bne.n	8007f0a <UART_SetConfig+0xce>
 8007f04:	2300      	movs	r3, #0
 8007f06:	77fb      	strb	r3, [r7, #31]
 8007f08:	e009      	b.n	8007f1e <UART_SetConfig+0xe2>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a64      	ldr	r2, [pc, #400]	@ (80080a0 <UART_SetConfig+0x264>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d102      	bne.n	8007f1a <UART_SetConfig+0xde>
 8007f14:	2300      	movs	r3, #0
 8007f16:	77fb      	strb	r3, [r7, #31]
 8007f18:	e001      	b.n	8007f1e <UART_SetConfig+0xe2>
 8007f1a:	2310      	movs	r3, #16
 8007f1c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	69db      	ldr	r3, [r3, #28]
 8007f22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f26:	d15a      	bne.n	8007fde <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8007f28:	7ffb      	ldrb	r3, [r7, #31]
 8007f2a:	2b08      	cmp	r3, #8
 8007f2c:	d827      	bhi.n	8007f7e <UART_SetConfig+0x142>
 8007f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8007f34 <UART_SetConfig+0xf8>)
 8007f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f34:	08007f59 	.word	0x08007f59
 8007f38:	08007f61 	.word	0x08007f61
 8007f3c:	08007f69 	.word	0x08007f69
 8007f40:	08007f7f 	.word	0x08007f7f
 8007f44:	08007f6f 	.word	0x08007f6f
 8007f48:	08007f7f 	.word	0x08007f7f
 8007f4c:	08007f7f 	.word	0x08007f7f
 8007f50:	08007f7f 	.word	0x08007f7f
 8007f54:	08007f77 	.word	0x08007f77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f58:	f7fe fdca 	bl	8006af0 <HAL_RCC_GetPCLK1Freq>
 8007f5c:	61b8      	str	r0, [r7, #24]
        break;
 8007f5e:	e013      	b.n	8007f88 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f60:	f7fe fde8 	bl	8006b34 <HAL_RCC_GetPCLK2Freq>
 8007f64:	61b8      	str	r0, [r7, #24]
        break;
 8007f66:	e00f      	b.n	8007f88 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f68:	4b4e      	ldr	r3, [pc, #312]	@ (80080a4 <UART_SetConfig+0x268>)
 8007f6a:	61bb      	str	r3, [r7, #24]
        break;
 8007f6c:	e00c      	b.n	8007f88 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f6e:	f7fe fd5f 	bl	8006a30 <HAL_RCC_GetSysClockFreq>
 8007f72:	61b8      	str	r0, [r7, #24]
        break;
 8007f74:	e008      	b.n	8007f88 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f7a:	61bb      	str	r3, [r7, #24]
        break;
 8007f7c:	e004      	b.n	8007f88 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007f82:	2301      	movs	r3, #1
 8007f84:	77bb      	strb	r3, [r7, #30]
        break;
 8007f86:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f88:	69bb      	ldr	r3, [r7, #24]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d074      	beq.n	8008078 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007f8e:	69bb      	ldr	r3, [r7, #24]
 8007f90:	005a      	lsls	r2, r3, #1
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	085b      	lsrs	r3, r3, #1
 8007f98:	441a      	add	r2, r3
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fa2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	2b0f      	cmp	r3, #15
 8007fa8:	d916      	bls.n	8007fd8 <UART_SetConfig+0x19c>
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fb0:	d212      	bcs.n	8007fd8 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	f023 030f 	bic.w	r3, r3, #15
 8007fba:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	085b      	lsrs	r3, r3, #1
 8007fc0:	b29b      	uxth	r3, r3
 8007fc2:	f003 0307 	and.w	r3, r3, #7
 8007fc6:	b29a      	uxth	r2, r3
 8007fc8:	89fb      	ldrh	r3, [r7, #14]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	89fa      	ldrh	r2, [r7, #14]
 8007fd4:	60da      	str	r2, [r3, #12]
 8007fd6:	e04f      	b.n	8008078 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	77bb      	strb	r3, [r7, #30]
 8007fdc:	e04c      	b.n	8008078 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007fde:	7ffb      	ldrb	r3, [r7, #31]
 8007fe0:	2b08      	cmp	r3, #8
 8007fe2:	d828      	bhi.n	8008036 <UART_SetConfig+0x1fa>
 8007fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8007fec <UART_SetConfig+0x1b0>)
 8007fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fea:	bf00      	nop
 8007fec:	08008011 	.word	0x08008011
 8007ff0:	08008019 	.word	0x08008019
 8007ff4:	08008021 	.word	0x08008021
 8007ff8:	08008037 	.word	0x08008037
 8007ffc:	08008027 	.word	0x08008027
 8008000:	08008037 	.word	0x08008037
 8008004:	08008037 	.word	0x08008037
 8008008:	08008037 	.word	0x08008037
 800800c:	0800802f 	.word	0x0800802f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008010:	f7fe fd6e 	bl	8006af0 <HAL_RCC_GetPCLK1Freq>
 8008014:	61b8      	str	r0, [r7, #24]
        break;
 8008016:	e013      	b.n	8008040 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008018:	f7fe fd8c 	bl	8006b34 <HAL_RCC_GetPCLK2Freq>
 800801c:	61b8      	str	r0, [r7, #24]
        break;
 800801e:	e00f      	b.n	8008040 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008020:	4b20      	ldr	r3, [pc, #128]	@ (80080a4 <UART_SetConfig+0x268>)
 8008022:	61bb      	str	r3, [r7, #24]
        break;
 8008024:	e00c      	b.n	8008040 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008026:	f7fe fd03 	bl	8006a30 <HAL_RCC_GetSysClockFreq>
 800802a:	61b8      	str	r0, [r7, #24]
        break;
 800802c:	e008      	b.n	8008040 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800802e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008032:	61bb      	str	r3, [r7, #24]
        break;
 8008034:	e004      	b.n	8008040 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8008036:	2300      	movs	r3, #0
 8008038:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800803a:	2301      	movs	r3, #1
 800803c:	77bb      	strb	r3, [r7, #30]
        break;
 800803e:	bf00      	nop
    }

    if (pclk != 0U)
 8008040:	69bb      	ldr	r3, [r7, #24]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d018      	beq.n	8008078 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	085a      	lsrs	r2, r3, #1
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	441a      	add	r2, r3
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	fbb2 f3f3 	udiv	r3, r2, r3
 8008058:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	2b0f      	cmp	r3, #15
 800805e:	d909      	bls.n	8008074 <UART_SetConfig+0x238>
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008066:	d205      	bcs.n	8008074 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	b29a      	uxth	r2, r3
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	60da      	str	r2, [r3, #12]
 8008072:	e001      	b.n	8008078 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8008074:	2301      	movs	r3, #1
 8008076:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2200      	movs	r2, #0
 8008082:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008084:	7fbb      	ldrb	r3, [r7, #30]
}
 8008086:	4618      	mov	r0, r3
 8008088:	3720      	adds	r7, #32
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	efff69f3 	.word	0xefff69f3
 8008094:	40013800 	.word	0x40013800
 8008098:	40021000 	.word	0x40021000
 800809c:	40004400 	.word	0x40004400
 80080a0:	40004800 	.word	0x40004800
 80080a4:	007a1200 	.word	0x007a1200

080080a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080b4:	f003 0308 	and.w	r3, r3, #8
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d00a      	beq.n	80080d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	430a      	orrs	r2, r1
 80080d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080d6:	f003 0301 	and.w	r3, r3, #1
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00a      	beq.n	80080f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	685b      	ldr	r3, [r3, #4]
 80080e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	430a      	orrs	r2, r1
 80080f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080f8:	f003 0302 	and.w	r3, r3, #2
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00a      	beq.n	8008116 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	430a      	orrs	r2, r1
 8008114:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800811a:	f003 0304 	and.w	r3, r3, #4
 800811e:	2b00      	cmp	r3, #0
 8008120:	d00a      	beq.n	8008138 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	430a      	orrs	r2, r1
 8008136:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800813c:	f003 0310 	and.w	r3, r3, #16
 8008140:	2b00      	cmp	r3, #0
 8008142:	d00a      	beq.n	800815a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	430a      	orrs	r2, r1
 8008158:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800815e:	f003 0320 	and.w	r3, r3, #32
 8008162:	2b00      	cmp	r3, #0
 8008164:	d00a      	beq.n	800817c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	689b      	ldr	r3, [r3, #8]
 800816c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	430a      	orrs	r2, r1
 800817a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008184:	2b00      	cmp	r3, #0
 8008186:	d01a      	beq.n	80081be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	430a      	orrs	r2, r1
 800819c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081a6:	d10a      	bne.n	80081be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	430a      	orrs	r2, r1
 80081bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d00a      	beq.n	80081e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	430a      	orrs	r2, r1
 80081de:	605a      	str	r2, [r3, #4]
  }
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b098      	sub	sp, #96	@ 0x60
 80081f0:	af02      	add	r7, sp, #8
 80081f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80081fc:	f7fa fbc0 	bl	8002980 <HAL_GetTick>
 8008200:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f003 0308 	and.w	r3, r3, #8
 800820c:	2b08      	cmp	r3, #8
 800820e:	d12e      	bne.n	800826e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008210:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008214:	9300      	str	r3, [sp, #0]
 8008216:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008218:	2200      	movs	r2, #0
 800821a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 f88c 	bl	800833c <UART_WaitOnFlagUntilTimeout>
 8008224:	4603      	mov	r3, r0
 8008226:	2b00      	cmp	r3, #0
 8008228:	d021      	beq.n	800826e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008232:	e853 3f00 	ldrex	r3, [r3]
 8008236:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800823a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800823e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	461a      	mov	r2, r3
 8008246:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008248:	647b      	str	r3, [r7, #68]	@ 0x44
 800824a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800824e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008250:	e841 2300 	strex	r3, r2, [r1]
 8008254:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008258:	2b00      	cmp	r3, #0
 800825a:	d1e6      	bne.n	800822a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2220      	movs	r2, #32
 8008260:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800826a:	2303      	movs	r3, #3
 800826c:	e062      	b.n	8008334 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f003 0304 	and.w	r3, r3, #4
 8008278:	2b04      	cmp	r3, #4
 800827a:	d149      	bne.n	8008310 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800827c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008280:	9300      	str	r3, [sp, #0]
 8008282:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008284:	2200      	movs	r2, #0
 8008286:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f000 f856 	bl	800833c <UART_WaitOnFlagUntilTimeout>
 8008290:	4603      	mov	r3, r0
 8008292:	2b00      	cmp	r3, #0
 8008294:	d03c      	beq.n	8008310 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800829c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829e:	e853 3f00 	ldrex	r3, [r3]
 80082a2:	623b      	str	r3, [r7, #32]
   return(result);
 80082a4:	6a3b      	ldr	r3, [r7, #32]
 80082a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	461a      	mov	r2, r3
 80082b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80082b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80082ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082bc:	e841 2300 	strex	r3, r2, [r1]
 80082c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80082c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d1e6      	bne.n	8008296 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	3308      	adds	r3, #8
 80082ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d0:	693b      	ldr	r3, [r7, #16]
 80082d2:	e853 3f00 	ldrex	r3, [r3]
 80082d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f023 0301 	bic.w	r3, r3, #1
 80082de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	3308      	adds	r3, #8
 80082e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082e8:	61fa      	str	r2, [r7, #28]
 80082ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ec:	69b9      	ldr	r1, [r7, #24]
 80082ee:	69fa      	ldr	r2, [r7, #28]
 80082f0:	e841 2300 	strex	r3, r2, [r1]
 80082f4:	617b      	str	r3, [r7, #20]
   return(result);
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d1e5      	bne.n	80082c8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2220      	movs	r2, #32
 8008300:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800830c:	2303      	movs	r3, #3
 800830e:	e011      	b.n	8008334 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2220      	movs	r2, #32
 8008314:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2220      	movs	r2, #32
 800831a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2200      	movs	r2, #0
 8008328:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008332:	2300      	movs	r3, #0
}
 8008334:	4618      	mov	r0, r3
 8008336:	3758      	adds	r7, #88	@ 0x58
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}

0800833c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	603b      	str	r3, [r7, #0]
 8008348:	4613      	mov	r3, r2
 800834a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800834c:	e04f      	b.n	80083ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800834e:	69bb      	ldr	r3, [r7, #24]
 8008350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008354:	d04b      	beq.n	80083ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008356:	f7fa fb13 	bl	8002980 <HAL_GetTick>
 800835a:	4602      	mov	r2, r0
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	1ad3      	subs	r3, r2, r3
 8008360:	69ba      	ldr	r2, [r7, #24]
 8008362:	429a      	cmp	r2, r3
 8008364:	d302      	bcc.n	800836c <UART_WaitOnFlagUntilTimeout+0x30>
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d101      	bne.n	8008370 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800836c:	2303      	movs	r3, #3
 800836e:	e04e      	b.n	800840e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f003 0304 	and.w	r3, r3, #4
 800837a:	2b00      	cmp	r3, #0
 800837c:	d037      	beq.n	80083ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	2b80      	cmp	r3, #128	@ 0x80
 8008382:	d034      	beq.n	80083ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	2b40      	cmp	r3, #64	@ 0x40
 8008388:	d031      	beq.n	80083ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	69db      	ldr	r3, [r3, #28]
 8008390:	f003 0308 	and.w	r3, r3, #8
 8008394:	2b08      	cmp	r3, #8
 8008396:	d110      	bne.n	80083ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	2208      	movs	r2, #8
 800839e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f000 f8ff 	bl	80085a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	2208      	movs	r2, #8
 80083aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	2200      	movs	r2, #0
 80083b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e029      	b.n	800840e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	69db      	ldr	r3, [r3, #28]
 80083c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083c8:	d111      	bne.n	80083ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f000 f8e5 	bl	80085a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2220      	movs	r2, #32
 80083de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2200      	movs	r2, #0
 80083e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80083ea:	2303      	movs	r3, #3
 80083ec:	e00f      	b.n	800840e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	69da      	ldr	r2, [r3, #28]
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	4013      	ands	r3, r2
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	429a      	cmp	r2, r3
 80083fc:	bf0c      	ite	eq
 80083fe:	2301      	moveq	r3, #1
 8008400:	2300      	movne	r3, #0
 8008402:	b2db      	uxtb	r3, r3
 8008404:	461a      	mov	r2, r3
 8008406:	79fb      	ldrb	r3, [r7, #7]
 8008408:	429a      	cmp	r2, r3
 800840a:	d0a0      	beq.n	800834e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800840c:	2300      	movs	r3, #0
}
 800840e:	4618      	mov	r0, r3
 8008410:	3710      	adds	r7, #16
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
	...

08008418 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b096      	sub	sp, #88	@ 0x58
 800841c:	af00      	add	r7, sp, #0
 800841e:	60f8      	str	r0, [r7, #12]
 8008420:	60b9      	str	r1, [r7, #8]
 8008422:	4613      	mov	r3, r2
 8008424:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	68ba      	ldr	r2, [r7, #8]
 800842a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	88fa      	ldrh	r2, [r7, #6]
 8008430:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2200      	movs	r2, #0
 8008438:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	2222      	movs	r2, #34	@ 0x22
 8008440:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008448:	2b00      	cmp	r3, #0
 800844a:	d028      	beq.n	800849e <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008450:	4a3e      	ldr	r2, [pc, #248]	@ (800854c <UART_Start_Receive_DMA+0x134>)
 8008452:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008458:	4a3d      	ldr	r2, [pc, #244]	@ (8008550 <UART_Start_Receive_DMA+0x138>)
 800845a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008460:	4a3c      	ldr	r2, [pc, #240]	@ (8008554 <UART_Start_Receive_DMA+0x13c>)
 8008462:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008468:	2200      	movs	r2, #0
 800846a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	3324      	adds	r3, #36	@ 0x24
 8008476:	4619      	mov	r1, r3
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800847c:	461a      	mov	r2, r3
 800847e:	88fb      	ldrh	r3, [r7, #6]
 8008480:	f7fb fda2 	bl	8003fc8 <HAL_DMA_Start_IT>
 8008484:	4603      	mov	r3, r0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d009      	beq.n	800849e <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2210      	movs	r2, #16
 800848e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2220      	movs	r2, #32
 8008496:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800849a:	2301      	movs	r3, #1
 800849c:	e051      	b.n	8008542 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	691b      	ldr	r3, [r3, #16]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d018      	beq.n	80084d8 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084ae:	e853 3f00 	ldrex	r3, [r3]
 80084b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80084b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80084ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	461a      	mov	r2, r3
 80084c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084c6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80084ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084cc:	e841 2300 	strex	r3, r2, [r1]
 80084d0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80084d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d1e6      	bne.n	80084a6 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	3308      	adds	r3, #8
 80084de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084e2:	e853 3f00 	ldrex	r3, [r3]
 80084e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80084e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ea:	f043 0301 	orr.w	r3, r3, #1
 80084ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	3308      	adds	r3, #8
 80084f6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80084f8:	637a      	str	r2, [r7, #52]	@ 0x34
 80084fa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80084fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008500:	e841 2300 	strex	r3, r2, [r1]
 8008504:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008508:	2b00      	cmp	r3, #0
 800850a:	d1e5      	bne.n	80084d8 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	3308      	adds	r3, #8
 8008512:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	e853 3f00 	ldrex	r3, [r3]
 800851a:	613b      	str	r3, [r7, #16]
   return(result);
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008522:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	3308      	adds	r3, #8
 800852a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800852c:	623a      	str	r2, [r7, #32]
 800852e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008530:	69f9      	ldr	r1, [r7, #28]
 8008532:	6a3a      	ldr	r2, [r7, #32]
 8008534:	e841 2300 	strex	r3, r2, [r1]
 8008538:	61bb      	str	r3, [r7, #24]
   return(result);
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d1e5      	bne.n	800850c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	3758      	adds	r7, #88	@ 0x58
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}
 800854a:	bf00      	nop
 800854c:	0800866d 	.word	0x0800866d
 8008550:	08008793 	.word	0x08008793
 8008554:	080087d1 	.word	0x080087d1

08008558 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008558:	b480      	push	{r7}
 800855a:	b089      	sub	sp, #36	@ 0x24
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	e853 3f00 	ldrex	r3, [r3]
 800856c:	60bb      	str	r3, [r7, #8]
   return(result);
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008574:	61fb      	str	r3, [r7, #28]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	461a      	mov	r2, r3
 800857c:	69fb      	ldr	r3, [r7, #28]
 800857e:	61bb      	str	r3, [r7, #24]
 8008580:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008582:	6979      	ldr	r1, [r7, #20]
 8008584:	69ba      	ldr	r2, [r7, #24]
 8008586:	e841 2300 	strex	r3, r2, [r1]
 800858a:	613b      	str	r3, [r7, #16]
   return(result);
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1e6      	bne.n	8008560 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2220      	movs	r2, #32
 8008596:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8008598:	bf00      	nop
 800859a:	3724      	adds	r7, #36	@ 0x24
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr

080085a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b095      	sub	sp, #84	@ 0x54
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085b4:	e853 3f00 	ldrex	r3, [r3]
 80085b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80085ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	461a      	mov	r2, r3
 80085c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80085cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80085d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80085d2:	e841 2300 	strex	r3, r2, [r1]
 80085d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80085d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d1e6      	bne.n	80085ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	3308      	adds	r3, #8
 80085e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e6:	6a3b      	ldr	r3, [r7, #32]
 80085e8:	e853 3f00 	ldrex	r3, [r3]
 80085ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80085ee:	69fb      	ldr	r3, [r7, #28]
 80085f0:	f023 0301 	bic.w	r3, r3, #1
 80085f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	3308      	adds	r3, #8
 80085fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008600:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008602:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008604:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008606:	e841 2300 	strex	r3, r2, [r1]
 800860a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800860c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800860e:	2b00      	cmp	r3, #0
 8008610:	d1e5      	bne.n	80085de <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008616:	2b01      	cmp	r3, #1
 8008618:	d118      	bne.n	800864c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	e853 3f00 	ldrex	r3, [r3]
 8008626:	60bb      	str	r3, [r7, #8]
   return(result);
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	f023 0310 	bic.w	r3, r3, #16
 800862e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	461a      	mov	r2, r3
 8008636:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008638:	61bb      	str	r3, [r7, #24]
 800863a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800863c:	6979      	ldr	r1, [r7, #20]
 800863e:	69ba      	ldr	r2, [r7, #24]
 8008640:	e841 2300 	strex	r3, r2, [r1]
 8008644:	613b      	str	r3, [r7, #16]
   return(result);
 8008646:	693b      	ldr	r3, [r7, #16]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d1e6      	bne.n	800861a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2220      	movs	r2, #32
 8008650:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2200      	movs	r2, #0
 800865e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008660:	bf00      	nop
 8008662:	3754      	adds	r7, #84	@ 0x54
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr

0800866c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b09c      	sub	sp, #112	@ 0x70
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008678:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	699b      	ldr	r3, [r3, #24]
 800867e:	2b20      	cmp	r3, #32
 8008680:	d071      	beq.n	8008766 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8008682:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008684:	2200      	movs	r2, #0
 8008686:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800868a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008690:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008692:	e853 3f00 	ldrex	r3, [r3]
 8008696:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008698:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800869a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800869e:	66bb      	str	r3, [r7, #104]	@ 0x68
 80086a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	461a      	mov	r2, r3
 80086a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80086a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80086aa:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80086ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80086b0:	e841 2300 	strex	r3, r2, [r1]
 80086b4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80086b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d1e6      	bne.n	800868a <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	3308      	adds	r3, #8
 80086c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c6:	e853 3f00 	ldrex	r3, [r3]
 80086ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80086cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ce:	f023 0301 	bic.w	r3, r3, #1
 80086d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80086d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	3308      	adds	r3, #8
 80086da:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80086dc:	647a      	str	r2, [r7, #68]	@ 0x44
 80086de:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80086e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80086e4:	e841 2300 	strex	r3, r2, [r1]
 80086e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80086ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d1e5      	bne.n	80086bc <UART_DMAReceiveCplt+0x50>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	3308      	adds	r3, #8
 80086f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086fa:	e853 3f00 	ldrex	r3, [r3]
 80086fe:	623b      	str	r3, [r7, #32]
   return(result);
 8008700:	6a3b      	ldr	r3, [r7, #32]
 8008702:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008706:	663b      	str	r3, [r7, #96]	@ 0x60
 8008708:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	3308      	adds	r3, #8
 800870e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008710:	633a      	str	r2, [r7, #48]	@ 0x30
 8008712:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008714:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008716:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008718:	e841 2300 	strex	r3, r2, [r1]
 800871c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800871e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008720:	2b00      	cmp	r3, #0
 8008722:	d1e5      	bne.n	80086f0 <UART_DMAReceiveCplt+0x84>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008724:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008726:	2220      	movs	r2, #32
 8008728:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800872c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800872e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008730:	2b01      	cmp	r3, #1
 8008732:	d118      	bne.n	8008766 <UART_DMAReceiveCplt+0xfa>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008734:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	e853 3f00 	ldrex	r3, [r3]
 8008740:	60fb      	str	r3, [r7, #12]
   return(result);
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f023 0310 	bic.w	r3, r3, #16
 8008748:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800874a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	461a      	mov	r2, r3
 8008750:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008752:	61fb      	str	r3, [r7, #28]
 8008754:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008756:	69b9      	ldr	r1, [r7, #24]
 8008758:	69fa      	ldr	r2, [r7, #28]
 800875a:	e841 2300 	strex	r3, r2, [r1]
 800875e:	617b      	str	r3, [r7, #20]
   return(result);
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1e6      	bne.n	8008734 <UART_DMAReceiveCplt+0xc8>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008766:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008768:	2200      	movs	r2, #0
 800876a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800876c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800876e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008770:	2b01      	cmp	r3, #1
 8008772:	d107      	bne.n	8008784 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008774:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008776:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800877a:	4619      	mov	r1, r3
 800877c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800877e:	f7f8 ffb3 	bl	80016e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008782:	e002      	b.n	800878a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8008784:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008786:	f7ff fb45 	bl	8007e14 <HAL_UART_RxCpltCallback>
}
 800878a:	bf00      	nop
 800878c:	3770      	adds	r7, #112	@ 0x70
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}

08008792 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008792:	b580      	push	{r7, lr}
 8008794:	b084      	sub	sp, #16
 8008796:	af00      	add	r7, sp, #0
 8008798:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800879e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2201      	movs	r2, #1
 80087a4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087aa:	2b01      	cmp	r3, #1
 80087ac:	d109      	bne.n	80087c2 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80087b4:	085b      	lsrs	r3, r3, #1
 80087b6:	b29b      	uxth	r3, r3
 80087b8:	4619      	mov	r1, r3
 80087ba:	68f8      	ldr	r0, [r7, #12]
 80087bc:	f7f8 ff94 	bl	80016e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80087c0:	e002      	b.n	80087c8 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80087c2:	68f8      	ldr	r0, [r7, #12]
 80087c4:	f7ff fb30 	bl	8007e28 <HAL_UART_RxHalfCpltCallback>
}
 80087c8:	bf00      	nop
 80087ca:	3710      	adds	r7, #16
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b086      	sub	sp, #24
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087dc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80087e2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80087e4:	697b      	ldr	r3, [r7, #20]
 80087e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087ea:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087f6:	2b80      	cmp	r3, #128	@ 0x80
 80087f8:	d109      	bne.n	800880e <UART_DMAError+0x3e>
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	2b21      	cmp	r3, #33	@ 0x21
 80087fe:	d106      	bne.n	800880e <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	2200      	movs	r2, #0
 8008804:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8008808:	6978      	ldr	r0, [r7, #20]
 800880a:	f7ff fea5 	bl	8008558 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800880e:	697b      	ldr	r3, [r7, #20]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008818:	2b40      	cmp	r3, #64	@ 0x40
 800881a:	d109      	bne.n	8008830 <UART_DMAError+0x60>
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2b22      	cmp	r3, #34	@ 0x22
 8008820:	d106      	bne.n	8008830 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	2200      	movs	r2, #0
 8008826:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800882a:	6978      	ldr	r0, [r7, #20]
 800882c:	f7ff feba 	bl	80085a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008836:	f043 0210 	orr.w	r2, r3, #16
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008840:	6978      	ldr	r0, [r7, #20]
 8008842:	f7f8 ff7b 	bl	800173c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008846:	bf00      	nop
 8008848:	3718      	adds	r7, #24
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}

0800884e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800884e:	b580      	push	{r7, lr}
 8008850:	b084      	sub	sp, #16
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800885a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2200      	movs	r2, #0
 8008860:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	2200      	movs	r2, #0
 8008868:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800886c:	68f8      	ldr	r0, [r7, #12]
 800886e:	f7f8 ff65 	bl	800173c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008872:	bf00      	nop
 8008874:	3710      	adds	r7, #16
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}

0800887a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800887a:	b580      	push	{r7, lr}
 800887c:	b088      	sub	sp, #32
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	e853 3f00 	ldrex	r3, [r3]
 800888e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008896:	61fb      	str	r3, [r7, #28]
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	461a      	mov	r2, r3
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	61bb      	str	r3, [r7, #24]
 80088a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a4:	6979      	ldr	r1, [r7, #20]
 80088a6:	69ba      	ldr	r2, [r7, #24]
 80088a8:	e841 2300 	strex	r3, r2, [r1]
 80088ac:	613b      	str	r3, [r7, #16]
   return(result);
 80088ae:	693b      	ldr	r3, [r7, #16]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d1e6      	bne.n	8008882 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2220      	movs	r2, #32
 80088b8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2200      	movs	r2, #0
 80088be:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f7ff fa9d 	bl	8007e00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088c6:	bf00      	nop
 80088c8:	3720      	adds	r7, #32
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}

080088ce <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80088ce:	b480      	push	{r7}
 80088d0:	b083      	sub	sp, #12
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80088d6:	bf00      	nop
 80088d8:	370c      	adds	r7, #12
 80088da:	46bd      	mov	sp, r7
 80088dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e0:	4770      	bx	lr

080088e2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80088e2:	b580      	push	{r7, lr}
 80088e4:	b08c      	sub	sp, #48	@ 0x30
 80088e6:	af00      	add	r7, sp, #0
 80088e8:	60f8      	str	r0, [r7, #12]
 80088ea:	60b9      	str	r1, [r7, #8]
 80088ec:	4613      	mov	r3, r2
 80088ee:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088f6:	2b20      	cmp	r3, #32
 80088f8:	d142      	bne.n	8008980 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d002      	beq.n	8008906 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8008900:	88fb      	ldrh	r3, [r7, #6]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d101      	bne.n	800890a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	e03b      	b.n	8008982 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2201      	movs	r2, #1
 800890e:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2200      	movs	r2, #0
 8008914:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008916:	88fb      	ldrh	r3, [r7, #6]
 8008918:	461a      	mov	r2, r3
 800891a:	68b9      	ldr	r1, [r7, #8]
 800891c:	68f8      	ldr	r0, [r7, #12]
 800891e:	f7ff fd7b 	bl	8008418 <UART_Start_Receive_DMA>
 8008922:	4603      	mov	r3, r0
 8008924:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008928:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800892c:	2b00      	cmp	r3, #0
 800892e:	d124      	bne.n	800897a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008934:	2b01      	cmp	r3, #1
 8008936:	d11d      	bne.n	8008974 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	2210      	movs	r2, #16
 800893e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008946:	69bb      	ldr	r3, [r7, #24]
 8008948:	e853 3f00 	ldrex	r3, [r3]
 800894c:	617b      	str	r3, [r7, #20]
   return(result);
 800894e:	697b      	ldr	r3, [r7, #20]
 8008950:	f043 0310 	orr.w	r3, r3, #16
 8008954:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	461a      	mov	r2, r3
 800895c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800895e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008960:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008962:	6a39      	ldr	r1, [r7, #32]
 8008964:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008966:	e841 2300 	strex	r3, r2, [r1]
 800896a:	61fb      	str	r3, [r7, #28]
   return(result);
 800896c:	69fb      	ldr	r3, [r7, #28]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1e6      	bne.n	8008940 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8008972:	e002      	b.n	800897a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008974:	2301      	movs	r3, #1
 8008976:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800897a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800897e:	e000      	b.n	8008982 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008980:	2302      	movs	r3, #2
  }
}
 8008982:	4618      	mov	r0, r3
 8008984:	3730      	adds	r7, #48	@ 0x30
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}

0800898a <sulp>:
 800898a:	b570      	push	{r4, r5, r6, lr}
 800898c:	4604      	mov	r4, r0
 800898e:	460d      	mov	r5, r1
 8008990:	ec45 4b10 	vmov	d0, r4, r5
 8008994:	4616      	mov	r6, r2
 8008996:	f003 fb7b 	bl	800c090 <__ulp>
 800899a:	ec51 0b10 	vmov	r0, r1, d0
 800899e:	b17e      	cbz	r6, 80089c0 <sulp+0x36>
 80089a0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80089a4:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	dd09      	ble.n	80089c0 <sulp+0x36>
 80089ac:	051b      	lsls	r3, r3, #20
 80089ae:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80089b2:	2400      	movs	r4, #0
 80089b4:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80089b8:	4622      	mov	r2, r4
 80089ba:	462b      	mov	r3, r5
 80089bc:	f7f7 fe1c 	bl	80005f8 <__aeabi_dmul>
 80089c0:	ec41 0b10 	vmov	d0, r0, r1
 80089c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080089c8 <_strtod_l>:
 80089c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089cc:	b09f      	sub	sp, #124	@ 0x7c
 80089ce:	460c      	mov	r4, r1
 80089d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80089d2:	2200      	movs	r2, #0
 80089d4:	921a      	str	r2, [sp, #104]	@ 0x68
 80089d6:	9005      	str	r0, [sp, #20]
 80089d8:	f04f 0a00 	mov.w	sl, #0
 80089dc:	f04f 0b00 	mov.w	fp, #0
 80089e0:	460a      	mov	r2, r1
 80089e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80089e4:	7811      	ldrb	r1, [r2, #0]
 80089e6:	292b      	cmp	r1, #43	@ 0x2b
 80089e8:	d04a      	beq.n	8008a80 <_strtod_l+0xb8>
 80089ea:	d838      	bhi.n	8008a5e <_strtod_l+0x96>
 80089ec:	290d      	cmp	r1, #13
 80089ee:	d832      	bhi.n	8008a56 <_strtod_l+0x8e>
 80089f0:	2908      	cmp	r1, #8
 80089f2:	d832      	bhi.n	8008a5a <_strtod_l+0x92>
 80089f4:	2900      	cmp	r1, #0
 80089f6:	d03b      	beq.n	8008a70 <_strtod_l+0xa8>
 80089f8:	2200      	movs	r2, #0
 80089fa:	920e      	str	r2, [sp, #56]	@ 0x38
 80089fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80089fe:	782a      	ldrb	r2, [r5, #0]
 8008a00:	2a30      	cmp	r2, #48	@ 0x30
 8008a02:	f040 80b2 	bne.w	8008b6a <_strtod_l+0x1a2>
 8008a06:	786a      	ldrb	r2, [r5, #1]
 8008a08:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008a0c:	2a58      	cmp	r2, #88	@ 0x58
 8008a0e:	d16e      	bne.n	8008aee <_strtod_l+0x126>
 8008a10:	9302      	str	r3, [sp, #8]
 8008a12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a14:	9301      	str	r3, [sp, #4]
 8008a16:	ab1a      	add	r3, sp, #104	@ 0x68
 8008a18:	9300      	str	r3, [sp, #0]
 8008a1a:	4a8f      	ldr	r2, [pc, #572]	@ (8008c58 <_strtod_l+0x290>)
 8008a1c:	9805      	ldr	r0, [sp, #20]
 8008a1e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008a20:	a919      	add	r1, sp, #100	@ 0x64
 8008a22:	f002 fc2f 	bl	800b284 <__gethex>
 8008a26:	f010 060f 	ands.w	r6, r0, #15
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	d005      	beq.n	8008a3a <_strtod_l+0x72>
 8008a2e:	2e06      	cmp	r6, #6
 8008a30:	d128      	bne.n	8008a84 <_strtod_l+0xbc>
 8008a32:	3501      	adds	r5, #1
 8008a34:	2300      	movs	r3, #0
 8008a36:	9519      	str	r5, [sp, #100]	@ 0x64
 8008a38:	930e      	str	r3, [sp, #56]	@ 0x38
 8008a3a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	f040 858e 	bne.w	800955e <_strtod_l+0xb96>
 8008a42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a44:	b1cb      	cbz	r3, 8008a7a <_strtod_l+0xb2>
 8008a46:	4652      	mov	r2, sl
 8008a48:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008a4c:	ec43 2b10 	vmov	d0, r2, r3
 8008a50:	b01f      	add	sp, #124	@ 0x7c
 8008a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a56:	2920      	cmp	r1, #32
 8008a58:	d1ce      	bne.n	80089f8 <_strtod_l+0x30>
 8008a5a:	3201      	adds	r2, #1
 8008a5c:	e7c1      	b.n	80089e2 <_strtod_l+0x1a>
 8008a5e:	292d      	cmp	r1, #45	@ 0x2d
 8008a60:	d1ca      	bne.n	80089f8 <_strtod_l+0x30>
 8008a62:	2101      	movs	r1, #1
 8008a64:	910e      	str	r1, [sp, #56]	@ 0x38
 8008a66:	1c51      	adds	r1, r2, #1
 8008a68:	9119      	str	r1, [sp, #100]	@ 0x64
 8008a6a:	7852      	ldrb	r2, [r2, #1]
 8008a6c:	2a00      	cmp	r2, #0
 8008a6e:	d1c5      	bne.n	80089fc <_strtod_l+0x34>
 8008a70:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008a72:	9419      	str	r4, [sp, #100]	@ 0x64
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	f040 8570 	bne.w	800955a <_strtod_l+0xb92>
 8008a7a:	4652      	mov	r2, sl
 8008a7c:	465b      	mov	r3, fp
 8008a7e:	e7e5      	b.n	8008a4c <_strtod_l+0x84>
 8008a80:	2100      	movs	r1, #0
 8008a82:	e7ef      	b.n	8008a64 <_strtod_l+0x9c>
 8008a84:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008a86:	b13a      	cbz	r2, 8008a98 <_strtod_l+0xd0>
 8008a88:	2135      	movs	r1, #53	@ 0x35
 8008a8a:	a81c      	add	r0, sp, #112	@ 0x70
 8008a8c:	f003 fbfa 	bl	800c284 <__copybits>
 8008a90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008a92:	9805      	ldr	r0, [sp, #20]
 8008a94:	f002 ffd0 	bl	800ba38 <_Bfree>
 8008a98:	3e01      	subs	r6, #1
 8008a9a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008a9c:	2e04      	cmp	r6, #4
 8008a9e:	d806      	bhi.n	8008aae <_strtod_l+0xe6>
 8008aa0:	e8df f006 	tbb	[pc, r6]
 8008aa4:	201d0314 	.word	0x201d0314
 8008aa8:	14          	.byte	0x14
 8008aa9:	00          	.byte	0x00
 8008aaa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008aae:	05e1      	lsls	r1, r4, #23
 8008ab0:	bf48      	it	mi
 8008ab2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008ab6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008aba:	0d1b      	lsrs	r3, r3, #20
 8008abc:	051b      	lsls	r3, r3, #20
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1bb      	bne.n	8008a3a <_strtod_l+0x72>
 8008ac2:	f001 fc87 	bl	800a3d4 <__errno>
 8008ac6:	2322      	movs	r3, #34	@ 0x22
 8008ac8:	6003      	str	r3, [r0, #0]
 8008aca:	e7b6      	b.n	8008a3a <_strtod_l+0x72>
 8008acc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008ad0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008ad4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008ad8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008adc:	e7e7      	b.n	8008aae <_strtod_l+0xe6>
 8008ade:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008c60 <_strtod_l+0x298>
 8008ae2:	e7e4      	b.n	8008aae <_strtod_l+0xe6>
 8008ae4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008ae8:	f04f 3aff 	mov.w	sl, #4294967295
 8008aec:	e7df      	b.n	8008aae <_strtod_l+0xe6>
 8008aee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008af0:	1c5a      	adds	r2, r3, #1
 8008af2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008af4:	785b      	ldrb	r3, [r3, #1]
 8008af6:	2b30      	cmp	r3, #48	@ 0x30
 8008af8:	d0f9      	beq.n	8008aee <_strtod_l+0x126>
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d09d      	beq.n	8008a3a <_strtod_l+0x72>
 8008afe:	2301      	movs	r3, #1
 8008b00:	2700      	movs	r7, #0
 8008b02:	9308      	str	r3, [sp, #32]
 8008b04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b06:	930c      	str	r3, [sp, #48]	@ 0x30
 8008b08:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008b0a:	46b9      	mov	r9, r7
 8008b0c:	220a      	movs	r2, #10
 8008b0e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008b10:	7805      	ldrb	r5, [r0, #0]
 8008b12:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008b16:	b2d9      	uxtb	r1, r3
 8008b18:	2909      	cmp	r1, #9
 8008b1a:	d928      	bls.n	8008b6e <_strtod_l+0x1a6>
 8008b1c:	494f      	ldr	r1, [pc, #316]	@ (8008c5c <_strtod_l+0x294>)
 8008b1e:	2201      	movs	r2, #1
 8008b20:	f001 fbe6 	bl	800a2f0 <strncmp>
 8008b24:	2800      	cmp	r0, #0
 8008b26:	d032      	beq.n	8008b8e <_strtod_l+0x1c6>
 8008b28:	2000      	movs	r0, #0
 8008b2a:	462a      	mov	r2, r5
 8008b2c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b2e:	464d      	mov	r5, r9
 8008b30:	4603      	mov	r3, r0
 8008b32:	2a65      	cmp	r2, #101	@ 0x65
 8008b34:	d001      	beq.n	8008b3a <_strtod_l+0x172>
 8008b36:	2a45      	cmp	r2, #69	@ 0x45
 8008b38:	d114      	bne.n	8008b64 <_strtod_l+0x19c>
 8008b3a:	b91d      	cbnz	r5, 8008b44 <_strtod_l+0x17c>
 8008b3c:	9a08      	ldr	r2, [sp, #32]
 8008b3e:	4302      	orrs	r2, r0
 8008b40:	d096      	beq.n	8008a70 <_strtod_l+0xa8>
 8008b42:	2500      	movs	r5, #0
 8008b44:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008b46:	1c62      	adds	r2, r4, #1
 8008b48:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b4a:	7862      	ldrb	r2, [r4, #1]
 8008b4c:	2a2b      	cmp	r2, #43	@ 0x2b
 8008b4e:	d07a      	beq.n	8008c46 <_strtod_l+0x27e>
 8008b50:	2a2d      	cmp	r2, #45	@ 0x2d
 8008b52:	d07e      	beq.n	8008c52 <_strtod_l+0x28a>
 8008b54:	f04f 0c00 	mov.w	ip, #0
 8008b58:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008b5c:	2909      	cmp	r1, #9
 8008b5e:	f240 8085 	bls.w	8008c6c <_strtod_l+0x2a4>
 8008b62:	9419      	str	r4, [sp, #100]	@ 0x64
 8008b64:	f04f 0800 	mov.w	r8, #0
 8008b68:	e0a5      	b.n	8008cb6 <_strtod_l+0x2ee>
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	e7c8      	b.n	8008b00 <_strtod_l+0x138>
 8008b6e:	f1b9 0f08 	cmp.w	r9, #8
 8008b72:	bfd8      	it	le
 8008b74:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008b76:	f100 0001 	add.w	r0, r0, #1
 8008b7a:	bfda      	itte	le
 8008b7c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008b80:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008b82:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008b86:	f109 0901 	add.w	r9, r9, #1
 8008b8a:	9019      	str	r0, [sp, #100]	@ 0x64
 8008b8c:	e7bf      	b.n	8008b0e <_strtod_l+0x146>
 8008b8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b90:	1c5a      	adds	r2, r3, #1
 8008b92:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b94:	785a      	ldrb	r2, [r3, #1]
 8008b96:	f1b9 0f00 	cmp.w	r9, #0
 8008b9a:	d03b      	beq.n	8008c14 <_strtod_l+0x24c>
 8008b9c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008b9e:	464d      	mov	r5, r9
 8008ba0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008ba4:	2b09      	cmp	r3, #9
 8008ba6:	d912      	bls.n	8008bce <_strtod_l+0x206>
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e7c2      	b.n	8008b32 <_strtod_l+0x16a>
 8008bac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bae:	1c5a      	adds	r2, r3, #1
 8008bb0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008bb2:	785a      	ldrb	r2, [r3, #1]
 8008bb4:	3001      	adds	r0, #1
 8008bb6:	2a30      	cmp	r2, #48	@ 0x30
 8008bb8:	d0f8      	beq.n	8008bac <_strtod_l+0x1e4>
 8008bba:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008bbe:	2b08      	cmp	r3, #8
 8008bc0:	f200 84d2 	bhi.w	8009568 <_strtod_l+0xba0>
 8008bc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bc6:	900a      	str	r0, [sp, #40]	@ 0x28
 8008bc8:	2000      	movs	r0, #0
 8008bca:	930c      	str	r3, [sp, #48]	@ 0x30
 8008bcc:	4605      	mov	r5, r0
 8008bce:	3a30      	subs	r2, #48	@ 0x30
 8008bd0:	f100 0301 	add.w	r3, r0, #1
 8008bd4:	d018      	beq.n	8008c08 <_strtod_l+0x240>
 8008bd6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008bd8:	4419      	add	r1, r3
 8008bda:	910a      	str	r1, [sp, #40]	@ 0x28
 8008bdc:	462e      	mov	r6, r5
 8008bde:	f04f 0e0a 	mov.w	lr, #10
 8008be2:	1c71      	adds	r1, r6, #1
 8008be4:	eba1 0c05 	sub.w	ip, r1, r5
 8008be8:	4563      	cmp	r3, ip
 8008bea:	dc15      	bgt.n	8008c18 <_strtod_l+0x250>
 8008bec:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008bf0:	182b      	adds	r3, r5, r0
 8008bf2:	2b08      	cmp	r3, #8
 8008bf4:	f105 0501 	add.w	r5, r5, #1
 8008bf8:	4405      	add	r5, r0
 8008bfa:	dc1a      	bgt.n	8008c32 <_strtod_l+0x26a>
 8008bfc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008bfe:	230a      	movs	r3, #10
 8008c00:	fb03 2301 	mla	r3, r3, r1, r2
 8008c04:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c06:	2300      	movs	r3, #0
 8008c08:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c0a:	1c51      	adds	r1, r2, #1
 8008c0c:	9119      	str	r1, [sp, #100]	@ 0x64
 8008c0e:	7852      	ldrb	r2, [r2, #1]
 8008c10:	4618      	mov	r0, r3
 8008c12:	e7c5      	b.n	8008ba0 <_strtod_l+0x1d8>
 8008c14:	4648      	mov	r0, r9
 8008c16:	e7ce      	b.n	8008bb6 <_strtod_l+0x1ee>
 8008c18:	2e08      	cmp	r6, #8
 8008c1a:	dc05      	bgt.n	8008c28 <_strtod_l+0x260>
 8008c1c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008c1e:	fb0e f606 	mul.w	r6, lr, r6
 8008c22:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008c24:	460e      	mov	r6, r1
 8008c26:	e7dc      	b.n	8008be2 <_strtod_l+0x21a>
 8008c28:	2910      	cmp	r1, #16
 8008c2a:	bfd8      	it	le
 8008c2c:	fb0e f707 	mulle.w	r7, lr, r7
 8008c30:	e7f8      	b.n	8008c24 <_strtod_l+0x25c>
 8008c32:	2b0f      	cmp	r3, #15
 8008c34:	bfdc      	itt	le
 8008c36:	230a      	movle	r3, #10
 8008c38:	fb03 2707 	mlale	r7, r3, r7, r2
 8008c3c:	e7e3      	b.n	8008c06 <_strtod_l+0x23e>
 8008c3e:	2300      	movs	r3, #0
 8008c40:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c42:	2301      	movs	r3, #1
 8008c44:	e77a      	b.n	8008b3c <_strtod_l+0x174>
 8008c46:	f04f 0c00 	mov.w	ip, #0
 8008c4a:	1ca2      	adds	r2, r4, #2
 8008c4c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008c4e:	78a2      	ldrb	r2, [r4, #2]
 8008c50:	e782      	b.n	8008b58 <_strtod_l+0x190>
 8008c52:	f04f 0c01 	mov.w	ip, #1
 8008c56:	e7f8      	b.n	8008c4a <_strtod_l+0x282>
 8008c58:	0800d2a8 	.word	0x0800d2a8
 8008c5c:	0800d0c0 	.word	0x0800d0c0
 8008c60:	7ff00000 	.word	0x7ff00000
 8008c64:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c66:	1c51      	adds	r1, r2, #1
 8008c68:	9119      	str	r1, [sp, #100]	@ 0x64
 8008c6a:	7852      	ldrb	r2, [r2, #1]
 8008c6c:	2a30      	cmp	r2, #48	@ 0x30
 8008c6e:	d0f9      	beq.n	8008c64 <_strtod_l+0x29c>
 8008c70:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008c74:	2908      	cmp	r1, #8
 8008c76:	f63f af75 	bhi.w	8008b64 <_strtod_l+0x19c>
 8008c7a:	3a30      	subs	r2, #48	@ 0x30
 8008c7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c7e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c80:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008c82:	f04f 080a 	mov.w	r8, #10
 8008c86:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008c88:	1c56      	adds	r6, r2, #1
 8008c8a:	9619      	str	r6, [sp, #100]	@ 0x64
 8008c8c:	7852      	ldrb	r2, [r2, #1]
 8008c8e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008c92:	f1be 0f09 	cmp.w	lr, #9
 8008c96:	d939      	bls.n	8008d0c <_strtod_l+0x344>
 8008c98:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008c9a:	1a76      	subs	r6, r6, r1
 8008c9c:	2e08      	cmp	r6, #8
 8008c9e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008ca2:	dc03      	bgt.n	8008cac <_strtod_l+0x2e4>
 8008ca4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008ca6:	4588      	cmp	r8, r1
 8008ca8:	bfa8      	it	ge
 8008caa:	4688      	movge	r8, r1
 8008cac:	f1bc 0f00 	cmp.w	ip, #0
 8008cb0:	d001      	beq.n	8008cb6 <_strtod_l+0x2ee>
 8008cb2:	f1c8 0800 	rsb	r8, r8, #0
 8008cb6:	2d00      	cmp	r5, #0
 8008cb8:	d14e      	bne.n	8008d58 <_strtod_l+0x390>
 8008cba:	9908      	ldr	r1, [sp, #32]
 8008cbc:	4308      	orrs	r0, r1
 8008cbe:	f47f aebc 	bne.w	8008a3a <_strtod_l+0x72>
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	f47f aed4 	bne.w	8008a70 <_strtod_l+0xa8>
 8008cc8:	2a69      	cmp	r2, #105	@ 0x69
 8008cca:	d028      	beq.n	8008d1e <_strtod_l+0x356>
 8008ccc:	dc25      	bgt.n	8008d1a <_strtod_l+0x352>
 8008cce:	2a49      	cmp	r2, #73	@ 0x49
 8008cd0:	d025      	beq.n	8008d1e <_strtod_l+0x356>
 8008cd2:	2a4e      	cmp	r2, #78	@ 0x4e
 8008cd4:	f47f aecc 	bne.w	8008a70 <_strtod_l+0xa8>
 8008cd8:	499a      	ldr	r1, [pc, #616]	@ (8008f44 <_strtod_l+0x57c>)
 8008cda:	a819      	add	r0, sp, #100	@ 0x64
 8008cdc:	f002 fcf4 	bl	800b6c8 <__match>
 8008ce0:	2800      	cmp	r0, #0
 8008ce2:	f43f aec5 	beq.w	8008a70 <_strtod_l+0xa8>
 8008ce6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	2b28      	cmp	r3, #40	@ 0x28
 8008cec:	d12e      	bne.n	8008d4c <_strtod_l+0x384>
 8008cee:	4996      	ldr	r1, [pc, #600]	@ (8008f48 <_strtod_l+0x580>)
 8008cf0:	aa1c      	add	r2, sp, #112	@ 0x70
 8008cf2:	a819      	add	r0, sp, #100	@ 0x64
 8008cf4:	f002 fcfc 	bl	800b6f0 <__hexnan>
 8008cf8:	2805      	cmp	r0, #5
 8008cfa:	d127      	bne.n	8008d4c <_strtod_l+0x384>
 8008cfc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008cfe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008d02:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008d06:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008d0a:	e696      	b.n	8008a3a <_strtod_l+0x72>
 8008d0c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d0e:	fb08 2101 	mla	r1, r8, r1, r2
 8008d12:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008d16:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d18:	e7b5      	b.n	8008c86 <_strtod_l+0x2be>
 8008d1a:	2a6e      	cmp	r2, #110	@ 0x6e
 8008d1c:	e7da      	b.n	8008cd4 <_strtod_l+0x30c>
 8008d1e:	498b      	ldr	r1, [pc, #556]	@ (8008f4c <_strtod_l+0x584>)
 8008d20:	a819      	add	r0, sp, #100	@ 0x64
 8008d22:	f002 fcd1 	bl	800b6c8 <__match>
 8008d26:	2800      	cmp	r0, #0
 8008d28:	f43f aea2 	beq.w	8008a70 <_strtod_l+0xa8>
 8008d2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d2e:	4988      	ldr	r1, [pc, #544]	@ (8008f50 <_strtod_l+0x588>)
 8008d30:	3b01      	subs	r3, #1
 8008d32:	a819      	add	r0, sp, #100	@ 0x64
 8008d34:	9319      	str	r3, [sp, #100]	@ 0x64
 8008d36:	f002 fcc7 	bl	800b6c8 <__match>
 8008d3a:	b910      	cbnz	r0, 8008d42 <_strtod_l+0x37a>
 8008d3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008d3e:	3301      	adds	r3, #1
 8008d40:	9319      	str	r3, [sp, #100]	@ 0x64
 8008d42:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008f60 <_strtod_l+0x598>
 8008d46:	f04f 0a00 	mov.w	sl, #0
 8008d4a:	e676      	b.n	8008a3a <_strtod_l+0x72>
 8008d4c:	4881      	ldr	r0, [pc, #516]	@ (8008f54 <_strtod_l+0x58c>)
 8008d4e:	f001 fb7f 	bl	800a450 <nan>
 8008d52:	ec5b ab10 	vmov	sl, fp, d0
 8008d56:	e670      	b.n	8008a3a <_strtod_l+0x72>
 8008d58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d5a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008d5c:	eba8 0303 	sub.w	r3, r8, r3
 8008d60:	f1b9 0f00 	cmp.w	r9, #0
 8008d64:	bf08      	it	eq
 8008d66:	46a9      	moveq	r9, r5
 8008d68:	2d10      	cmp	r5, #16
 8008d6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d6c:	462c      	mov	r4, r5
 8008d6e:	bfa8      	it	ge
 8008d70:	2410      	movge	r4, #16
 8008d72:	f7f7 fbc7 	bl	8000504 <__aeabi_ui2d>
 8008d76:	2d09      	cmp	r5, #9
 8008d78:	4682      	mov	sl, r0
 8008d7a:	468b      	mov	fp, r1
 8008d7c:	dc13      	bgt.n	8008da6 <_strtod_l+0x3de>
 8008d7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	f43f ae5a 	beq.w	8008a3a <_strtod_l+0x72>
 8008d86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d88:	dd78      	ble.n	8008e7c <_strtod_l+0x4b4>
 8008d8a:	2b16      	cmp	r3, #22
 8008d8c:	dc5f      	bgt.n	8008e4e <_strtod_l+0x486>
 8008d8e:	4972      	ldr	r1, [pc, #456]	@ (8008f58 <_strtod_l+0x590>)
 8008d90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d98:	4652      	mov	r2, sl
 8008d9a:	465b      	mov	r3, fp
 8008d9c:	f7f7 fc2c 	bl	80005f8 <__aeabi_dmul>
 8008da0:	4682      	mov	sl, r0
 8008da2:	468b      	mov	fp, r1
 8008da4:	e649      	b.n	8008a3a <_strtod_l+0x72>
 8008da6:	4b6c      	ldr	r3, [pc, #432]	@ (8008f58 <_strtod_l+0x590>)
 8008da8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008dac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008db0:	f7f7 fc22 	bl	80005f8 <__aeabi_dmul>
 8008db4:	4682      	mov	sl, r0
 8008db6:	4638      	mov	r0, r7
 8008db8:	468b      	mov	fp, r1
 8008dba:	f7f7 fba3 	bl	8000504 <__aeabi_ui2d>
 8008dbe:	4602      	mov	r2, r0
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	4650      	mov	r0, sl
 8008dc4:	4659      	mov	r1, fp
 8008dc6:	f7f7 fa61 	bl	800028c <__adddf3>
 8008dca:	2d0f      	cmp	r5, #15
 8008dcc:	4682      	mov	sl, r0
 8008dce:	468b      	mov	fp, r1
 8008dd0:	ddd5      	ble.n	8008d7e <_strtod_l+0x3b6>
 8008dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dd4:	1b2c      	subs	r4, r5, r4
 8008dd6:	441c      	add	r4, r3
 8008dd8:	2c00      	cmp	r4, #0
 8008dda:	f340 8093 	ble.w	8008f04 <_strtod_l+0x53c>
 8008dde:	f014 030f 	ands.w	r3, r4, #15
 8008de2:	d00a      	beq.n	8008dfa <_strtod_l+0x432>
 8008de4:	495c      	ldr	r1, [pc, #368]	@ (8008f58 <_strtod_l+0x590>)
 8008de6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008dea:	4652      	mov	r2, sl
 8008dec:	465b      	mov	r3, fp
 8008dee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008df2:	f7f7 fc01 	bl	80005f8 <__aeabi_dmul>
 8008df6:	4682      	mov	sl, r0
 8008df8:	468b      	mov	fp, r1
 8008dfa:	f034 040f 	bics.w	r4, r4, #15
 8008dfe:	d073      	beq.n	8008ee8 <_strtod_l+0x520>
 8008e00:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008e04:	dd49      	ble.n	8008e9a <_strtod_l+0x4d2>
 8008e06:	2400      	movs	r4, #0
 8008e08:	46a0      	mov	r8, r4
 8008e0a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008e0c:	46a1      	mov	r9, r4
 8008e0e:	9a05      	ldr	r2, [sp, #20]
 8008e10:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008f60 <_strtod_l+0x598>
 8008e14:	2322      	movs	r3, #34	@ 0x22
 8008e16:	6013      	str	r3, [r2, #0]
 8008e18:	f04f 0a00 	mov.w	sl, #0
 8008e1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	f43f ae0b 	beq.w	8008a3a <_strtod_l+0x72>
 8008e24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008e26:	9805      	ldr	r0, [sp, #20]
 8008e28:	f002 fe06 	bl	800ba38 <_Bfree>
 8008e2c:	9805      	ldr	r0, [sp, #20]
 8008e2e:	4649      	mov	r1, r9
 8008e30:	f002 fe02 	bl	800ba38 <_Bfree>
 8008e34:	9805      	ldr	r0, [sp, #20]
 8008e36:	4641      	mov	r1, r8
 8008e38:	f002 fdfe 	bl	800ba38 <_Bfree>
 8008e3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008e3e:	9805      	ldr	r0, [sp, #20]
 8008e40:	f002 fdfa 	bl	800ba38 <_Bfree>
 8008e44:	9805      	ldr	r0, [sp, #20]
 8008e46:	4621      	mov	r1, r4
 8008e48:	f002 fdf6 	bl	800ba38 <_Bfree>
 8008e4c:	e5f5      	b.n	8008a3a <_strtod_l+0x72>
 8008e4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e50:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008e54:	4293      	cmp	r3, r2
 8008e56:	dbbc      	blt.n	8008dd2 <_strtod_l+0x40a>
 8008e58:	4c3f      	ldr	r4, [pc, #252]	@ (8008f58 <_strtod_l+0x590>)
 8008e5a:	f1c5 050f 	rsb	r5, r5, #15
 8008e5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008e62:	4652      	mov	r2, sl
 8008e64:	465b      	mov	r3, fp
 8008e66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e6a:	f7f7 fbc5 	bl	80005f8 <__aeabi_dmul>
 8008e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e70:	1b5d      	subs	r5, r3, r5
 8008e72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008e76:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008e7a:	e78f      	b.n	8008d9c <_strtod_l+0x3d4>
 8008e7c:	3316      	adds	r3, #22
 8008e7e:	dba8      	blt.n	8008dd2 <_strtod_l+0x40a>
 8008e80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e82:	eba3 0808 	sub.w	r8, r3, r8
 8008e86:	4b34      	ldr	r3, [pc, #208]	@ (8008f58 <_strtod_l+0x590>)
 8008e88:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008e8c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008e90:	4650      	mov	r0, sl
 8008e92:	4659      	mov	r1, fp
 8008e94:	f7f7 fcda 	bl	800084c <__aeabi_ddiv>
 8008e98:	e782      	b.n	8008da0 <_strtod_l+0x3d8>
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	4f2f      	ldr	r7, [pc, #188]	@ (8008f5c <_strtod_l+0x594>)
 8008e9e:	1124      	asrs	r4, r4, #4
 8008ea0:	4650      	mov	r0, sl
 8008ea2:	4659      	mov	r1, fp
 8008ea4:	461e      	mov	r6, r3
 8008ea6:	2c01      	cmp	r4, #1
 8008ea8:	dc21      	bgt.n	8008eee <_strtod_l+0x526>
 8008eaa:	b10b      	cbz	r3, 8008eb0 <_strtod_l+0x4e8>
 8008eac:	4682      	mov	sl, r0
 8008eae:	468b      	mov	fp, r1
 8008eb0:	492a      	ldr	r1, [pc, #168]	@ (8008f5c <_strtod_l+0x594>)
 8008eb2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008eb6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008eba:	4652      	mov	r2, sl
 8008ebc:	465b      	mov	r3, fp
 8008ebe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ec2:	f7f7 fb99 	bl	80005f8 <__aeabi_dmul>
 8008ec6:	4b26      	ldr	r3, [pc, #152]	@ (8008f60 <_strtod_l+0x598>)
 8008ec8:	460a      	mov	r2, r1
 8008eca:	400b      	ands	r3, r1
 8008ecc:	4925      	ldr	r1, [pc, #148]	@ (8008f64 <_strtod_l+0x59c>)
 8008ece:	428b      	cmp	r3, r1
 8008ed0:	4682      	mov	sl, r0
 8008ed2:	d898      	bhi.n	8008e06 <_strtod_l+0x43e>
 8008ed4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008ed8:	428b      	cmp	r3, r1
 8008eda:	bf86      	itte	hi
 8008edc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008f68 <_strtod_l+0x5a0>
 8008ee0:	f04f 3aff 	movhi.w	sl, #4294967295
 8008ee4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008ee8:	2300      	movs	r3, #0
 8008eea:	9308      	str	r3, [sp, #32]
 8008eec:	e076      	b.n	8008fdc <_strtod_l+0x614>
 8008eee:	07e2      	lsls	r2, r4, #31
 8008ef0:	d504      	bpl.n	8008efc <_strtod_l+0x534>
 8008ef2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ef6:	f7f7 fb7f 	bl	80005f8 <__aeabi_dmul>
 8008efa:	2301      	movs	r3, #1
 8008efc:	3601      	adds	r6, #1
 8008efe:	1064      	asrs	r4, r4, #1
 8008f00:	3708      	adds	r7, #8
 8008f02:	e7d0      	b.n	8008ea6 <_strtod_l+0x4de>
 8008f04:	d0f0      	beq.n	8008ee8 <_strtod_l+0x520>
 8008f06:	4264      	negs	r4, r4
 8008f08:	f014 020f 	ands.w	r2, r4, #15
 8008f0c:	d00a      	beq.n	8008f24 <_strtod_l+0x55c>
 8008f0e:	4b12      	ldr	r3, [pc, #72]	@ (8008f58 <_strtod_l+0x590>)
 8008f10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f14:	4650      	mov	r0, sl
 8008f16:	4659      	mov	r1, fp
 8008f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f1c:	f7f7 fc96 	bl	800084c <__aeabi_ddiv>
 8008f20:	4682      	mov	sl, r0
 8008f22:	468b      	mov	fp, r1
 8008f24:	1124      	asrs	r4, r4, #4
 8008f26:	d0df      	beq.n	8008ee8 <_strtod_l+0x520>
 8008f28:	2c1f      	cmp	r4, #31
 8008f2a:	dd1f      	ble.n	8008f6c <_strtod_l+0x5a4>
 8008f2c:	2400      	movs	r4, #0
 8008f2e:	46a0      	mov	r8, r4
 8008f30:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008f32:	46a1      	mov	r9, r4
 8008f34:	9a05      	ldr	r2, [sp, #20]
 8008f36:	2322      	movs	r3, #34	@ 0x22
 8008f38:	f04f 0a00 	mov.w	sl, #0
 8008f3c:	f04f 0b00 	mov.w	fp, #0
 8008f40:	6013      	str	r3, [r2, #0]
 8008f42:	e76b      	b.n	8008e1c <_strtod_l+0x454>
 8008f44:	0800d0cf 	.word	0x0800d0cf
 8008f48:	0800d294 	.word	0x0800d294
 8008f4c:	0800d0c7 	.word	0x0800d0c7
 8008f50:	0800d101 	.word	0x0800d101
 8008f54:	0800d290 	.word	0x0800d290
 8008f58:	0800d420 	.word	0x0800d420
 8008f5c:	0800d3f8 	.word	0x0800d3f8
 8008f60:	7ff00000 	.word	0x7ff00000
 8008f64:	7ca00000 	.word	0x7ca00000
 8008f68:	7fefffff 	.word	0x7fefffff
 8008f6c:	f014 0310 	ands.w	r3, r4, #16
 8008f70:	bf18      	it	ne
 8008f72:	236a      	movne	r3, #106	@ 0x6a
 8008f74:	4ea9      	ldr	r6, [pc, #676]	@ (800921c <_strtod_l+0x854>)
 8008f76:	9308      	str	r3, [sp, #32]
 8008f78:	4650      	mov	r0, sl
 8008f7a:	4659      	mov	r1, fp
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	07e7      	lsls	r7, r4, #31
 8008f80:	d504      	bpl.n	8008f8c <_strtod_l+0x5c4>
 8008f82:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008f86:	f7f7 fb37 	bl	80005f8 <__aeabi_dmul>
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	1064      	asrs	r4, r4, #1
 8008f8e:	f106 0608 	add.w	r6, r6, #8
 8008f92:	d1f4      	bne.n	8008f7e <_strtod_l+0x5b6>
 8008f94:	b10b      	cbz	r3, 8008f9a <_strtod_l+0x5d2>
 8008f96:	4682      	mov	sl, r0
 8008f98:	468b      	mov	fp, r1
 8008f9a:	9b08      	ldr	r3, [sp, #32]
 8008f9c:	b1b3      	cbz	r3, 8008fcc <_strtod_l+0x604>
 8008f9e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008fa2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	4659      	mov	r1, fp
 8008faa:	dd0f      	ble.n	8008fcc <_strtod_l+0x604>
 8008fac:	2b1f      	cmp	r3, #31
 8008fae:	dd56      	ble.n	800905e <_strtod_l+0x696>
 8008fb0:	2b34      	cmp	r3, #52	@ 0x34
 8008fb2:	bfde      	ittt	le
 8008fb4:	f04f 33ff 	movle.w	r3, #4294967295
 8008fb8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008fbc:	4093      	lslle	r3, r2
 8008fbe:	f04f 0a00 	mov.w	sl, #0
 8008fc2:	bfcc      	ite	gt
 8008fc4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008fc8:	ea03 0b01 	andle.w	fp, r3, r1
 8008fcc:	2200      	movs	r2, #0
 8008fce:	2300      	movs	r3, #0
 8008fd0:	4650      	mov	r0, sl
 8008fd2:	4659      	mov	r1, fp
 8008fd4:	f7f7 fd78 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fd8:	2800      	cmp	r0, #0
 8008fda:	d1a7      	bne.n	8008f2c <_strtod_l+0x564>
 8008fdc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fde:	9300      	str	r3, [sp, #0]
 8008fe0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008fe2:	9805      	ldr	r0, [sp, #20]
 8008fe4:	462b      	mov	r3, r5
 8008fe6:	464a      	mov	r2, r9
 8008fe8:	f002 fd8e 	bl	800bb08 <__s2b>
 8008fec:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008fee:	2800      	cmp	r0, #0
 8008ff0:	f43f af09 	beq.w	8008e06 <_strtod_l+0x43e>
 8008ff4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ff6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ff8:	2a00      	cmp	r2, #0
 8008ffa:	eba3 0308 	sub.w	r3, r3, r8
 8008ffe:	bfa8      	it	ge
 8009000:	2300      	movge	r3, #0
 8009002:	9312      	str	r3, [sp, #72]	@ 0x48
 8009004:	2400      	movs	r4, #0
 8009006:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800900a:	9316      	str	r3, [sp, #88]	@ 0x58
 800900c:	46a0      	mov	r8, r4
 800900e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009010:	9805      	ldr	r0, [sp, #20]
 8009012:	6859      	ldr	r1, [r3, #4]
 8009014:	f002 fcd0 	bl	800b9b8 <_Balloc>
 8009018:	4681      	mov	r9, r0
 800901a:	2800      	cmp	r0, #0
 800901c:	f43f aef7 	beq.w	8008e0e <_strtod_l+0x446>
 8009020:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009022:	691a      	ldr	r2, [r3, #16]
 8009024:	3202      	adds	r2, #2
 8009026:	f103 010c 	add.w	r1, r3, #12
 800902a:	0092      	lsls	r2, r2, #2
 800902c:	300c      	adds	r0, #12
 800902e:	f001 f9fe 	bl	800a42e <memcpy>
 8009032:	ec4b ab10 	vmov	d0, sl, fp
 8009036:	9805      	ldr	r0, [sp, #20]
 8009038:	aa1c      	add	r2, sp, #112	@ 0x70
 800903a:	a91b      	add	r1, sp, #108	@ 0x6c
 800903c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009040:	f003 f896 	bl	800c170 <__d2b>
 8009044:	901a      	str	r0, [sp, #104]	@ 0x68
 8009046:	2800      	cmp	r0, #0
 8009048:	f43f aee1 	beq.w	8008e0e <_strtod_l+0x446>
 800904c:	9805      	ldr	r0, [sp, #20]
 800904e:	2101      	movs	r1, #1
 8009050:	f002 fdf0 	bl	800bc34 <__i2b>
 8009054:	4680      	mov	r8, r0
 8009056:	b948      	cbnz	r0, 800906c <_strtod_l+0x6a4>
 8009058:	f04f 0800 	mov.w	r8, #0
 800905c:	e6d7      	b.n	8008e0e <_strtod_l+0x446>
 800905e:	f04f 32ff 	mov.w	r2, #4294967295
 8009062:	fa02 f303 	lsl.w	r3, r2, r3
 8009066:	ea03 0a0a 	and.w	sl, r3, sl
 800906a:	e7af      	b.n	8008fcc <_strtod_l+0x604>
 800906c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800906e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009070:	2d00      	cmp	r5, #0
 8009072:	bfab      	itete	ge
 8009074:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009076:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009078:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800907a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800907c:	bfac      	ite	ge
 800907e:	18ef      	addge	r7, r5, r3
 8009080:	1b5e      	sublt	r6, r3, r5
 8009082:	9b08      	ldr	r3, [sp, #32]
 8009084:	1aed      	subs	r5, r5, r3
 8009086:	4415      	add	r5, r2
 8009088:	4b65      	ldr	r3, [pc, #404]	@ (8009220 <_strtod_l+0x858>)
 800908a:	3d01      	subs	r5, #1
 800908c:	429d      	cmp	r5, r3
 800908e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009092:	da50      	bge.n	8009136 <_strtod_l+0x76e>
 8009094:	1b5b      	subs	r3, r3, r5
 8009096:	2b1f      	cmp	r3, #31
 8009098:	eba2 0203 	sub.w	r2, r2, r3
 800909c:	f04f 0101 	mov.w	r1, #1
 80090a0:	dc3d      	bgt.n	800911e <_strtod_l+0x756>
 80090a2:	fa01 f303 	lsl.w	r3, r1, r3
 80090a6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80090a8:	2300      	movs	r3, #0
 80090aa:	9310      	str	r3, [sp, #64]	@ 0x40
 80090ac:	18bd      	adds	r5, r7, r2
 80090ae:	9b08      	ldr	r3, [sp, #32]
 80090b0:	42af      	cmp	r7, r5
 80090b2:	4416      	add	r6, r2
 80090b4:	441e      	add	r6, r3
 80090b6:	463b      	mov	r3, r7
 80090b8:	bfa8      	it	ge
 80090ba:	462b      	movge	r3, r5
 80090bc:	42b3      	cmp	r3, r6
 80090be:	bfa8      	it	ge
 80090c0:	4633      	movge	r3, r6
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	bfc2      	ittt	gt
 80090c6:	1aed      	subgt	r5, r5, r3
 80090c8:	1af6      	subgt	r6, r6, r3
 80090ca:	1aff      	subgt	r7, r7, r3
 80090cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	dd16      	ble.n	8009100 <_strtod_l+0x738>
 80090d2:	4641      	mov	r1, r8
 80090d4:	9805      	ldr	r0, [sp, #20]
 80090d6:	461a      	mov	r2, r3
 80090d8:	f002 fe64 	bl	800bda4 <__pow5mult>
 80090dc:	4680      	mov	r8, r0
 80090de:	2800      	cmp	r0, #0
 80090e0:	d0ba      	beq.n	8009058 <_strtod_l+0x690>
 80090e2:	4601      	mov	r1, r0
 80090e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80090e6:	9805      	ldr	r0, [sp, #20]
 80090e8:	f002 fdba 	bl	800bc60 <__multiply>
 80090ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80090ee:	2800      	cmp	r0, #0
 80090f0:	f43f ae8d 	beq.w	8008e0e <_strtod_l+0x446>
 80090f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090f6:	9805      	ldr	r0, [sp, #20]
 80090f8:	f002 fc9e 	bl	800ba38 <_Bfree>
 80090fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8009100:	2d00      	cmp	r5, #0
 8009102:	dc1d      	bgt.n	8009140 <_strtod_l+0x778>
 8009104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009106:	2b00      	cmp	r3, #0
 8009108:	dd23      	ble.n	8009152 <_strtod_l+0x78a>
 800910a:	4649      	mov	r1, r9
 800910c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800910e:	9805      	ldr	r0, [sp, #20]
 8009110:	f002 fe48 	bl	800bda4 <__pow5mult>
 8009114:	4681      	mov	r9, r0
 8009116:	b9e0      	cbnz	r0, 8009152 <_strtod_l+0x78a>
 8009118:	f04f 0900 	mov.w	r9, #0
 800911c:	e677      	b.n	8008e0e <_strtod_l+0x446>
 800911e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009122:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009126:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800912a:	35e2      	adds	r5, #226	@ 0xe2
 800912c:	fa01 f305 	lsl.w	r3, r1, r5
 8009130:	9310      	str	r3, [sp, #64]	@ 0x40
 8009132:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009134:	e7ba      	b.n	80090ac <_strtod_l+0x6e4>
 8009136:	2300      	movs	r3, #0
 8009138:	9310      	str	r3, [sp, #64]	@ 0x40
 800913a:	2301      	movs	r3, #1
 800913c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800913e:	e7b5      	b.n	80090ac <_strtod_l+0x6e4>
 8009140:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009142:	9805      	ldr	r0, [sp, #20]
 8009144:	462a      	mov	r2, r5
 8009146:	f002 fe87 	bl	800be58 <__lshift>
 800914a:	901a      	str	r0, [sp, #104]	@ 0x68
 800914c:	2800      	cmp	r0, #0
 800914e:	d1d9      	bne.n	8009104 <_strtod_l+0x73c>
 8009150:	e65d      	b.n	8008e0e <_strtod_l+0x446>
 8009152:	2e00      	cmp	r6, #0
 8009154:	dd07      	ble.n	8009166 <_strtod_l+0x79e>
 8009156:	4649      	mov	r1, r9
 8009158:	9805      	ldr	r0, [sp, #20]
 800915a:	4632      	mov	r2, r6
 800915c:	f002 fe7c 	bl	800be58 <__lshift>
 8009160:	4681      	mov	r9, r0
 8009162:	2800      	cmp	r0, #0
 8009164:	d0d8      	beq.n	8009118 <_strtod_l+0x750>
 8009166:	2f00      	cmp	r7, #0
 8009168:	dd08      	ble.n	800917c <_strtod_l+0x7b4>
 800916a:	4641      	mov	r1, r8
 800916c:	9805      	ldr	r0, [sp, #20]
 800916e:	463a      	mov	r2, r7
 8009170:	f002 fe72 	bl	800be58 <__lshift>
 8009174:	4680      	mov	r8, r0
 8009176:	2800      	cmp	r0, #0
 8009178:	f43f ae49 	beq.w	8008e0e <_strtod_l+0x446>
 800917c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800917e:	9805      	ldr	r0, [sp, #20]
 8009180:	464a      	mov	r2, r9
 8009182:	f002 fef1 	bl	800bf68 <__mdiff>
 8009186:	4604      	mov	r4, r0
 8009188:	2800      	cmp	r0, #0
 800918a:	f43f ae40 	beq.w	8008e0e <_strtod_l+0x446>
 800918e:	68c3      	ldr	r3, [r0, #12]
 8009190:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009192:	2300      	movs	r3, #0
 8009194:	60c3      	str	r3, [r0, #12]
 8009196:	4641      	mov	r1, r8
 8009198:	f002 feca 	bl	800bf30 <__mcmp>
 800919c:	2800      	cmp	r0, #0
 800919e:	da45      	bge.n	800922c <_strtod_l+0x864>
 80091a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091a2:	ea53 030a 	orrs.w	r3, r3, sl
 80091a6:	d16b      	bne.n	8009280 <_strtod_l+0x8b8>
 80091a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d167      	bne.n	8009280 <_strtod_l+0x8b8>
 80091b0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80091b4:	0d1b      	lsrs	r3, r3, #20
 80091b6:	051b      	lsls	r3, r3, #20
 80091b8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80091bc:	d960      	bls.n	8009280 <_strtod_l+0x8b8>
 80091be:	6963      	ldr	r3, [r4, #20]
 80091c0:	b913      	cbnz	r3, 80091c8 <_strtod_l+0x800>
 80091c2:	6923      	ldr	r3, [r4, #16]
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	dd5b      	ble.n	8009280 <_strtod_l+0x8b8>
 80091c8:	4621      	mov	r1, r4
 80091ca:	2201      	movs	r2, #1
 80091cc:	9805      	ldr	r0, [sp, #20]
 80091ce:	f002 fe43 	bl	800be58 <__lshift>
 80091d2:	4641      	mov	r1, r8
 80091d4:	4604      	mov	r4, r0
 80091d6:	f002 feab 	bl	800bf30 <__mcmp>
 80091da:	2800      	cmp	r0, #0
 80091dc:	dd50      	ble.n	8009280 <_strtod_l+0x8b8>
 80091de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80091e2:	9a08      	ldr	r2, [sp, #32]
 80091e4:	0d1b      	lsrs	r3, r3, #20
 80091e6:	051b      	lsls	r3, r3, #20
 80091e8:	2a00      	cmp	r2, #0
 80091ea:	d06a      	beq.n	80092c2 <_strtod_l+0x8fa>
 80091ec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80091f0:	d867      	bhi.n	80092c2 <_strtod_l+0x8fa>
 80091f2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80091f6:	f67f ae9d 	bls.w	8008f34 <_strtod_l+0x56c>
 80091fa:	4b0a      	ldr	r3, [pc, #40]	@ (8009224 <_strtod_l+0x85c>)
 80091fc:	4650      	mov	r0, sl
 80091fe:	4659      	mov	r1, fp
 8009200:	2200      	movs	r2, #0
 8009202:	f7f7 f9f9 	bl	80005f8 <__aeabi_dmul>
 8009206:	4b08      	ldr	r3, [pc, #32]	@ (8009228 <_strtod_l+0x860>)
 8009208:	400b      	ands	r3, r1
 800920a:	4682      	mov	sl, r0
 800920c:	468b      	mov	fp, r1
 800920e:	2b00      	cmp	r3, #0
 8009210:	f47f ae08 	bne.w	8008e24 <_strtod_l+0x45c>
 8009214:	9a05      	ldr	r2, [sp, #20]
 8009216:	2322      	movs	r3, #34	@ 0x22
 8009218:	6013      	str	r3, [r2, #0]
 800921a:	e603      	b.n	8008e24 <_strtod_l+0x45c>
 800921c:	0800d2c0 	.word	0x0800d2c0
 8009220:	fffffc02 	.word	0xfffffc02
 8009224:	39500000 	.word	0x39500000
 8009228:	7ff00000 	.word	0x7ff00000
 800922c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009230:	d165      	bne.n	80092fe <_strtod_l+0x936>
 8009232:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009234:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009238:	b35a      	cbz	r2, 8009292 <_strtod_l+0x8ca>
 800923a:	4a9f      	ldr	r2, [pc, #636]	@ (80094b8 <_strtod_l+0xaf0>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d12b      	bne.n	8009298 <_strtod_l+0x8d0>
 8009240:	9b08      	ldr	r3, [sp, #32]
 8009242:	4651      	mov	r1, sl
 8009244:	b303      	cbz	r3, 8009288 <_strtod_l+0x8c0>
 8009246:	4b9d      	ldr	r3, [pc, #628]	@ (80094bc <_strtod_l+0xaf4>)
 8009248:	465a      	mov	r2, fp
 800924a:	4013      	ands	r3, r2
 800924c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009250:	f04f 32ff 	mov.w	r2, #4294967295
 8009254:	d81b      	bhi.n	800928e <_strtod_l+0x8c6>
 8009256:	0d1b      	lsrs	r3, r3, #20
 8009258:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800925c:	fa02 f303 	lsl.w	r3, r2, r3
 8009260:	4299      	cmp	r1, r3
 8009262:	d119      	bne.n	8009298 <_strtod_l+0x8d0>
 8009264:	4b96      	ldr	r3, [pc, #600]	@ (80094c0 <_strtod_l+0xaf8>)
 8009266:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009268:	429a      	cmp	r2, r3
 800926a:	d102      	bne.n	8009272 <_strtod_l+0x8aa>
 800926c:	3101      	adds	r1, #1
 800926e:	f43f adce 	beq.w	8008e0e <_strtod_l+0x446>
 8009272:	4b92      	ldr	r3, [pc, #584]	@ (80094bc <_strtod_l+0xaf4>)
 8009274:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009276:	401a      	ands	r2, r3
 8009278:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800927c:	f04f 0a00 	mov.w	sl, #0
 8009280:	9b08      	ldr	r3, [sp, #32]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d1b9      	bne.n	80091fa <_strtod_l+0x832>
 8009286:	e5cd      	b.n	8008e24 <_strtod_l+0x45c>
 8009288:	f04f 33ff 	mov.w	r3, #4294967295
 800928c:	e7e8      	b.n	8009260 <_strtod_l+0x898>
 800928e:	4613      	mov	r3, r2
 8009290:	e7e6      	b.n	8009260 <_strtod_l+0x898>
 8009292:	ea53 030a 	orrs.w	r3, r3, sl
 8009296:	d0a2      	beq.n	80091de <_strtod_l+0x816>
 8009298:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800929a:	b1db      	cbz	r3, 80092d4 <_strtod_l+0x90c>
 800929c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800929e:	4213      	tst	r3, r2
 80092a0:	d0ee      	beq.n	8009280 <_strtod_l+0x8b8>
 80092a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092a4:	9a08      	ldr	r2, [sp, #32]
 80092a6:	4650      	mov	r0, sl
 80092a8:	4659      	mov	r1, fp
 80092aa:	b1bb      	cbz	r3, 80092dc <_strtod_l+0x914>
 80092ac:	f7ff fb6d 	bl	800898a <sulp>
 80092b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80092b4:	ec53 2b10 	vmov	r2, r3, d0
 80092b8:	f7f6 ffe8 	bl	800028c <__adddf3>
 80092bc:	4682      	mov	sl, r0
 80092be:	468b      	mov	fp, r1
 80092c0:	e7de      	b.n	8009280 <_strtod_l+0x8b8>
 80092c2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80092c6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80092ca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80092ce:	f04f 3aff 	mov.w	sl, #4294967295
 80092d2:	e7d5      	b.n	8009280 <_strtod_l+0x8b8>
 80092d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80092d6:	ea13 0f0a 	tst.w	r3, sl
 80092da:	e7e1      	b.n	80092a0 <_strtod_l+0x8d8>
 80092dc:	f7ff fb55 	bl	800898a <sulp>
 80092e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80092e4:	ec53 2b10 	vmov	r2, r3, d0
 80092e8:	f7f6 ffce 	bl	8000288 <__aeabi_dsub>
 80092ec:	2200      	movs	r2, #0
 80092ee:	2300      	movs	r3, #0
 80092f0:	4682      	mov	sl, r0
 80092f2:	468b      	mov	fp, r1
 80092f4:	f7f7 fbe8 	bl	8000ac8 <__aeabi_dcmpeq>
 80092f8:	2800      	cmp	r0, #0
 80092fa:	d0c1      	beq.n	8009280 <_strtod_l+0x8b8>
 80092fc:	e61a      	b.n	8008f34 <_strtod_l+0x56c>
 80092fe:	4641      	mov	r1, r8
 8009300:	4620      	mov	r0, r4
 8009302:	f002 ff8d 	bl	800c220 <__ratio>
 8009306:	ec57 6b10 	vmov	r6, r7, d0
 800930a:	2200      	movs	r2, #0
 800930c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009310:	4630      	mov	r0, r6
 8009312:	4639      	mov	r1, r7
 8009314:	f7f7 fbec 	bl	8000af0 <__aeabi_dcmple>
 8009318:	2800      	cmp	r0, #0
 800931a:	d06f      	beq.n	80093fc <_strtod_l+0xa34>
 800931c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800931e:	2b00      	cmp	r3, #0
 8009320:	d17a      	bne.n	8009418 <_strtod_l+0xa50>
 8009322:	f1ba 0f00 	cmp.w	sl, #0
 8009326:	d158      	bne.n	80093da <_strtod_l+0xa12>
 8009328:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800932a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800932e:	2b00      	cmp	r3, #0
 8009330:	d15a      	bne.n	80093e8 <_strtod_l+0xa20>
 8009332:	4b64      	ldr	r3, [pc, #400]	@ (80094c4 <_strtod_l+0xafc>)
 8009334:	2200      	movs	r2, #0
 8009336:	4630      	mov	r0, r6
 8009338:	4639      	mov	r1, r7
 800933a:	f7f7 fbcf 	bl	8000adc <__aeabi_dcmplt>
 800933e:	2800      	cmp	r0, #0
 8009340:	d159      	bne.n	80093f6 <_strtod_l+0xa2e>
 8009342:	4630      	mov	r0, r6
 8009344:	4639      	mov	r1, r7
 8009346:	4b60      	ldr	r3, [pc, #384]	@ (80094c8 <_strtod_l+0xb00>)
 8009348:	2200      	movs	r2, #0
 800934a:	f7f7 f955 	bl	80005f8 <__aeabi_dmul>
 800934e:	4606      	mov	r6, r0
 8009350:	460f      	mov	r7, r1
 8009352:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009356:	9606      	str	r6, [sp, #24]
 8009358:	9307      	str	r3, [sp, #28]
 800935a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800935e:	4d57      	ldr	r5, [pc, #348]	@ (80094bc <_strtod_l+0xaf4>)
 8009360:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009364:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009366:	401d      	ands	r5, r3
 8009368:	4b58      	ldr	r3, [pc, #352]	@ (80094cc <_strtod_l+0xb04>)
 800936a:	429d      	cmp	r5, r3
 800936c:	f040 80b2 	bne.w	80094d4 <_strtod_l+0xb0c>
 8009370:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009372:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009376:	ec4b ab10 	vmov	d0, sl, fp
 800937a:	f002 fe89 	bl	800c090 <__ulp>
 800937e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009382:	ec51 0b10 	vmov	r0, r1, d0
 8009386:	f7f7 f937 	bl	80005f8 <__aeabi_dmul>
 800938a:	4652      	mov	r2, sl
 800938c:	465b      	mov	r3, fp
 800938e:	f7f6 ff7d 	bl	800028c <__adddf3>
 8009392:	460b      	mov	r3, r1
 8009394:	4949      	ldr	r1, [pc, #292]	@ (80094bc <_strtod_l+0xaf4>)
 8009396:	4a4e      	ldr	r2, [pc, #312]	@ (80094d0 <_strtod_l+0xb08>)
 8009398:	4019      	ands	r1, r3
 800939a:	4291      	cmp	r1, r2
 800939c:	4682      	mov	sl, r0
 800939e:	d942      	bls.n	8009426 <_strtod_l+0xa5e>
 80093a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80093a2:	4b47      	ldr	r3, [pc, #284]	@ (80094c0 <_strtod_l+0xaf8>)
 80093a4:	429a      	cmp	r2, r3
 80093a6:	d103      	bne.n	80093b0 <_strtod_l+0x9e8>
 80093a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093aa:	3301      	adds	r3, #1
 80093ac:	f43f ad2f 	beq.w	8008e0e <_strtod_l+0x446>
 80093b0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80094c0 <_strtod_l+0xaf8>
 80093b4:	f04f 3aff 	mov.w	sl, #4294967295
 80093b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80093ba:	9805      	ldr	r0, [sp, #20]
 80093bc:	f002 fb3c 	bl	800ba38 <_Bfree>
 80093c0:	9805      	ldr	r0, [sp, #20]
 80093c2:	4649      	mov	r1, r9
 80093c4:	f002 fb38 	bl	800ba38 <_Bfree>
 80093c8:	9805      	ldr	r0, [sp, #20]
 80093ca:	4641      	mov	r1, r8
 80093cc:	f002 fb34 	bl	800ba38 <_Bfree>
 80093d0:	9805      	ldr	r0, [sp, #20]
 80093d2:	4621      	mov	r1, r4
 80093d4:	f002 fb30 	bl	800ba38 <_Bfree>
 80093d8:	e619      	b.n	800900e <_strtod_l+0x646>
 80093da:	f1ba 0f01 	cmp.w	sl, #1
 80093de:	d103      	bne.n	80093e8 <_strtod_l+0xa20>
 80093e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	f43f ada6 	beq.w	8008f34 <_strtod_l+0x56c>
 80093e8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009498 <_strtod_l+0xad0>
 80093ec:	4f35      	ldr	r7, [pc, #212]	@ (80094c4 <_strtod_l+0xafc>)
 80093ee:	ed8d 7b06 	vstr	d7, [sp, #24]
 80093f2:	2600      	movs	r6, #0
 80093f4:	e7b1      	b.n	800935a <_strtod_l+0x992>
 80093f6:	4f34      	ldr	r7, [pc, #208]	@ (80094c8 <_strtod_l+0xb00>)
 80093f8:	2600      	movs	r6, #0
 80093fa:	e7aa      	b.n	8009352 <_strtod_l+0x98a>
 80093fc:	4b32      	ldr	r3, [pc, #200]	@ (80094c8 <_strtod_l+0xb00>)
 80093fe:	4630      	mov	r0, r6
 8009400:	4639      	mov	r1, r7
 8009402:	2200      	movs	r2, #0
 8009404:	f7f7 f8f8 	bl	80005f8 <__aeabi_dmul>
 8009408:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800940a:	4606      	mov	r6, r0
 800940c:	460f      	mov	r7, r1
 800940e:	2b00      	cmp	r3, #0
 8009410:	d09f      	beq.n	8009352 <_strtod_l+0x98a>
 8009412:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009416:	e7a0      	b.n	800935a <_strtod_l+0x992>
 8009418:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80094a0 <_strtod_l+0xad8>
 800941c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009420:	ec57 6b17 	vmov	r6, r7, d7
 8009424:	e799      	b.n	800935a <_strtod_l+0x992>
 8009426:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800942a:	9b08      	ldr	r3, [sp, #32]
 800942c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1c1      	bne.n	80093b8 <_strtod_l+0x9f0>
 8009434:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009438:	0d1b      	lsrs	r3, r3, #20
 800943a:	051b      	lsls	r3, r3, #20
 800943c:	429d      	cmp	r5, r3
 800943e:	d1bb      	bne.n	80093b8 <_strtod_l+0x9f0>
 8009440:	4630      	mov	r0, r6
 8009442:	4639      	mov	r1, r7
 8009444:	f7f7 fc20 	bl	8000c88 <__aeabi_d2lz>
 8009448:	f7f7 f8a8 	bl	800059c <__aeabi_l2d>
 800944c:	4602      	mov	r2, r0
 800944e:	460b      	mov	r3, r1
 8009450:	4630      	mov	r0, r6
 8009452:	4639      	mov	r1, r7
 8009454:	f7f6 ff18 	bl	8000288 <__aeabi_dsub>
 8009458:	460b      	mov	r3, r1
 800945a:	4602      	mov	r2, r0
 800945c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009460:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009464:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009466:	ea46 060a 	orr.w	r6, r6, sl
 800946a:	431e      	orrs	r6, r3
 800946c:	d06f      	beq.n	800954e <_strtod_l+0xb86>
 800946e:	a30e      	add	r3, pc, #56	@ (adr r3, 80094a8 <_strtod_l+0xae0>)
 8009470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009474:	f7f7 fb32 	bl	8000adc <__aeabi_dcmplt>
 8009478:	2800      	cmp	r0, #0
 800947a:	f47f acd3 	bne.w	8008e24 <_strtod_l+0x45c>
 800947e:	a30c      	add	r3, pc, #48	@ (adr r3, 80094b0 <_strtod_l+0xae8>)
 8009480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009484:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009488:	f7f7 fb46 	bl	8000b18 <__aeabi_dcmpgt>
 800948c:	2800      	cmp	r0, #0
 800948e:	d093      	beq.n	80093b8 <_strtod_l+0x9f0>
 8009490:	e4c8      	b.n	8008e24 <_strtod_l+0x45c>
 8009492:	bf00      	nop
 8009494:	f3af 8000 	nop.w
 8009498:	00000000 	.word	0x00000000
 800949c:	bff00000 	.word	0xbff00000
 80094a0:	00000000 	.word	0x00000000
 80094a4:	3ff00000 	.word	0x3ff00000
 80094a8:	94a03595 	.word	0x94a03595
 80094ac:	3fdfffff 	.word	0x3fdfffff
 80094b0:	35afe535 	.word	0x35afe535
 80094b4:	3fe00000 	.word	0x3fe00000
 80094b8:	000fffff 	.word	0x000fffff
 80094bc:	7ff00000 	.word	0x7ff00000
 80094c0:	7fefffff 	.word	0x7fefffff
 80094c4:	3ff00000 	.word	0x3ff00000
 80094c8:	3fe00000 	.word	0x3fe00000
 80094cc:	7fe00000 	.word	0x7fe00000
 80094d0:	7c9fffff 	.word	0x7c9fffff
 80094d4:	9b08      	ldr	r3, [sp, #32]
 80094d6:	b323      	cbz	r3, 8009522 <_strtod_l+0xb5a>
 80094d8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80094dc:	d821      	bhi.n	8009522 <_strtod_l+0xb5a>
 80094de:	a328      	add	r3, pc, #160	@ (adr r3, 8009580 <_strtod_l+0xbb8>)
 80094e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e4:	4630      	mov	r0, r6
 80094e6:	4639      	mov	r1, r7
 80094e8:	f7f7 fb02 	bl	8000af0 <__aeabi_dcmple>
 80094ec:	b1a0      	cbz	r0, 8009518 <_strtod_l+0xb50>
 80094ee:	4639      	mov	r1, r7
 80094f0:	4630      	mov	r0, r6
 80094f2:	f7f7 fb59 	bl	8000ba8 <__aeabi_d2uiz>
 80094f6:	2801      	cmp	r0, #1
 80094f8:	bf38      	it	cc
 80094fa:	2001      	movcc	r0, #1
 80094fc:	f7f7 f802 	bl	8000504 <__aeabi_ui2d>
 8009500:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009502:	4606      	mov	r6, r0
 8009504:	460f      	mov	r7, r1
 8009506:	b9fb      	cbnz	r3, 8009548 <_strtod_l+0xb80>
 8009508:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800950c:	9014      	str	r0, [sp, #80]	@ 0x50
 800950e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009510:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009514:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009518:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800951a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800951e:	1b5b      	subs	r3, r3, r5
 8009520:	9311      	str	r3, [sp, #68]	@ 0x44
 8009522:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009526:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800952a:	f002 fdb1 	bl	800c090 <__ulp>
 800952e:	4650      	mov	r0, sl
 8009530:	ec53 2b10 	vmov	r2, r3, d0
 8009534:	4659      	mov	r1, fp
 8009536:	f7f7 f85f 	bl	80005f8 <__aeabi_dmul>
 800953a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800953e:	f7f6 fea5 	bl	800028c <__adddf3>
 8009542:	4682      	mov	sl, r0
 8009544:	468b      	mov	fp, r1
 8009546:	e770      	b.n	800942a <_strtod_l+0xa62>
 8009548:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800954c:	e7e0      	b.n	8009510 <_strtod_l+0xb48>
 800954e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009588 <_strtod_l+0xbc0>)
 8009550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009554:	f7f7 fac2 	bl	8000adc <__aeabi_dcmplt>
 8009558:	e798      	b.n	800948c <_strtod_l+0xac4>
 800955a:	2300      	movs	r3, #0
 800955c:	930e      	str	r3, [sp, #56]	@ 0x38
 800955e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009560:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009562:	6013      	str	r3, [r2, #0]
 8009564:	f7ff ba6d 	b.w	8008a42 <_strtod_l+0x7a>
 8009568:	2a65      	cmp	r2, #101	@ 0x65
 800956a:	f43f ab68 	beq.w	8008c3e <_strtod_l+0x276>
 800956e:	2a45      	cmp	r2, #69	@ 0x45
 8009570:	f43f ab65 	beq.w	8008c3e <_strtod_l+0x276>
 8009574:	2301      	movs	r3, #1
 8009576:	f7ff bba0 	b.w	8008cba <_strtod_l+0x2f2>
 800957a:	bf00      	nop
 800957c:	f3af 8000 	nop.w
 8009580:	ffc00000 	.word	0xffc00000
 8009584:	41dfffff 	.word	0x41dfffff
 8009588:	94a03595 	.word	0x94a03595
 800958c:	3fcfffff 	.word	0x3fcfffff

08009590 <strtof>:
 8009590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009594:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 8009654 <strtof+0xc4>
 8009598:	4b29      	ldr	r3, [pc, #164]	@ (8009640 <strtof+0xb0>)
 800959a:	460a      	mov	r2, r1
 800959c:	ed2d 8b02 	vpush	{d8}
 80095a0:	4601      	mov	r1, r0
 80095a2:	f8d8 0000 	ldr.w	r0, [r8]
 80095a6:	f7ff fa0f 	bl	80089c8 <_strtod_l>
 80095aa:	ec55 4b10 	vmov	r4, r5, d0
 80095ae:	4622      	mov	r2, r4
 80095b0:	462b      	mov	r3, r5
 80095b2:	4620      	mov	r0, r4
 80095b4:	4629      	mov	r1, r5
 80095b6:	f7f7 fab9 	bl	8000b2c <__aeabi_dcmpun>
 80095ba:	b190      	cbz	r0, 80095e2 <strtof+0x52>
 80095bc:	2d00      	cmp	r5, #0
 80095be:	4821      	ldr	r0, [pc, #132]	@ (8009644 <strtof+0xb4>)
 80095c0:	da09      	bge.n	80095d6 <strtof+0x46>
 80095c2:	f000 ff4d 	bl	800a460 <nanf>
 80095c6:	eeb1 8a40 	vneg.f32	s16, s0
 80095ca:	eeb0 0a48 	vmov.f32	s0, s16
 80095ce:	ecbd 8b02 	vpop	{d8}
 80095d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095d6:	ecbd 8b02 	vpop	{d8}
 80095da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095de:	f000 bf3f 	b.w	800a460 <nanf>
 80095e2:	4620      	mov	r0, r4
 80095e4:	4629      	mov	r1, r5
 80095e6:	f7f7 faff 	bl	8000be8 <__aeabi_d2f>
 80095ea:	ee08 0a10 	vmov	s16, r0
 80095ee:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8009648 <strtof+0xb8>
 80095f2:	eeb0 7ac8 	vabs.f32	s14, s16
 80095f6:	eeb4 7a67 	vcmp.f32	s14, s15
 80095fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095fe:	dd11      	ble.n	8009624 <strtof+0x94>
 8009600:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 8009604:	4b11      	ldr	r3, [pc, #68]	@ (800964c <strtof+0xbc>)
 8009606:	f04f 32ff 	mov.w	r2, #4294967295
 800960a:	4620      	mov	r0, r4
 800960c:	4639      	mov	r1, r7
 800960e:	f7f7 fa8d 	bl	8000b2c <__aeabi_dcmpun>
 8009612:	b980      	cbnz	r0, 8009636 <strtof+0xa6>
 8009614:	4b0d      	ldr	r3, [pc, #52]	@ (800964c <strtof+0xbc>)
 8009616:	f04f 32ff 	mov.w	r2, #4294967295
 800961a:	4620      	mov	r0, r4
 800961c:	4639      	mov	r1, r7
 800961e:	f7f7 fa67 	bl	8000af0 <__aeabi_dcmple>
 8009622:	b940      	cbnz	r0, 8009636 <strtof+0xa6>
 8009624:	ee18 3a10 	vmov	r3, s16
 8009628:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800962c:	d1cd      	bne.n	80095ca <strtof+0x3a>
 800962e:	4b08      	ldr	r3, [pc, #32]	@ (8009650 <strtof+0xc0>)
 8009630:	402b      	ands	r3, r5
 8009632:	2b00      	cmp	r3, #0
 8009634:	d0c9      	beq.n	80095ca <strtof+0x3a>
 8009636:	f8d8 3000 	ldr.w	r3, [r8]
 800963a:	2222      	movs	r2, #34	@ 0x22
 800963c:	601a      	str	r2, [r3, #0]
 800963e:	e7c4      	b.n	80095ca <strtof+0x3a>
 8009640:	20000050 	.word	0x20000050
 8009644:	0800d290 	.word	0x0800d290
 8009648:	7f7fffff 	.word	0x7f7fffff
 800964c:	7fefffff 	.word	0x7fefffff
 8009650:	7ff00000 	.word	0x7ff00000
 8009654:	200001bc 	.word	0x200001bc

08009658 <_strtol_l.isra.0>:
 8009658:	2b24      	cmp	r3, #36	@ 0x24
 800965a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800965e:	4686      	mov	lr, r0
 8009660:	4690      	mov	r8, r2
 8009662:	d801      	bhi.n	8009668 <_strtol_l.isra.0+0x10>
 8009664:	2b01      	cmp	r3, #1
 8009666:	d106      	bne.n	8009676 <_strtol_l.isra.0+0x1e>
 8009668:	f000 feb4 	bl	800a3d4 <__errno>
 800966c:	2316      	movs	r3, #22
 800966e:	6003      	str	r3, [r0, #0]
 8009670:	2000      	movs	r0, #0
 8009672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009676:	4834      	ldr	r0, [pc, #208]	@ (8009748 <_strtol_l.isra.0+0xf0>)
 8009678:	460d      	mov	r5, r1
 800967a:	462a      	mov	r2, r5
 800967c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009680:	5d06      	ldrb	r6, [r0, r4]
 8009682:	f016 0608 	ands.w	r6, r6, #8
 8009686:	d1f8      	bne.n	800967a <_strtol_l.isra.0+0x22>
 8009688:	2c2d      	cmp	r4, #45	@ 0x2d
 800968a:	d110      	bne.n	80096ae <_strtol_l.isra.0+0x56>
 800968c:	782c      	ldrb	r4, [r5, #0]
 800968e:	2601      	movs	r6, #1
 8009690:	1c95      	adds	r5, r2, #2
 8009692:	f033 0210 	bics.w	r2, r3, #16
 8009696:	d115      	bne.n	80096c4 <_strtol_l.isra.0+0x6c>
 8009698:	2c30      	cmp	r4, #48	@ 0x30
 800969a:	d10d      	bne.n	80096b8 <_strtol_l.isra.0+0x60>
 800969c:	782a      	ldrb	r2, [r5, #0]
 800969e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80096a2:	2a58      	cmp	r2, #88	@ 0x58
 80096a4:	d108      	bne.n	80096b8 <_strtol_l.isra.0+0x60>
 80096a6:	786c      	ldrb	r4, [r5, #1]
 80096a8:	3502      	adds	r5, #2
 80096aa:	2310      	movs	r3, #16
 80096ac:	e00a      	b.n	80096c4 <_strtol_l.isra.0+0x6c>
 80096ae:	2c2b      	cmp	r4, #43	@ 0x2b
 80096b0:	bf04      	itt	eq
 80096b2:	782c      	ldrbeq	r4, [r5, #0]
 80096b4:	1c95      	addeq	r5, r2, #2
 80096b6:	e7ec      	b.n	8009692 <_strtol_l.isra.0+0x3a>
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d1f6      	bne.n	80096aa <_strtol_l.isra.0+0x52>
 80096bc:	2c30      	cmp	r4, #48	@ 0x30
 80096be:	bf14      	ite	ne
 80096c0:	230a      	movne	r3, #10
 80096c2:	2308      	moveq	r3, #8
 80096c4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80096c8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80096cc:	2200      	movs	r2, #0
 80096ce:	fbbc f9f3 	udiv	r9, ip, r3
 80096d2:	4610      	mov	r0, r2
 80096d4:	fb03 ca19 	mls	sl, r3, r9, ip
 80096d8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80096dc:	2f09      	cmp	r7, #9
 80096de:	d80f      	bhi.n	8009700 <_strtol_l.isra.0+0xa8>
 80096e0:	463c      	mov	r4, r7
 80096e2:	42a3      	cmp	r3, r4
 80096e4:	dd1b      	ble.n	800971e <_strtol_l.isra.0+0xc6>
 80096e6:	1c57      	adds	r7, r2, #1
 80096e8:	d007      	beq.n	80096fa <_strtol_l.isra.0+0xa2>
 80096ea:	4581      	cmp	r9, r0
 80096ec:	d314      	bcc.n	8009718 <_strtol_l.isra.0+0xc0>
 80096ee:	d101      	bne.n	80096f4 <_strtol_l.isra.0+0x9c>
 80096f0:	45a2      	cmp	sl, r4
 80096f2:	db11      	blt.n	8009718 <_strtol_l.isra.0+0xc0>
 80096f4:	fb00 4003 	mla	r0, r0, r3, r4
 80096f8:	2201      	movs	r2, #1
 80096fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096fe:	e7eb      	b.n	80096d8 <_strtol_l.isra.0+0x80>
 8009700:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009704:	2f19      	cmp	r7, #25
 8009706:	d801      	bhi.n	800970c <_strtol_l.isra.0+0xb4>
 8009708:	3c37      	subs	r4, #55	@ 0x37
 800970a:	e7ea      	b.n	80096e2 <_strtol_l.isra.0+0x8a>
 800970c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009710:	2f19      	cmp	r7, #25
 8009712:	d804      	bhi.n	800971e <_strtol_l.isra.0+0xc6>
 8009714:	3c57      	subs	r4, #87	@ 0x57
 8009716:	e7e4      	b.n	80096e2 <_strtol_l.isra.0+0x8a>
 8009718:	f04f 32ff 	mov.w	r2, #4294967295
 800971c:	e7ed      	b.n	80096fa <_strtol_l.isra.0+0xa2>
 800971e:	1c53      	adds	r3, r2, #1
 8009720:	d108      	bne.n	8009734 <_strtol_l.isra.0+0xdc>
 8009722:	2322      	movs	r3, #34	@ 0x22
 8009724:	f8ce 3000 	str.w	r3, [lr]
 8009728:	4660      	mov	r0, ip
 800972a:	f1b8 0f00 	cmp.w	r8, #0
 800972e:	d0a0      	beq.n	8009672 <_strtol_l.isra.0+0x1a>
 8009730:	1e69      	subs	r1, r5, #1
 8009732:	e006      	b.n	8009742 <_strtol_l.isra.0+0xea>
 8009734:	b106      	cbz	r6, 8009738 <_strtol_l.isra.0+0xe0>
 8009736:	4240      	negs	r0, r0
 8009738:	f1b8 0f00 	cmp.w	r8, #0
 800973c:	d099      	beq.n	8009672 <_strtol_l.isra.0+0x1a>
 800973e:	2a00      	cmp	r2, #0
 8009740:	d1f6      	bne.n	8009730 <_strtol_l.isra.0+0xd8>
 8009742:	f8c8 1000 	str.w	r1, [r8]
 8009746:	e794      	b.n	8009672 <_strtol_l.isra.0+0x1a>
 8009748:	0800d2e9 	.word	0x0800d2e9

0800974c <strtol>:
 800974c:	4613      	mov	r3, r2
 800974e:	460a      	mov	r2, r1
 8009750:	4601      	mov	r1, r0
 8009752:	4802      	ldr	r0, [pc, #8]	@ (800975c <strtol+0x10>)
 8009754:	6800      	ldr	r0, [r0, #0]
 8009756:	f7ff bf7f 	b.w	8009658 <_strtol_l.isra.0>
 800975a:	bf00      	nop
 800975c:	200001bc 	.word	0x200001bc

08009760 <__cvt>:
 8009760:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009764:	ec57 6b10 	vmov	r6, r7, d0
 8009768:	2f00      	cmp	r7, #0
 800976a:	460c      	mov	r4, r1
 800976c:	4619      	mov	r1, r3
 800976e:	463b      	mov	r3, r7
 8009770:	bfbb      	ittet	lt
 8009772:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009776:	461f      	movlt	r7, r3
 8009778:	2300      	movge	r3, #0
 800977a:	232d      	movlt	r3, #45	@ 0x2d
 800977c:	700b      	strb	r3, [r1, #0]
 800977e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009780:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009784:	4691      	mov	r9, r2
 8009786:	f023 0820 	bic.w	r8, r3, #32
 800978a:	bfbc      	itt	lt
 800978c:	4632      	movlt	r2, r6
 800978e:	4616      	movlt	r6, r2
 8009790:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009794:	d005      	beq.n	80097a2 <__cvt+0x42>
 8009796:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800979a:	d100      	bne.n	800979e <__cvt+0x3e>
 800979c:	3401      	adds	r4, #1
 800979e:	2102      	movs	r1, #2
 80097a0:	e000      	b.n	80097a4 <__cvt+0x44>
 80097a2:	2103      	movs	r1, #3
 80097a4:	ab03      	add	r3, sp, #12
 80097a6:	9301      	str	r3, [sp, #4]
 80097a8:	ab02      	add	r3, sp, #8
 80097aa:	9300      	str	r3, [sp, #0]
 80097ac:	ec47 6b10 	vmov	d0, r6, r7
 80097b0:	4653      	mov	r3, sl
 80097b2:	4622      	mov	r2, r4
 80097b4:	f000 fee4 	bl	800a580 <_dtoa_r>
 80097b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80097bc:	4605      	mov	r5, r0
 80097be:	d119      	bne.n	80097f4 <__cvt+0x94>
 80097c0:	f019 0f01 	tst.w	r9, #1
 80097c4:	d00e      	beq.n	80097e4 <__cvt+0x84>
 80097c6:	eb00 0904 	add.w	r9, r0, r4
 80097ca:	2200      	movs	r2, #0
 80097cc:	2300      	movs	r3, #0
 80097ce:	4630      	mov	r0, r6
 80097d0:	4639      	mov	r1, r7
 80097d2:	f7f7 f979 	bl	8000ac8 <__aeabi_dcmpeq>
 80097d6:	b108      	cbz	r0, 80097dc <__cvt+0x7c>
 80097d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80097dc:	2230      	movs	r2, #48	@ 0x30
 80097de:	9b03      	ldr	r3, [sp, #12]
 80097e0:	454b      	cmp	r3, r9
 80097e2:	d31e      	bcc.n	8009822 <__cvt+0xc2>
 80097e4:	9b03      	ldr	r3, [sp, #12]
 80097e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80097e8:	1b5b      	subs	r3, r3, r5
 80097ea:	4628      	mov	r0, r5
 80097ec:	6013      	str	r3, [r2, #0]
 80097ee:	b004      	add	sp, #16
 80097f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80097f8:	eb00 0904 	add.w	r9, r0, r4
 80097fc:	d1e5      	bne.n	80097ca <__cvt+0x6a>
 80097fe:	7803      	ldrb	r3, [r0, #0]
 8009800:	2b30      	cmp	r3, #48	@ 0x30
 8009802:	d10a      	bne.n	800981a <__cvt+0xba>
 8009804:	2200      	movs	r2, #0
 8009806:	2300      	movs	r3, #0
 8009808:	4630      	mov	r0, r6
 800980a:	4639      	mov	r1, r7
 800980c:	f7f7 f95c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009810:	b918      	cbnz	r0, 800981a <__cvt+0xba>
 8009812:	f1c4 0401 	rsb	r4, r4, #1
 8009816:	f8ca 4000 	str.w	r4, [sl]
 800981a:	f8da 3000 	ldr.w	r3, [sl]
 800981e:	4499      	add	r9, r3
 8009820:	e7d3      	b.n	80097ca <__cvt+0x6a>
 8009822:	1c59      	adds	r1, r3, #1
 8009824:	9103      	str	r1, [sp, #12]
 8009826:	701a      	strb	r2, [r3, #0]
 8009828:	e7d9      	b.n	80097de <__cvt+0x7e>

0800982a <__exponent>:
 800982a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800982c:	2900      	cmp	r1, #0
 800982e:	bfba      	itte	lt
 8009830:	4249      	neglt	r1, r1
 8009832:	232d      	movlt	r3, #45	@ 0x2d
 8009834:	232b      	movge	r3, #43	@ 0x2b
 8009836:	2909      	cmp	r1, #9
 8009838:	7002      	strb	r2, [r0, #0]
 800983a:	7043      	strb	r3, [r0, #1]
 800983c:	dd29      	ble.n	8009892 <__exponent+0x68>
 800983e:	f10d 0307 	add.w	r3, sp, #7
 8009842:	461d      	mov	r5, r3
 8009844:	270a      	movs	r7, #10
 8009846:	461a      	mov	r2, r3
 8009848:	fbb1 f6f7 	udiv	r6, r1, r7
 800984c:	fb07 1416 	mls	r4, r7, r6, r1
 8009850:	3430      	adds	r4, #48	@ 0x30
 8009852:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009856:	460c      	mov	r4, r1
 8009858:	2c63      	cmp	r4, #99	@ 0x63
 800985a:	f103 33ff 	add.w	r3, r3, #4294967295
 800985e:	4631      	mov	r1, r6
 8009860:	dcf1      	bgt.n	8009846 <__exponent+0x1c>
 8009862:	3130      	adds	r1, #48	@ 0x30
 8009864:	1e94      	subs	r4, r2, #2
 8009866:	f803 1c01 	strb.w	r1, [r3, #-1]
 800986a:	1c41      	adds	r1, r0, #1
 800986c:	4623      	mov	r3, r4
 800986e:	42ab      	cmp	r3, r5
 8009870:	d30a      	bcc.n	8009888 <__exponent+0x5e>
 8009872:	f10d 0309 	add.w	r3, sp, #9
 8009876:	1a9b      	subs	r3, r3, r2
 8009878:	42ac      	cmp	r4, r5
 800987a:	bf88      	it	hi
 800987c:	2300      	movhi	r3, #0
 800987e:	3302      	adds	r3, #2
 8009880:	4403      	add	r3, r0
 8009882:	1a18      	subs	r0, r3, r0
 8009884:	b003      	add	sp, #12
 8009886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009888:	f813 6b01 	ldrb.w	r6, [r3], #1
 800988c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009890:	e7ed      	b.n	800986e <__exponent+0x44>
 8009892:	2330      	movs	r3, #48	@ 0x30
 8009894:	3130      	adds	r1, #48	@ 0x30
 8009896:	7083      	strb	r3, [r0, #2]
 8009898:	70c1      	strb	r1, [r0, #3]
 800989a:	1d03      	adds	r3, r0, #4
 800989c:	e7f1      	b.n	8009882 <__exponent+0x58>
	...

080098a0 <_printf_float>:
 80098a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a4:	b08d      	sub	sp, #52	@ 0x34
 80098a6:	460c      	mov	r4, r1
 80098a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80098ac:	4616      	mov	r6, r2
 80098ae:	461f      	mov	r7, r3
 80098b0:	4605      	mov	r5, r0
 80098b2:	f000 fd45 	bl	800a340 <_localeconv_r>
 80098b6:	6803      	ldr	r3, [r0, #0]
 80098b8:	9304      	str	r3, [sp, #16]
 80098ba:	4618      	mov	r0, r3
 80098bc:	f7f6 fcd8 	bl	8000270 <strlen>
 80098c0:	2300      	movs	r3, #0
 80098c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80098c4:	f8d8 3000 	ldr.w	r3, [r8]
 80098c8:	9005      	str	r0, [sp, #20]
 80098ca:	3307      	adds	r3, #7
 80098cc:	f023 0307 	bic.w	r3, r3, #7
 80098d0:	f103 0208 	add.w	r2, r3, #8
 80098d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80098d8:	f8d4 b000 	ldr.w	fp, [r4]
 80098dc:	f8c8 2000 	str.w	r2, [r8]
 80098e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80098e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80098e8:	9307      	str	r3, [sp, #28]
 80098ea:	f8cd 8018 	str.w	r8, [sp, #24]
 80098ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80098f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098f6:	4b9c      	ldr	r3, [pc, #624]	@ (8009b68 <_printf_float+0x2c8>)
 80098f8:	f04f 32ff 	mov.w	r2, #4294967295
 80098fc:	f7f7 f916 	bl	8000b2c <__aeabi_dcmpun>
 8009900:	bb70      	cbnz	r0, 8009960 <_printf_float+0xc0>
 8009902:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009906:	4b98      	ldr	r3, [pc, #608]	@ (8009b68 <_printf_float+0x2c8>)
 8009908:	f04f 32ff 	mov.w	r2, #4294967295
 800990c:	f7f7 f8f0 	bl	8000af0 <__aeabi_dcmple>
 8009910:	bb30      	cbnz	r0, 8009960 <_printf_float+0xc0>
 8009912:	2200      	movs	r2, #0
 8009914:	2300      	movs	r3, #0
 8009916:	4640      	mov	r0, r8
 8009918:	4649      	mov	r1, r9
 800991a:	f7f7 f8df 	bl	8000adc <__aeabi_dcmplt>
 800991e:	b110      	cbz	r0, 8009926 <_printf_float+0x86>
 8009920:	232d      	movs	r3, #45	@ 0x2d
 8009922:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009926:	4a91      	ldr	r2, [pc, #580]	@ (8009b6c <_printf_float+0x2cc>)
 8009928:	4b91      	ldr	r3, [pc, #580]	@ (8009b70 <_printf_float+0x2d0>)
 800992a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800992e:	bf8c      	ite	hi
 8009930:	4690      	movhi	r8, r2
 8009932:	4698      	movls	r8, r3
 8009934:	2303      	movs	r3, #3
 8009936:	6123      	str	r3, [r4, #16]
 8009938:	f02b 0304 	bic.w	r3, fp, #4
 800993c:	6023      	str	r3, [r4, #0]
 800993e:	f04f 0900 	mov.w	r9, #0
 8009942:	9700      	str	r7, [sp, #0]
 8009944:	4633      	mov	r3, r6
 8009946:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009948:	4621      	mov	r1, r4
 800994a:	4628      	mov	r0, r5
 800994c:	f000 f9d2 	bl	8009cf4 <_printf_common>
 8009950:	3001      	adds	r0, #1
 8009952:	f040 808d 	bne.w	8009a70 <_printf_float+0x1d0>
 8009956:	f04f 30ff 	mov.w	r0, #4294967295
 800995a:	b00d      	add	sp, #52	@ 0x34
 800995c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009960:	4642      	mov	r2, r8
 8009962:	464b      	mov	r3, r9
 8009964:	4640      	mov	r0, r8
 8009966:	4649      	mov	r1, r9
 8009968:	f7f7 f8e0 	bl	8000b2c <__aeabi_dcmpun>
 800996c:	b140      	cbz	r0, 8009980 <_printf_float+0xe0>
 800996e:	464b      	mov	r3, r9
 8009970:	2b00      	cmp	r3, #0
 8009972:	bfbc      	itt	lt
 8009974:	232d      	movlt	r3, #45	@ 0x2d
 8009976:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800997a:	4a7e      	ldr	r2, [pc, #504]	@ (8009b74 <_printf_float+0x2d4>)
 800997c:	4b7e      	ldr	r3, [pc, #504]	@ (8009b78 <_printf_float+0x2d8>)
 800997e:	e7d4      	b.n	800992a <_printf_float+0x8a>
 8009980:	6863      	ldr	r3, [r4, #4]
 8009982:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009986:	9206      	str	r2, [sp, #24]
 8009988:	1c5a      	adds	r2, r3, #1
 800998a:	d13b      	bne.n	8009a04 <_printf_float+0x164>
 800998c:	2306      	movs	r3, #6
 800998e:	6063      	str	r3, [r4, #4]
 8009990:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009994:	2300      	movs	r3, #0
 8009996:	6022      	str	r2, [r4, #0]
 8009998:	9303      	str	r3, [sp, #12]
 800999a:	ab0a      	add	r3, sp, #40	@ 0x28
 800999c:	e9cd a301 	strd	sl, r3, [sp, #4]
 80099a0:	ab09      	add	r3, sp, #36	@ 0x24
 80099a2:	9300      	str	r3, [sp, #0]
 80099a4:	6861      	ldr	r1, [r4, #4]
 80099a6:	ec49 8b10 	vmov	d0, r8, r9
 80099aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80099ae:	4628      	mov	r0, r5
 80099b0:	f7ff fed6 	bl	8009760 <__cvt>
 80099b4:	9b06      	ldr	r3, [sp, #24]
 80099b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80099b8:	2b47      	cmp	r3, #71	@ 0x47
 80099ba:	4680      	mov	r8, r0
 80099bc:	d129      	bne.n	8009a12 <_printf_float+0x172>
 80099be:	1cc8      	adds	r0, r1, #3
 80099c0:	db02      	blt.n	80099c8 <_printf_float+0x128>
 80099c2:	6863      	ldr	r3, [r4, #4]
 80099c4:	4299      	cmp	r1, r3
 80099c6:	dd41      	ble.n	8009a4c <_printf_float+0x1ac>
 80099c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80099cc:	fa5f fa8a 	uxtb.w	sl, sl
 80099d0:	3901      	subs	r1, #1
 80099d2:	4652      	mov	r2, sl
 80099d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80099d8:	9109      	str	r1, [sp, #36]	@ 0x24
 80099da:	f7ff ff26 	bl	800982a <__exponent>
 80099de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80099e0:	1813      	adds	r3, r2, r0
 80099e2:	2a01      	cmp	r2, #1
 80099e4:	4681      	mov	r9, r0
 80099e6:	6123      	str	r3, [r4, #16]
 80099e8:	dc02      	bgt.n	80099f0 <_printf_float+0x150>
 80099ea:	6822      	ldr	r2, [r4, #0]
 80099ec:	07d2      	lsls	r2, r2, #31
 80099ee:	d501      	bpl.n	80099f4 <_printf_float+0x154>
 80099f0:	3301      	adds	r3, #1
 80099f2:	6123      	str	r3, [r4, #16]
 80099f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d0a2      	beq.n	8009942 <_printf_float+0xa2>
 80099fc:	232d      	movs	r3, #45	@ 0x2d
 80099fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a02:	e79e      	b.n	8009942 <_printf_float+0xa2>
 8009a04:	9a06      	ldr	r2, [sp, #24]
 8009a06:	2a47      	cmp	r2, #71	@ 0x47
 8009a08:	d1c2      	bne.n	8009990 <_printf_float+0xf0>
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d1c0      	bne.n	8009990 <_printf_float+0xf0>
 8009a0e:	2301      	movs	r3, #1
 8009a10:	e7bd      	b.n	800998e <_printf_float+0xee>
 8009a12:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009a16:	d9db      	bls.n	80099d0 <_printf_float+0x130>
 8009a18:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009a1c:	d118      	bne.n	8009a50 <_printf_float+0x1b0>
 8009a1e:	2900      	cmp	r1, #0
 8009a20:	6863      	ldr	r3, [r4, #4]
 8009a22:	dd0b      	ble.n	8009a3c <_printf_float+0x19c>
 8009a24:	6121      	str	r1, [r4, #16]
 8009a26:	b913      	cbnz	r3, 8009a2e <_printf_float+0x18e>
 8009a28:	6822      	ldr	r2, [r4, #0]
 8009a2a:	07d0      	lsls	r0, r2, #31
 8009a2c:	d502      	bpl.n	8009a34 <_printf_float+0x194>
 8009a2e:	3301      	adds	r3, #1
 8009a30:	440b      	add	r3, r1
 8009a32:	6123      	str	r3, [r4, #16]
 8009a34:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009a36:	f04f 0900 	mov.w	r9, #0
 8009a3a:	e7db      	b.n	80099f4 <_printf_float+0x154>
 8009a3c:	b913      	cbnz	r3, 8009a44 <_printf_float+0x1a4>
 8009a3e:	6822      	ldr	r2, [r4, #0]
 8009a40:	07d2      	lsls	r2, r2, #31
 8009a42:	d501      	bpl.n	8009a48 <_printf_float+0x1a8>
 8009a44:	3302      	adds	r3, #2
 8009a46:	e7f4      	b.n	8009a32 <_printf_float+0x192>
 8009a48:	2301      	movs	r3, #1
 8009a4a:	e7f2      	b.n	8009a32 <_printf_float+0x192>
 8009a4c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009a50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a52:	4299      	cmp	r1, r3
 8009a54:	db05      	blt.n	8009a62 <_printf_float+0x1c2>
 8009a56:	6823      	ldr	r3, [r4, #0]
 8009a58:	6121      	str	r1, [r4, #16]
 8009a5a:	07d8      	lsls	r0, r3, #31
 8009a5c:	d5ea      	bpl.n	8009a34 <_printf_float+0x194>
 8009a5e:	1c4b      	adds	r3, r1, #1
 8009a60:	e7e7      	b.n	8009a32 <_printf_float+0x192>
 8009a62:	2900      	cmp	r1, #0
 8009a64:	bfd4      	ite	le
 8009a66:	f1c1 0202 	rsble	r2, r1, #2
 8009a6a:	2201      	movgt	r2, #1
 8009a6c:	4413      	add	r3, r2
 8009a6e:	e7e0      	b.n	8009a32 <_printf_float+0x192>
 8009a70:	6823      	ldr	r3, [r4, #0]
 8009a72:	055a      	lsls	r2, r3, #21
 8009a74:	d407      	bmi.n	8009a86 <_printf_float+0x1e6>
 8009a76:	6923      	ldr	r3, [r4, #16]
 8009a78:	4642      	mov	r2, r8
 8009a7a:	4631      	mov	r1, r6
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	47b8      	blx	r7
 8009a80:	3001      	adds	r0, #1
 8009a82:	d12b      	bne.n	8009adc <_printf_float+0x23c>
 8009a84:	e767      	b.n	8009956 <_printf_float+0xb6>
 8009a86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009a8a:	f240 80dd 	bls.w	8009c48 <_printf_float+0x3a8>
 8009a8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009a92:	2200      	movs	r2, #0
 8009a94:	2300      	movs	r3, #0
 8009a96:	f7f7 f817 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a9a:	2800      	cmp	r0, #0
 8009a9c:	d033      	beq.n	8009b06 <_printf_float+0x266>
 8009a9e:	4a37      	ldr	r2, [pc, #220]	@ (8009b7c <_printf_float+0x2dc>)
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	4631      	mov	r1, r6
 8009aa4:	4628      	mov	r0, r5
 8009aa6:	47b8      	blx	r7
 8009aa8:	3001      	adds	r0, #1
 8009aaa:	f43f af54 	beq.w	8009956 <_printf_float+0xb6>
 8009aae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009ab2:	4543      	cmp	r3, r8
 8009ab4:	db02      	blt.n	8009abc <_printf_float+0x21c>
 8009ab6:	6823      	ldr	r3, [r4, #0]
 8009ab8:	07d8      	lsls	r0, r3, #31
 8009aba:	d50f      	bpl.n	8009adc <_printf_float+0x23c>
 8009abc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ac0:	4631      	mov	r1, r6
 8009ac2:	4628      	mov	r0, r5
 8009ac4:	47b8      	blx	r7
 8009ac6:	3001      	adds	r0, #1
 8009ac8:	f43f af45 	beq.w	8009956 <_printf_float+0xb6>
 8009acc:	f04f 0900 	mov.w	r9, #0
 8009ad0:	f108 38ff 	add.w	r8, r8, #4294967295
 8009ad4:	f104 0a1a 	add.w	sl, r4, #26
 8009ad8:	45c8      	cmp	r8, r9
 8009ada:	dc09      	bgt.n	8009af0 <_printf_float+0x250>
 8009adc:	6823      	ldr	r3, [r4, #0]
 8009ade:	079b      	lsls	r3, r3, #30
 8009ae0:	f100 8103 	bmi.w	8009cea <_printf_float+0x44a>
 8009ae4:	68e0      	ldr	r0, [r4, #12]
 8009ae6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ae8:	4298      	cmp	r0, r3
 8009aea:	bfb8      	it	lt
 8009aec:	4618      	movlt	r0, r3
 8009aee:	e734      	b.n	800995a <_printf_float+0xba>
 8009af0:	2301      	movs	r3, #1
 8009af2:	4652      	mov	r2, sl
 8009af4:	4631      	mov	r1, r6
 8009af6:	4628      	mov	r0, r5
 8009af8:	47b8      	blx	r7
 8009afa:	3001      	adds	r0, #1
 8009afc:	f43f af2b 	beq.w	8009956 <_printf_float+0xb6>
 8009b00:	f109 0901 	add.w	r9, r9, #1
 8009b04:	e7e8      	b.n	8009ad8 <_printf_float+0x238>
 8009b06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	dc39      	bgt.n	8009b80 <_printf_float+0x2e0>
 8009b0c:	4a1b      	ldr	r2, [pc, #108]	@ (8009b7c <_printf_float+0x2dc>)
 8009b0e:	2301      	movs	r3, #1
 8009b10:	4631      	mov	r1, r6
 8009b12:	4628      	mov	r0, r5
 8009b14:	47b8      	blx	r7
 8009b16:	3001      	adds	r0, #1
 8009b18:	f43f af1d 	beq.w	8009956 <_printf_float+0xb6>
 8009b1c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009b20:	ea59 0303 	orrs.w	r3, r9, r3
 8009b24:	d102      	bne.n	8009b2c <_printf_float+0x28c>
 8009b26:	6823      	ldr	r3, [r4, #0]
 8009b28:	07d9      	lsls	r1, r3, #31
 8009b2a:	d5d7      	bpl.n	8009adc <_printf_float+0x23c>
 8009b2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b30:	4631      	mov	r1, r6
 8009b32:	4628      	mov	r0, r5
 8009b34:	47b8      	blx	r7
 8009b36:	3001      	adds	r0, #1
 8009b38:	f43f af0d 	beq.w	8009956 <_printf_float+0xb6>
 8009b3c:	f04f 0a00 	mov.w	sl, #0
 8009b40:	f104 0b1a 	add.w	fp, r4, #26
 8009b44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b46:	425b      	negs	r3, r3
 8009b48:	4553      	cmp	r3, sl
 8009b4a:	dc01      	bgt.n	8009b50 <_printf_float+0x2b0>
 8009b4c:	464b      	mov	r3, r9
 8009b4e:	e793      	b.n	8009a78 <_printf_float+0x1d8>
 8009b50:	2301      	movs	r3, #1
 8009b52:	465a      	mov	r2, fp
 8009b54:	4631      	mov	r1, r6
 8009b56:	4628      	mov	r0, r5
 8009b58:	47b8      	blx	r7
 8009b5a:	3001      	adds	r0, #1
 8009b5c:	f43f aefb 	beq.w	8009956 <_printf_float+0xb6>
 8009b60:	f10a 0a01 	add.w	sl, sl, #1
 8009b64:	e7ee      	b.n	8009b44 <_printf_float+0x2a4>
 8009b66:	bf00      	nop
 8009b68:	7fefffff 	.word	0x7fefffff
 8009b6c:	0800d0c6 	.word	0x0800d0c6
 8009b70:	0800d0c2 	.word	0x0800d0c2
 8009b74:	0800d0ce 	.word	0x0800d0ce
 8009b78:	0800d0ca 	.word	0x0800d0ca
 8009b7c:	0800d0d2 	.word	0x0800d0d2
 8009b80:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009b82:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009b86:	4553      	cmp	r3, sl
 8009b88:	bfa8      	it	ge
 8009b8a:	4653      	movge	r3, sl
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	4699      	mov	r9, r3
 8009b90:	dc36      	bgt.n	8009c00 <_printf_float+0x360>
 8009b92:	f04f 0b00 	mov.w	fp, #0
 8009b96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b9a:	f104 021a 	add.w	r2, r4, #26
 8009b9e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ba0:	9306      	str	r3, [sp, #24]
 8009ba2:	eba3 0309 	sub.w	r3, r3, r9
 8009ba6:	455b      	cmp	r3, fp
 8009ba8:	dc31      	bgt.n	8009c0e <_printf_float+0x36e>
 8009baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bac:	459a      	cmp	sl, r3
 8009bae:	dc3a      	bgt.n	8009c26 <_printf_float+0x386>
 8009bb0:	6823      	ldr	r3, [r4, #0]
 8009bb2:	07da      	lsls	r2, r3, #31
 8009bb4:	d437      	bmi.n	8009c26 <_printf_float+0x386>
 8009bb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bb8:	ebaa 0903 	sub.w	r9, sl, r3
 8009bbc:	9b06      	ldr	r3, [sp, #24]
 8009bbe:	ebaa 0303 	sub.w	r3, sl, r3
 8009bc2:	4599      	cmp	r9, r3
 8009bc4:	bfa8      	it	ge
 8009bc6:	4699      	movge	r9, r3
 8009bc8:	f1b9 0f00 	cmp.w	r9, #0
 8009bcc:	dc33      	bgt.n	8009c36 <_printf_float+0x396>
 8009bce:	f04f 0800 	mov.w	r8, #0
 8009bd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009bd6:	f104 0b1a 	add.w	fp, r4, #26
 8009bda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bdc:	ebaa 0303 	sub.w	r3, sl, r3
 8009be0:	eba3 0309 	sub.w	r3, r3, r9
 8009be4:	4543      	cmp	r3, r8
 8009be6:	f77f af79 	ble.w	8009adc <_printf_float+0x23c>
 8009bea:	2301      	movs	r3, #1
 8009bec:	465a      	mov	r2, fp
 8009bee:	4631      	mov	r1, r6
 8009bf0:	4628      	mov	r0, r5
 8009bf2:	47b8      	blx	r7
 8009bf4:	3001      	adds	r0, #1
 8009bf6:	f43f aeae 	beq.w	8009956 <_printf_float+0xb6>
 8009bfa:	f108 0801 	add.w	r8, r8, #1
 8009bfe:	e7ec      	b.n	8009bda <_printf_float+0x33a>
 8009c00:	4642      	mov	r2, r8
 8009c02:	4631      	mov	r1, r6
 8009c04:	4628      	mov	r0, r5
 8009c06:	47b8      	blx	r7
 8009c08:	3001      	adds	r0, #1
 8009c0a:	d1c2      	bne.n	8009b92 <_printf_float+0x2f2>
 8009c0c:	e6a3      	b.n	8009956 <_printf_float+0xb6>
 8009c0e:	2301      	movs	r3, #1
 8009c10:	4631      	mov	r1, r6
 8009c12:	4628      	mov	r0, r5
 8009c14:	9206      	str	r2, [sp, #24]
 8009c16:	47b8      	blx	r7
 8009c18:	3001      	adds	r0, #1
 8009c1a:	f43f ae9c 	beq.w	8009956 <_printf_float+0xb6>
 8009c1e:	9a06      	ldr	r2, [sp, #24]
 8009c20:	f10b 0b01 	add.w	fp, fp, #1
 8009c24:	e7bb      	b.n	8009b9e <_printf_float+0x2fe>
 8009c26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c2a:	4631      	mov	r1, r6
 8009c2c:	4628      	mov	r0, r5
 8009c2e:	47b8      	blx	r7
 8009c30:	3001      	adds	r0, #1
 8009c32:	d1c0      	bne.n	8009bb6 <_printf_float+0x316>
 8009c34:	e68f      	b.n	8009956 <_printf_float+0xb6>
 8009c36:	9a06      	ldr	r2, [sp, #24]
 8009c38:	464b      	mov	r3, r9
 8009c3a:	4442      	add	r2, r8
 8009c3c:	4631      	mov	r1, r6
 8009c3e:	4628      	mov	r0, r5
 8009c40:	47b8      	blx	r7
 8009c42:	3001      	adds	r0, #1
 8009c44:	d1c3      	bne.n	8009bce <_printf_float+0x32e>
 8009c46:	e686      	b.n	8009956 <_printf_float+0xb6>
 8009c48:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009c4c:	f1ba 0f01 	cmp.w	sl, #1
 8009c50:	dc01      	bgt.n	8009c56 <_printf_float+0x3b6>
 8009c52:	07db      	lsls	r3, r3, #31
 8009c54:	d536      	bpl.n	8009cc4 <_printf_float+0x424>
 8009c56:	2301      	movs	r3, #1
 8009c58:	4642      	mov	r2, r8
 8009c5a:	4631      	mov	r1, r6
 8009c5c:	4628      	mov	r0, r5
 8009c5e:	47b8      	blx	r7
 8009c60:	3001      	adds	r0, #1
 8009c62:	f43f ae78 	beq.w	8009956 <_printf_float+0xb6>
 8009c66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c6a:	4631      	mov	r1, r6
 8009c6c:	4628      	mov	r0, r5
 8009c6e:	47b8      	blx	r7
 8009c70:	3001      	adds	r0, #1
 8009c72:	f43f ae70 	beq.w	8009956 <_printf_float+0xb6>
 8009c76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009c82:	f7f6 ff21 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c86:	b9c0      	cbnz	r0, 8009cba <_printf_float+0x41a>
 8009c88:	4653      	mov	r3, sl
 8009c8a:	f108 0201 	add.w	r2, r8, #1
 8009c8e:	4631      	mov	r1, r6
 8009c90:	4628      	mov	r0, r5
 8009c92:	47b8      	blx	r7
 8009c94:	3001      	adds	r0, #1
 8009c96:	d10c      	bne.n	8009cb2 <_printf_float+0x412>
 8009c98:	e65d      	b.n	8009956 <_printf_float+0xb6>
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	465a      	mov	r2, fp
 8009c9e:	4631      	mov	r1, r6
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	47b8      	blx	r7
 8009ca4:	3001      	adds	r0, #1
 8009ca6:	f43f ae56 	beq.w	8009956 <_printf_float+0xb6>
 8009caa:	f108 0801 	add.w	r8, r8, #1
 8009cae:	45d0      	cmp	r8, sl
 8009cb0:	dbf3      	blt.n	8009c9a <_printf_float+0x3fa>
 8009cb2:	464b      	mov	r3, r9
 8009cb4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009cb8:	e6df      	b.n	8009a7a <_printf_float+0x1da>
 8009cba:	f04f 0800 	mov.w	r8, #0
 8009cbe:	f104 0b1a 	add.w	fp, r4, #26
 8009cc2:	e7f4      	b.n	8009cae <_printf_float+0x40e>
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	4642      	mov	r2, r8
 8009cc8:	e7e1      	b.n	8009c8e <_printf_float+0x3ee>
 8009cca:	2301      	movs	r3, #1
 8009ccc:	464a      	mov	r2, r9
 8009cce:	4631      	mov	r1, r6
 8009cd0:	4628      	mov	r0, r5
 8009cd2:	47b8      	blx	r7
 8009cd4:	3001      	adds	r0, #1
 8009cd6:	f43f ae3e 	beq.w	8009956 <_printf_float+0xb6>
 8009cda:	f108 0801 	add.w	r8, r8, #1
 8009cde:	68e3      	ldr	r3, [r4, #12]
 8009ce0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009ce2:	1a5b      	subs	r3, r3, r1
 8009ce4:	4543      	cmp	r3, r8
 8009ce6:	dcf0      	bgt.n	8009cca <_printf_float+0x42a>
 8009ce8:	e6fc      	b.n	8009ae4 <_printf_float+0x244>
 8009cea:	f04f 0800 	mov.w	r8, #0
 8009cee:	f104 0919 	add.w	r9, r4, #25
 8009cf2:	e7f4      	b.n	8009cde <_printf_float+0x43e>

08009cf4 <_printf_common>:
 8009cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cf8:	4616      	mov	r6, r2
 8009cfa:	4698      	mov	r8, r3
 8009cfc:	688a      	ldr	r2, [r1, #8]
 8009cfe:	690b      	ldr	r3, [r1, #16]
 8009d00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d04:	4293      	cmp	r3, r2
 8009d06:	bfb8      	it	lt
 8009d08:	4613      	movlt	r3, r2
 8009d0a:	6033      	str	r3, [r6, #0]
 8009d0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d10:	4607      	mov	r7, r0
 8009d12:	460c      	mov	r4, r1
 8009d14:	b10a      	cbz	r2, 8009d1a <_printf_common+0x26>
 8009d16:	3301      	adds	r3, #1
 8009d18:	6033      	str	r3, [r6, #0]
 8009d1a:	6823      	ldr	r3, [r4, #0]
 8009d1c:	0699      	lsls	r1, r3, #26
 8009d1e:	bf42      	ittt	mi
 8009d20:	6833      	ldrmi	r3, [r6, #0]
 8009d22:	3302      	addmi	r3, #2
 8009d24:	6033      	strmi	r3, [r6, #0]
 8009d26:	6825      	ldr	r5, [r4, #0]
 8009d28:	f015 0506 	ands.w	r5, r5, #6
 8009d2c:	d106      	bne.n	8009d3c <_printf_common+0x48>
 8009d2e:	f104 0a19 	add.w	sl, r4, #25
 8009d32:	68e3      	ldr	r3, [r4, #12]
 8009d34:	6832      	ldr	r2, [r6, #0]
 8009d36:	1a9b      	subs	r3, r3, r2
 8009d38:	42ab      	cmp	r3, r5
 8009d3a:	dc26      	bgt.n	8009d8a <_printf_common+0x96>
 8009d3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009d40:	6822      	ldr	r2, [r4, #0]
 8009d42:	3b00      	subs	r3, #0
 8009d44:	bf18      	it	ne
 8009d46:	2301      	movne	r3, #1
 8009d48:	0692      	lsls	r2, r2, #26
 8009d4a:	d42b      	bmi.n	8009da4 <_printf_common+0xb0>
 8009d4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009d50:	4641      	mov	r1, r8
 8009d52:	4638      	mov	r0, r7
 8009d54:	47c8      	blx	r9
 8009d56:	3001      	adds	r0, #1
 8009d58:	d01e      	beq.n	8009d98 <_printf_common+0xa4>
 8009d5a:	6823      	ldr	r3, [r4, #0]
 8009d5c:	6922      	ldr	r2, [r4, #16]
 8009d5e:	f003 0306 	and.w	r3, r3, #6
 8009d62:	2b04      	cmp	r3, #4
 8009d64:	bf02      	ittt	eq
 8009d66:	68e5      	ldreq	r5, [r4, #12]
 8009d68:	6833      	ldreq	r3, [r6, #0]
 8009d6a:	1aed      	subeq	r5, r5, r3
 8009d6c:	68a3      	ldr	r3, [r4, #8]
 8009d6e:	bf0c      	ite	eq
 8009d70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d74:	2500      	movne	r5, #0
 8009d76:	4293      	cmp	r3, r2
 8009d78:	bfc4      	itt	gt
 8009d7a:	1a9b      	subgt	r3, r3, r2
 8009d7c:	18ed      	addgt	r5, r5, r3
 8009d7e:	2600      	movs	r6, #0
 8009d80:	341a      	adds	r4, #26
 8009d82:	42b5      	cmp	r5, r6
 8009d84:	d11a      	bne.n	8009dbc <_printf_common+0xc8>
 8009d86:	2000      	movs	r0, #0
 8009d88:	e008      	b.n	8009d9c <_printf_common+0xa8>
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	4652      	mov	r2, sl
 8009d8e:	4641      	mov	r1, r8
 8009d90:	4638      	mov	r0, r7
 8009d92:	47c8      	blx	r9
 8009d94:	3001      	adds	r0, #1
 8009d96:	d103      	bne.n	8009da0 <_printf_common+0xac>
 8009d98:	f04f 30ff 	mov.w	r0, #4294967295
 8009d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009da0:	3501      	adds	r5, #1
 8009da2:	e7c6      	b.n	8009d32 <_printf_common+0x3e>
 8009da4:	18e1      	adds	r1, r4, r3
 8009da6:	1c5a      	adds	r2, r3, #1
 8009da8:	2030      	movs	r0, #48	@ 0x30
 8009daa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009dae:	4422      	add	r2, r4
 8009db0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009db4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009db8:	3302      	adds	r3, #2
 8009dba:	e7c7      	b.n	8009d4c <_printf_common+0x58>
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	4622      	mov	r2, r4
 8009dc0:	4641      	mov	r1, r8
 8009dc2:	4638      	mov	r0, r7
 8009dc4:	47c8      	blx	r9
 8009dc6:	3001      	adds	r0, #1
 8009dc8:	d0e6      	beq.n	8009d98 <_printf_common+0xa4>
 8009dca:	3601      	adds	r6, #1
 8009dcc:	e7d9      	b.n	8009d82 <_printf_common+0x8e>
	...

08009dd0 <_printf_i>:
 8009dd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009dd4:	7e0f      	ldrb	r7, [r1, #24]
 8009dd6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009dd8:	2f78      	cmp	r7, #120	@ 0x78
 8009dda:	4691      	mov	r9, r2
 8009ddc:	4680      	mov	r8, r0
 8009dde:	460c      	mov	r4, r1
 8009de0:	469a      	mov	sl, r3
 8009de2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009de6:	d807      	bhi.n	8009df8 <_printf_i+0x28>
 8009de8:	2f62      	cmp	r7, #98	@ 0x62
 8009dea:	d80a      	bhi.n	8009e02 <_printf_i+0x32>
 8009dec:	2f00      	cmp	r7, #0
 8009dee:	f000 80d1 	beq.w	8009f94 <_printf_i+0x1c4>
 8009df2:	2f58      	cmp	r7, #88	@ 0x58
 8009df4:	f000 80b8 	beq.w	8009f68 <_printf_i+0x198>
 8009df8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009dfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e00:	e03a      	b.n	8009e78 <_printf_i+0xa8>
 8009e02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e06:	2b15      	cmp	r3, #21
 8009e08:	d8f6      	bhi.n	8009df8 <_printf_i+0x28>
 8009e0a:	a101      	add	r1, pc, #4	@ (adr r1, 8009e10 <_printf_i+0x40>)
 8009e0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e10:	08009e69 	.word	0x08009e69
 8009e14:	08009e7d 	.word	0x08009e7d
 8009e18:	08009df9 	.word	0x08009df9
 8009e1c:	08009df9 	.word	0x08009df9
 8009e20:	08009df9 	.word	0x08009df9
 8009e24:	08009df9 	.word	0x08009df9
 8009e28:	08009e7d 	.word	0x08009e7d
 8009e2c:	08009df9 	.word	0x08009df9
 8009e30:	08009df9 	.word	0x08009df9
 8009e34:	08009df9 	.word	0x08009df9
 8009e38:	08009df9 	.word	0x08009df9
 8009e3c:	08009f7b 	.word	0x08009f7b
 8009e40:	08009ea7 	.word	0x08009ea7
 8009e44:	08009f35 	.word	0x08009f35
 8009e48:	08009df9 	.word	0x08009df9
 8009e4c:	08009df9 	.word	0x08009df9
 8009e50:	08009f9d 	.word	0x08009f9d
 8009e54:	08009df9 	.word	0x08009df9
 8009e58:	08009ea7 	.word	0x08009ea7
 8009e5c:	08009df9 	.word	0x08009df9
 8009e60:	08009df9 	.word	0x08009df9
 8009e64:	08009f3d 	.word	0x08009f3d
 8009e68:	6833      	ldr	r3, [r6, #0]
 8009e6a:	1d1a      	adds	r2, r3, #4
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	6032      	str	r2, [r6, #0]
 8009e70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009e78:	2301      	movs	r3, #1
 8009e7a:	e09c      	b.n	8009fb6 <_printf_i+0x1e6>
 8009e7c:	6833      	ldr	r3, [r6, #0]
 8009e7e:	6820      	ldr	r0, [r4, #0]
 8009e80:	1d19      	adds	r1, r3, #4
 8009e82:	6031      	str	r1, [r6, #0]
 8009e84:	0606      	lsls	r6, r0, #24
 8009e86:	d501      	bpl.n	8009e8c <_printf_i+0xbc>
 8009e88:	681d      	ldr	r5, [r3, #0]
 8009e8a:	e003      	b.n	8009e94 <_printf_i+0xc4>
 8009e8c:	0645      	lsls	r5, r0, #25
 8009e8e:	d5fb      	bpl.n	8009e88 <_printf_i+0xb8>
 8009e90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009e94:	2d00      	cmp	r5, #0
 8009e96:	da03      	bge.n	8009ea0 <_printf_i+0xd0>
 8009e98:	232d      	movs	r3, #45	@ 0x2d
 8009e9a:	426d      	negs	r5, r5
 8009e9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ea0:	4858      	ldr	r0, [pc, #352]	@ (800a004 <_printf_i+0x234>)
 8009ea2:	230a      	movs	r3, #10
 8009ea4:	e011      	b.n	8009eca <_printf_i+0xfa>
 8009ea6:	6821      	ldr	r1, [r4, #0]
 8009ea8:	6833      	ldr	r3, [r6, #0]
 8009eaa:	0608      	lsls	r0, r1, #24
 8009eac:	f853 5b04 	ldr.w	r5, [r3], #4
 8009eb0:	d402      	bmi.n	8009eb8 <_printf_i+0xe8>
 8009eb2:	0649      	lsls	r1, r1, #25
 8009eb4:	bf48      	it	mi
 8009eb6:	b2ad      	uxthmi	r5, r5
 8009eb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009eba:	4852      	ldr	r0, [pc, #328]	@ (800a004 <_printf_i+0x234>)
 8009ebc:	6033      	str	r3, [r6, #0]
 8009ebe:	bf14      	ite	ne
 8009ec0:	230a      	movne	r3, #10
 8009ec2:	2308      	moveq	r3, #8
 8009ec4:	2100      	movs	r1, #0
 8009ec6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009eca:	6866      	ldr	r6, [r4, #4]
 8009ecc:	60a6      	str	r6, [r4, #8]
 8009ece:	2e00      	cmp	r6, #0
 8009ed0:	db05      	blt.n	8009ede <_printf_i+0x10e>
 8009ed2:	6821      	ldr	r1, [r4, #0]
 8009ed4:	432e      	orrs	r6, r5
 8009ed6:	f021 0104 	bic.w	r1, r1, #4
 8009eda:	6021      	str	r1, [r4, #0]
 8009edc:	d04b      	beq.n	8009f76 <_printf_i+0x1a6>
 8009ede:	4616      	mov	r6, r2
 8009ee0:	fbb5 f1f3 	udiv	r1, r5, r3
 8009ee4:	fb03 5711 	mls	r7, r3, r1, r5
 8009ee8:	5dc7      	ldrb	r7, [r0, r7]
 8009eea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009eee:	462f      	mov	r7, r5
 8009ef0:	42bb      	cmp	r3, r7
 8009ef2:	460d      	mov	r5, r1
 8009ef4:	d9f4      	bls.n	8009ee0 <_printf_i+0x110>
 8009ef6:	2b08      	cmp	r3, #8
 8009ef8:	d10b      	bne.n	8009f12 <_printf_i+0x142>
 8009efa:	6823      	ldr	r3, [r4, #0]
 8009efc:	07df      	lsls	r7, r3, #31
 8009efe:	d508      	bpl.n	8009f12 <_printf_i+0x142>
 8009f00:	6923      	ldr	r3, [r4, #16]
 8009f02:	6861      	ldr	r1, [r4, #4]
 8009f04:	4299      	cmp	r1, r3
 8009f06:	bfde      	ittt	le
 8009f08:	2330      	movle	r3, #48	@ 0x30
 8009f0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009f12:	1b92      	subs	r2, r2, r6
 8009f14:	6122      	str	r2, [r4, #16]
 8009f16:	f8cd a000 	str.w	sl, [sp]
 8009f1a:	464b      	mov	r3, r9
 8009f1c:	aa03      	add	r2, sp, #12
 8009f1e:	4621      	mov	r1, r4
 8009f20:	4640      	mov	r0, r8
 8009f22:	f7ff fee7 	bl	8009cf4 <_printf_common>
 8009f26:	3001      	adds	r0, #1
 8009f28:	d14a      	bne.n	8009fc0 <_printf_i+0x1f0>
 8009f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f2e:	b004      	add	sp, #16
 8009f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f34:	6823      	ldr	r3, [r4, #0]
 8009f36:	f043 0320 	orr.w	r3, r3, #32
 8009f3a:	6023      	str	r3, [r4, #0]
 8009f3c:	4832      	ldr	r0, [pc, #200]	@ (800a008 <_printf_i+0x238>)
 8009f3e:	2778      	movs	r7, #120	@ 0x78
 8009f40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009f44:	6823      	ldr	r3, [r4, #0]
 8009f46:	6831      	ldr	r1, [r6, #0]
 8009f48:	061f      	lsls	r7, r3, #24
 8009f4a:	f851 5b04 	ldr.w	r5, [r1], #4
 8009f4e:	d402      	bmi.n	8009f56 <_printf_i+0x186>
 8009f50:	065f      	lsls	r7, r3, #25
 8009f52:	bf48      	it	mi
 8009f54:	b2ad      	uxthmi	r5, r5
 8009f56:	6031      	str	r1, [r6, #0]
 8009f58:	07d9      	lsls	r1, r3, #31
 8009f5a:	bf44      	itt	mi
 8009f5c:	f043 0320 	orrmi.w	r3, r3, #32
 8009f60:	6023      	strmi	r3, [r4, #0]
 8009f62:	b11d      	cbz	r5, 8009f6c <_printf_i+0x19c>
 8009f64:	2310      	movs	r3, #16
 8009f66:	e7ad      	b.n	8009ec4 <_printf_i+0xf4>
 8009f68:	4826      	ldr	r0, [pc, #152]	@ (800a004 <_printf_i+0x234>)
 8009f6a:	e7e9      	b.n	8009f40 <_printf_i+0x170>
 8009f6c:	6823      	ldr	r3, [r4, #0]
 8009f6e:	f023 0320 	bic.w	r3, r3, #32
 8009f72:	6023      	str	r3, [r4, #0]
 8009f74:	e7f6      	b.n	8009f64 <_printf_i+0x194>
 8009f76:	4616      	mov	r6, r2
 8009f78:	e7bd      	b.n	8009ef6 <_printf_i+0x126>
 8009f7a:	6833      	ldr	r3, [r6, #0]
 8009f7c:	6825      	ldr	r5, [r4, #0]
 8009f7e:	6961      	ldr	r1, [r4, #20]
 8009f80:	1d18      	adds	r0, r3, #4
 8009f82:	6030      	str	r0, [r6, #0]
 8009f84:	062e      	lsls	r6, r5, #24
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	d501      	bpl.n	8009f8e <_printf_i+0x1be>
 8009f8a:	6019      	str	r1, [r3, #0]
 8009f8c:	e002      	b.n	8009f94 <_printf_i+0x1c4>
 8009f8e:	0668      	lsls	r0, r5, #25
 8009f90:	d5fb      	bpl.n	8009f8a <_printf_i+0x1ba>
 8009f92:	8019      	strh	r1, [r3, #0]
 8009f94:	2300      	movs	r3, #0
 8009f96:	6123      	str	r3, [r4, #16]
 8009f98:	4616      	mov	r6, r2
 8009f9a:	e7bc      	b.n	8009f16 <_printf_i+0x146>
 8009f9c:	6833      	ldr	r3, [r6, #0]
 8009f9e:	1d1a      	adds	r2, r3, #4
 8009fa0:	6032      	str	r2, [r6, #0]
 8009fa2:	681e      	ldr	r6, [r3, #0]
 8009fa4:	6862      	ldr	r2, [r4, #4]
 8009fa6:	2100      	movs	r1, #0
 8009fa8:	4630      	mov	r0, r6
 8009faa:	f7f6 f911 	bl	80001d0 <memchr>
 8009fae:	b108      	cbz	r0, 8009fb4 <_printf_i+0x1e4>
 8009fb0:	1b80      	subs	r0, r0, r6
 8009fb2:	6060      	str	r0, [r4, #4]
 8009fb4:	6863      	ldr	r3, [r4, #4]
 8009fb6:	6123      	str	r3, [r4, #16]
 8009fb8:	2300      	movs	r3, #0
 8009fba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fbe:	e7aa      	b.n	8009f16 <_printf_i+0x146>
 8009fc0:	6923      	ldr	r3, [r4, #16]
 8009fc2:	4632      	mov	r2, r6
 8009fc4:	4649      	mov	r1, r9
 8009fc6:	4640      	mov	r0, r8
 8009fc8:	47d0      	blx	sl
 8009fca:	3001      	adds	r0, #1
 8009fcc:	d0ad      	beq.n	8009f2a <_printf_i+0x15a>
 8009fce:	6823      	ldr	r3, [r4, #0]
 8009fd0:	079b      	lsls	r3, r3, #30
 8009fd2:	d413      	bmi.n	8009ffc <_printf_i+0x22c>
 8009fd4:	68e0      	ldr	r0, [r4, #12]
 8009fd6:	9b03      	ldr	r3, [sp, #12]
 8009fd8:	4298      	cmp	r0, r3
 8009fda:	bfb8      	it	lt
 8009fdc:	4618      	movlt	r0, r3
 8009fde:	e7a6      	b.n	8009f2e <_printf_i+0x15e>
 8009fe0:	2301      	movs	r3, #1
 8009fe2:	4632      	mov	r2, r6
 8009fe4:	4649      	mov	r1, r9
 8009fe6:	4640      	mov	r0, r8
 8009fe8:	47d0      	blx	sl
 8009fea:	3001      	adds	r0, #1
 8009fec:	d09d      	beq.n	8009f2a <_printf_i+0x15a>
 8009fee:	3501      	adds	r5, #1
 8009ff0:	68e3      	ldr	r3, [r4, #12]
 8009ff2:	9903      	ldr	r1, [sp, #12]
 8009ff4:	1a5b      	subs	r3, r3, r1
 8009ff6:	42ab      	cmp	r3, r5
 8009ff8:	dcf2      	bgt.n	8009fe0 <_printf_i+0x210>
 8009ffa:	e7eb      	b.n	8009fd4 <_printf_i+0x204>
 8009ffc:	2500      	movs	r5, #0
 8009ffe:	f104 0619 	add.w	r6, r4, #25
 800a002:	e7f5      	b.n	8009ff0 <_printf_i+0x220>
 800a004:	0800d0d4 	.word	0x0800d0d4
 800a008:	0800d0e5 	.word	0x0800d0e5

0800a00c <std>:
 800a00c:	2300      	movs	r3, #0
 800a00e:	b510      	push	{r4, lr}
 800a010:	4604      	mov	r4, r0
 800a012:	e9c0 3300 	strd	r3, r3, [r0]
 800a016:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a01a:	6083      	str	r3, [r0, #8]
 800a01c:	8181      	strh	r1, [r0, #12]
 800a01e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a020:	81c2      	strh	r2, [r0, #14]
 800a022:	6183      	str	r3, [r0, #24]
 800a024:	4619      	mov	r1, r3
 800a026:	2208      	movs	r2, #8
 800a028:	305c      	adds	r0, #92	@ 0x5c
 800a02a:	f000 f94c 	bl	800a2c6 <memset>
 800a02e:	4b0d      	ldr	r3, [pc, #52]	@ (800a064 <std+0x58>)
 800a030:	6263      	str	r3, [r4, #36]	@ 0x24
 800a032:	4b0d      	ldr	r3, [pc, #52]	@ (800a068 <std+0x5c>)
 800a034:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a036:	4b0d      	ldr	r3, [pc, #52]	@ (800a06c <std+0x60>)
 800a038:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a03a:	4b0d      	ldr	r3, [pc, #52]	@ (800a070 <std+0x64>)
 800a03c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a03e:	4b0d      	ldr	r3, [pc, #52]	@ (800a074 <std+0x68>)
 800a040:	6224      	str	r4, [r4, #32]
 800a042:	429c      	cmp	r4, r3
 800a044:	d006      	beq.n	800a054 <std+0x48>
 800a046:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a04a:	4294      	cmp	r4, r2
 800a04c:	d002      	beq.n	800a054 <std+0x48>
 800a04e:	33d0      	adds	r3, #208	@ 0xd0
 800a050:	429c      	cmp	r4, r3
 800a052:	d105      	bne.n	800a060 <std+0x54>
 800a054:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a058:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a05c:	f000 b9e4 	b.w	800a428 <__retarget_lock_init_recursive>
 800a060:	bd10      	pop	{r4, pc}
 800a062:	bf00      	nop
 800a064:	0800a241 	.word	0x0800a241
 800a068:	0800a263 	.word	0x0800a263
 800a06c:	0800a29b 	.word	0x0800a29b
 800a070:	0800a2bf 	.word	0x0800a2bf
 800a074:	200005a4 	.word	0x200005a4

0800a078 <stdio_exit_handler>:
 800a078:	4a02      	ldr	r2, [pc, #8]	@ (800a084 <stdio_exit_handler+0xc>)
 800a07a:	4903      	ldr	r1, [pc, #12]	@ (800a088 <stdio_exit_handler+0x10>)
 800a07c:	4803      	ldr	r0, [pc, #12]	@ (800a08c <stdio_exit_handler+0x14>)
 800a07e:	f000 b869 	b.w	800a154 <_fwalk_sglue>
 800a082:	bf00      	nop
 800a084:	20000044 	.word	0x20000044
 800a088:	0800c6dd 	.word	0x0800c6dd
 800a08c:	200001c0 	.word	0x200001c0

0800a090 <cleanup_stdio>:
 800a090:	6841      	ldr	r1, [r0, #4]
 800a092:	4b0c      	ldr	r3, [pc, #48]	@ (800a0c4 <cleanup_stdio+0x34>)
 800a094:	4299      	cmp	r1, r3
 800a096:	b510      	push	{r4, lr}
 800a098:	4604      	mov	r4, r0
 800a09a:	d001      	beq.n	800a0a0 <cleanup_stdio+0x10>
 800a09c:	f002 fb1e 	bl	800c6dc <_fflush_r>
 800a0a0:	68a1      	ldr	r1, [r4, #8]
 800a0a2:	4b09      	ldr	r3, [pc, #36]	@ (800a0c8 <cleanup_stdio+0x38>)
 800a0a4:	4299      	cmp	r1, r3
 800a0a6:	d002      	beq.n	800a0ae <cleanup_stdio+0x1e>
 800a0a8:	4620      	mov	r0, r4
 800a0aa:	f002 fb17 	bl	800c6dc <_fflush_r>
 800a0ae:	68e1      	ldr	r1, [r4, #12]
 800a0b0:	4b06      	ldr	r3, [pc, #24]	@ (800a0cc <cleanup_stdio+0x3c>)
 800a0b2:	4299      	cmp	r1, r3
 800a0b4:	d004      	beq.n	800a0c0 <cleanup_stdio+0x30>
 800a0b6:	4620      	mov	r0, r4
 800a0b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0bc:	f002 bb0e 	b.w	800c6dc <_fflush_r>
 800a0c0:	bd10      	pop	{r4, pc}
 800a0c2:	bf00      	nop
 800a0c4:	200005a4 	.word	0x200005a4
 800a0c8:	2000060c 	.word	0x2000060c
 800a0cc:	20000674 	.word	0x20000674

0800a0d0 <global_stdio_init.part.0>:
 800a0d0:	b510      	push	{r4, lr}
 800a0d2:	4b0b      	ldr	r3, [pc, #44]	@ (800a100 <global_stdio_init.part.0+0x30>)
 800a0d4:	4c0b      	ldr	r4, [pc, #44]	@ (800a104 <global_stdio_init.part.0+0x34>)
 800a0d6:	4a0c      	ldr	r2, [pc, #48]	@ (800a108 <global_stdio_init.part.0+0x38>)
 800a0d8:	601a      	str	r2, [r3, #0]
 800a0da:	4620      	mov	r0, r4
 800a0dc:	2200      	movs	r2, #0
 800a0de:	2104      	movs	r1, #4
 800a0e0:	f7ff ff94 	bl	800a00c <std>
 800a0e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a0e8:	2201      	movs	r2, #1
 800a0ea:	2109      	movs	r1, #9
 800a0ec:	f7ff ff8e 	bl	800a00c <std>
 800a0f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a0f4:	2202      	movs	r2, #2
 800a0f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0fa:	2112      	movs	r1, #18
 800a0fc:	f7ff bf86 	b.w	800a00c <std>
 800a100:	200006dc 	.word	0x200006dc
 800a104:	200005a4 	.word	0x200005a4
 800a108:	0800a079 	.word	0x0800a079

0800a10c <__sfp_lock_acquire>:
 800a10c:	4801      	ldr	r0, [pc, #4]	@ (800a114 <__sfp_lock_acquire+0x8>)
 800a10e:	f000 b98c 	b.w	800a42a <__retarget_lock_acquire_recursive>
 800a112:	bf00      	nop
 800a114:	200006e5 	.word	0x200006e5

0800a118 <__sfp_lock_release>:
 800a118:	4801      	ldr	r0, [pc, #4]	@ (800a120 <__sfp_lock_release+0x8>)
 800a11a:	f000 b987 	b.w	800a42c <__retarget_lock_release_recursive>
 800a11e:	bf00      	nop
 800a120:	200006e5 	.word	0x200006e5

0800a124 <__sinit>:
 800a124:	b510      	push	{r4, lr}
 800a126:	4604      	mov	r4, r0
 800a128:	f7ff fff0 	bl	800a10c <__sfp_lock_acquire>
 800a12c:	6a23      	ldr	r3, [r4, #32]
 800a12e:	b11b      	cbz	r3, 800a138 <__sinit+0x14>
 800a130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a134:	f7ff bff0 	b.w	800a118 <__sfp_lock_release>
 800a138:	4b04      	ldr	r3, [pc, #16]	@ (800a14c <__sinit+0x28>)
 800a13a:	6223      	str	r3, [r4, #32]
 800a13c:	4b04      	ldr	r3, [pc, #16]	@ (800a150 <__sinit+0x2c>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d1f5      	bne.n	800a130 <__sinit+0xc>
 800a144:	f7ff ffc4 	bl	800a0d0 <global_stdio_init.part.0>
 800a148:	e7f2      	b.n	800a130 <__sinit+0xc>
 800a14a:	bf00      	nop
 800a14c:	0800a091 	.word	0x0800a091
 800a150:	200006dc 	.word	0x200006dc

0800a154 <_fwalk_sglue>:
 800a154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a158:	4607      	mov	r7, r0
 800a15a:	4688      	mov	r8, r1
 800a15c:	4614      	mov	r4, r2
 800a15e:	2600      	movs	r6, #0
 800a160:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a164:	f1b9 0901 	subs.w	r9, r9, #1
 800a168:	d505      	bpl.n	800a176 <_fwalk_sglue+0x22>
 800a16a:	6824      	ldr	r4, [r4, #0]
 800a16c:	2c00      	cmp	r4, #0
 800a16e:	d1f7      	bne.n	800a160 <_fwalk_sglue+0xc>
 800a170:	4630      	mov	r0, r6
 800a172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a176:	89ab      	ldrh	r3, [r5, #12]
 800a178:	2b01      	cmp	r3, #1
 800a17a:	d907      	bls.n	800a18c <_fwalk_sglue+0x38>
 800a17c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a180:	3301      	adds	r3, #1
 800a182:	d003      	beq.n	800a18c <_fwalk_sglue+0x38>
 800a184:	4629      	mov	r1, r5
 800a186:	4638      	mov	r0, r7
 800a188:	47c0      	blx	r8
 800a18a:	4306      	orrs	r6, r0
 800a18c:	3568      	adds	r5, #104	@ 0x68
 800a18e:	e7e9      	b.n	800a164 <_fwalk_sglue+0x10>

0800a190 <sniprintf>:
 800a190:	b40c      	push	{r2, r3}
 800a192:	b530      	push	{r4, r5, lr}
 800a194:	4b18      	ldr	r3, [pc, #96]	@ (800a1f8 <sniprintf+0x68>)
 800a196:	1e0c      	subs	r4, r1, #0
 800a198:	681d      	ldr	r5, [r3, #0]
 800a19a:	b09d      	sub	sp, #116	@ 0x74
 800a19c:	da08      	bge.n	800a1b0 <sniprintf+0x20>
 800a19e:	238b      	movs	r3, #139	@ 0x8b
 800a1a0:	602b      	str	r3, [r5, #0]
 800a1a2:	f04f 30ff 	mov.w	r0, #4294967295
 800a1a6:	b01d      	add	sp, #116	@ 0x74
 800a1a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a1ac:	b002      	add	sp, #8
 800a1ae:	4770      	bx	lr
 800a1b0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a1b4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a1b8:	f04f 0300 	mov.w	r3, #0
 800a1bc:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a1be:	bf14      	ite	ne
 800a1c0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a1c4:	4623      	moveq	r3, r4
 800a1c6:	9304      	str	r3, [sp, #16]
 800a1c8:	9307      	str	r3, [sp, #28]
 800a1ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a1ce:	9002      	str	r0, [sp, #8]
 800a1d0:	9006      	str	r0, [sp, #24]
 800a1d2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a1d6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a1d8:	ab21      	add	r3, sp, #132	@ 0x84
 800a1da:	a902      	add	r1, sp, #8
 800a1dc:	4628      	mov	r0, r5
 800a1de:	9301      	str	r3, [sp, #4]
 800a1e0:	f002 f8fc 	bl	800c3dc <_svfiprintf_r>
 800a1e4:	1c43      	adds	r3, r0, #1
 800a1e6:	bfbc      	itt	lt
 800a1e8:	238b      	movlt	r3, #139	@ 0x8b
 800a1ea:	602b      	strlt	r3, [r5, #0]
 800a1ec:	2c00      	cmp	r4, #0
 800a1ee:	d0da      	beq.n	800a1a6 <sniprintf+0x16>
 800a1f0:	9b02      	ldr	r3, [sp, #8]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	701a      	strb	r2, [r3, #0]
 800a1f6:	e7d6      	b.n	800a1a6 <sniprintf+0x16>
 800a1f8:	200001bc 	.word	0x200001bc

0800a1fc <siprintf>:
 800a1fc:	b40e      	push	{r1, r2, r3}
 800a1fe:	b510      	push	{r4, lr}
 800a200:	b09d      	sub	sp, #116	@ 0x74
 800a202:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a204:	9002      	str	r0, [sp, #8]
 800a206:	9006      	str	r0, [sp, #24]
 800a208:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a20c:	480a      	ldr	r0, [pc, #40]	@ (800a238 <siprintf+0x3c>)
 800a20e:	9107      	str	r1, [sp, #28]
 800a210:	9104      	str	r1, [sp, #16]
 800a212:	490a      	ldr	r1, [pc, #40]	@ (800a23c <siprintf+0x40>)
 800a214:	f853 2b04 	ldr.w	r2, [r3], #4
 800a218:	9105      	str	r1, [sp, #20]
 800a21a:	2400      	movs	r4, #0
 800a21c:	a902      	add	r1, sp, #8
 800a21e:	6800      	ldr	r0, [r0, #0]
 800a220:	9301      	str	r3, [sp, #4]
 800a222:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a224:	f002 f8da 	bl	800c3dc <_svfiprintf_r>
 800a228:	9b02      	ldr	r3, [sp, #8]
 800a22a:	701c      	strb	r4, [r3, #0]
 800a22c:	b01d      	add	sp, #116	@ 0x74
 800a22e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a232:	b003      	add	sp, #12
 800a234:	4770      	bx	lr
 800a236:	bf00      	nop
 800a238:	200001bc 	.word	0x200001bc
 800a23c:	ffff0208 	.word	0xffff0208

0800a240 <__sread>:
 800a240:	b510      	push	{r4, lr}
 800a242:	460c      	mov	r4, r1
 800a244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a248:	f000 f8a0 	bl	800a38c <_read_r>
 800a24c:	2800      	cmp	r0, #0
 800a24e:	bfab      	itete	ge
 800a250:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a252:	89a3      	ldrhlt	r3, [r4, #12]
 800a254:	181b      	addge	r3, r3, r0
 800a256:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a25a:	bfac      	ite	ge
 800a25c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a25e:	81a3      	strhlt	r3, [r4, #12]
 800a260:	bd10      	pop	{r4, pc}

0800a262 <__swrite>:
 800a262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a266:	461f      	mov	r7, r3
 800a268:	898b      	ldrh	r3, [r1, #12]
 800a26a:	05db      	lsls	r3, r3, #23
 800a26c:	4605      	mov	r5, r0
 800a26e:	460c      	mov	r4, r1
 800a270:	4616      	mov	r6, r2
 800a272:	d505      	bpl.n	800a280 <__swrite+0x1e>
 800a274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a278:	2302      	movs	r3, #2
 800a27a:	2200      	movs	r2, #0
 800a27c:	f000 f874 	bl	800a368 <_lseek_r>
 800a280:	89a3      	ldrh	r3, [r4, #12]
 800a282:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a286:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a28a:	81a3      	strh	r3, [r4, #12]
 800a28c:	4632      	mov	r2, r6
 800a28e:	463b      	mov	r3, r7
 800a290:	4628      	mov	r0, r5
 800a292:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a296:	f000 b88b 	b.w	800a3b0 <_write_r>

0800a29a <__sseek>:
 800a29a:	b510      	push	{r4, lr}
 800a29c:	460c      	mov	r4, r1
 800a29e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2a2:	f000 f861 	bl	800a368 <_lseek_r>
 800a2a6:	1c43      	adds	r3, r0, #1
 800a2a8:	89a3      	ldrh	r3, [r4, #12]
 800a2aa:	bf15      	itete	ne
 800a2ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a2ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a2b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a2b6:	81a3      	strheq	r3, [r4, #12]
 800a2b8:	bf18      	it	ne
 800a2ba:	81a3      	strhne	r3, [r4, #12]
 800a2bc:	bd10      	pop	{r4, pc}

0800a2be <__sclose>:
 800a2be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2c2:	f000 b841 	b.w	800a348 <_close_r>

0800a2c6 <memset>:
 800a2c6:	4402      	add	r2, r0
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d100      	bne.n	800a2d0 <memset+0xa>
 800a2ce:	4770      	bx	lr
 800a2d0:	f803 1b01 	strb.w	r1, [r3], #1
 800a2d4:	e7f9      	b.n	800a2ca <memset+0x4>

0800a2d6 <strchr>:
 800a2d6:	b2c9      	uxtb	r1, r1
 800a2d8:	4603      	mov	r3, r0
 800a2da:	4618      	mov	r0, r3
 800a2dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2e0:	b112      	cbz	r2, 800a2e8 <strchr+0x12>
 800a2e2:	428a      	cmp	r2, r1
 800a2e4:	d1f9      	bne.n	800a2da <strchr+0x4>
 800a2e6:	4770      	bx	lr
 800a2e8:	2900      	cmp	r1, #0
 800a2ea:	bf18      	it	ne
 800a2ec:	2000      	movne	r0, #0
 800a2ee:	4770      	bx	lr

0800a2f0 <strncmp>:
 800a2f0:	b510      	push	{r4, lr}
 800a2f2:	b16a      	cbz	r2, 800a310 <strncmp+0x20>
 800a2f4:	3901      	subs	r1, #1
 800a2f6:	1884      	adds	r4, r0, r2
 800a2f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2fc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a300:	429a      	cmp	r2, r3
 800a302:	d103      	bne.n	800a30c <strncmp+0x1c>
 800a304:	42a0      	cmp	r0, r4
 800a306:	d001      	beq.n	800a30c <strncmp+0x1c>
 800a308:	2a00      	cmp	r2, #0
 800a30a:	d1f5      	bne.n	800a2f8 <strncmp+0x8>
 800a30c:	1ad0      	subs	r0, r2, r3
 800a30e:	bd10      	pop	{r4, pc}
 800a310:	4610      	mov	r0, r2
 800a312:	e7fc      	b.n	800a30e <strncmp+0x1e>

0800a314 <strstr>:
 800a314:	780a      	ldrb	r2, [r1, #0]
 800a316:	b570      	push	{r4, r5, r6, lr}
 800a318:	b96a      	cbnz	r2, 800a336 <strstr+0x22>
 800a31a:	bd70      	pop	{r4, r5, r6, pc}
 800a31c:	429a      	cmp	r2, r3
 800a31e:	d109      	bne.n	800a334 <strstr+0x20>
 800a320:	460c      	mov	r4, r1
 800a322:	4605      	mov	r5, r0
 800a324:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d0f6      	beq.n	800a31a <strstr+0x6>
 800a32c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800a330:	429e      	cmp	r6, r3
 800a332:	d0f7      	beq.n	800a324 <strstr+0x10>
 800a334:	3001      	adds	r0, #1
 800a336:	7803      	ldrb	r3, [r0, #0]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1ef      	bne.n	800a31c <strstr+0x8>
 800a33c:	4618      	mov	r0, r3
 800a33e:	e7ec      	b.n	800a31a <strstr+0x6>

0800a340 <_localeconv_r>:
 800a340:	4800      	ldr	r0, [pc, #0]	@ (800a344 <_localeconv_r+0x4>)
 800a342:	4770      	bx	lr
 800a344:	20000140 	.word	0x20000140

0800a348 <_close_r>:
 800a348:	b538      	push	{r3, r4, r5, lr}
 800a34a:	4d06      	ldr	r5, [pc, #24]	@ (800a364 <_close_r+0x1c>)
 800a34c:	2300      	movs	r3, #0
 800a34e:	4604      	mov	r4, r0
 800a350:	4608      	mov	r0, r1
 800a352:	602b      	str	r3, [r5, #0]
 800a354:	f7f8 fa14 	bl	8002780 <_close>
 800a358:	1c43      	adds	r3, r0, #1
 800a35a:	d102      	bne.n	800a362 <_close_r+0x1a>
 800a35c:	682b      	ldr	r3, [r5, #0]
 800a35e:	b103      	cbz	r3, 800a362 <_close_r+0x1a>
 800a360:	6023      	str	r3, [r4, #0]
 800a362:	bd38      	pop	{r3, r4, r5, pc}
 800a364:	200006e0 	.word	0x200006e0

0800a368 <_lseek_r>:
 800a368:	b538      	push	{r3, r4, r5, lr}
 800a36a:	4d07      	ldr	r5, [pc, #28]	@ (800a388 <_lseek_r+0x20>)
 800a36c:	4604      	mov	r4, r0
 800a36e:	4608      	mov	r0, r1
 800a370:	4611      	mov	r1, r2
 800a372:	2200      	movs	r2, #0
 800a374:	602a      	str	r2, [r5, #0]
 800a376:	461a      	mov	r2, r3
 800a378:	f7f8 fa29 	bl	80027ce <_lseek>
 800a37c:	1c43      	adds	r3, r0, #1
 800a37e:	d102      	bne.n	800a386 <_lseek_r+0x1e>
 800a380:	682b      	ldr	r3, [r5, #0]
 800a382:	b103      	cbz	r3, 800a386 <_lseek_r+0x1e>
 800a384:	6023      	str	r3, [r4, #0]
 800a386:	bd38      	pop	{r3, r4, r5, pc}
 800a388:	200006e0 	.word	0x200006e0

0800a38c <_read_r>:
 800a38c:	b538      	push	{r3, r4, r5, lr}
 800a38e:	4d07      	ldr	r5, [pc, #28]	@ (800a3ac <_read_r+0x20>)
 800a390:	4604      	mov	r4, r0
 800a392:	4608      	mov	r0, r1
 800a394:	4611      	mov	r1, r2
 800a396:	2200      	movs	r2, #0
 800a398:	602a      	str	r2, [r5, #0]
 800a39a:	461a      	mov	r2, r3
 800a39c:	f7f8 f9b7 	bl	800270e <_read>
 800a3a0:	1c43      	adds	r3, r0, #1
 800a3a2:	d102      	bne.n	800a3aa <_read_r+0x1e>
 800a3a4:	682b      	ldr	r3, [r5, #0]
 800a3a6:	b103      	cbz	r3, 800a3aa <_read_r+0x1e>
 800a3a8:	6023      	str	r3, [r4, #0]
 800a3aa:	bd38      	pop	{r3, r4, r5, pc}
 800a3ac:	200006e0 	.word	0x200006e0

0800a3b0 <_write_r>:
 800a3b0:	b538      	push	{r3, r4, r5, lr}
 800a3b2:	4d07      	ldr	r5, [pc, #28]	@ (800a3d0 <_write_r+0x20>)
 800a3b4:	4604      	mov	r4, r0
 800a3b6:	4608      	mov	r0, r1
 800a3b8:	4611      	mov	r1, r2
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	602a      	str	r2, [r5, #0]
 800a3be:	461a      	mov	r2, r3
 800a3c0:	f7f8 f9c2 	bl	8002748 <_write>
 800a3c4:	1c43      	adds	r3, r0, #1
 800a3c6:	d102      	bne.n	800a3ce <_write_r+0x1e>
 800a3c8:	682b      	ldr	r3, [r5, #0]
 800a3ca:	b103      	cbz	r3, 800a3ce <_write_r+0x1e>
 800a3cc:	6023      	str	r3, [r4, #0]
 800a3ce:	bd38      	pop	{r3, r4, r5, pc}
 800a3d0:	200006e0 	.word	0x200006e0

0800a3d4 <__errno>:
 800a3d4:	4b01      	ldr	r3, [pc, #4]	@ (800a3dc <__errno+0x8>)
 800a3d6:	6818      	ldr	r0, [r3, #0]
 800a3d8:	4770      	bx	lr
 800a3da:	bf00      	nop
 800a3dc:	200001bc 	.word	0x200001bc

0800a3e0 <__libc_init_array>:
 800a3e0:	b570      	push	{r4, r5, r6, lr}
 800a3e2:	4d0d      	ldr	r5, [pc, #52]	@ (800a418 <__libc_init_array+0x38>)
 800a3e4:	4c0d      	ldr	r4, [pc, #52]	@ (800a41c <__libc_init_array+0x3c>)
 800a3e6:	1b64      	subs	r4, r4, r5
 800a3e8:	10a4      	asrs	r4, r4, #2
 800a3ea:	2600      	movs	r6, #0
 800a3ec:	42a6      	cmp	r6, r4
 800a3ee:	d109      	bne.n	800a404 <__libc_init_array+0x24>
 800a3f0:	4d0b      	ldr	r5, [pc, #44]	@ (800a420 <__libc_init_array+0x40>)
 800a3f2:	4c0c      	ldr	r4, [pc, #48]	@ (800a424 <__libc_init_array+0x44>)
 800a3f4:	f002 fce2 	bl	800cdbc <_init>
 800a3f8:	1b64      	subs	r4, r4, r5
 800a3fa:	10a4      	asrs	r4, r4, #2
 800a3fc:	2600      	movs	r6, #0
 800a3fe:	42a6      	cmp	r6, r4
 800a400:	d105      	bne.n	800a40e <__libc_init_array+0x2e>
 800a402:	bd70      	pop	{r4, r5, r6, pc}
 800a404:	f855 3b04 	ldr.w	r3, [r5], #4
 800a408:	4798      	blx	r3
 800a40a:	3601      	adds	r6, #1
 800a40c:	e7ee      	b.n	800a3ec <__libc_init_array+0xc>
 800a40e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a412:	4798      	blx	r3
 800a414:	3601      	adds	r6, #1
 800a416:	e7f2      	b.n	800a3fe <__libc_init_array+0x1e>
 800a418:	0800d4f0 	.word	0x0800d4f0
 800a41c:	0800d4f0 	.word	0x0800d4f0
 800a420:	0800d4f0 	.word	0x0800d4f0
 800a424:	0800d4f4 	.word	0x0800d4f4

0800a428 <__retarget_lock_init_recursive>:
 800a428:	4770      	bx	lr

0800a42a <__retarget_lock_acquire_recursive>:
 800a42a:	4770      	bx	lr

0800a42c <__retarget_lock_release_recursive>:
 800a42c:	4770      	bx	lr

0800a42e <memcpy>:
 800a42e:	440a      	add	r2, r1
 800a430:	4291      	cmp	r1, r2
 800a432:	f100 33ff 	add.w	r3, r0, #4294967295
 800a436:	d100      	bne.n	800a43a <memcpy+0xc>
 800a438:	4770      	bx	lr
 800a43a:	b510      	push	{r4, lr}
 800a43c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a440:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a444:	4291      	cmp	r1, r2
 800a446:	d1f9      	bne.n	800a43c <memcpy+0xe>
 800a448:	bd10      	pop	{r4, pc}
 800a44a:	0000      	movs	r0, r0
 800a44c:	0000      	movs	r0, r0
	...

0800a450 <nan>:
 800a450:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a458 <nan+0x8>
 800a454:	4770      	bx	lr
 800a456:	bf00      	nop
 800a458:	00000000 	.word	0x00000000
 800a45c:	7ff80000 	.word	0x7ff80000

0800a460 <nanf>:
 800a460:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a468 <nanf+0x8>
 800a464:	4770      	bx	lr
 800a466:	bf00      	nop
 800a468:	7fc00000 	.word	0x7fc00000

0800a46c <quorem>:
 800a46c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a470:	6903      	ldr	r3, [r0, #16]
 800a472:	690c      	ldr	r4, [r1, #16]
 800a474:	42a3      	cmp	r3, r4
 800a476:	4607      	mov	r7, r0
 800a478:	db7e      	blt.n	800a578 <quorem+0x10c>
 800a47a:	3c01      	subs	r4, #1
 800a47c:	f101 0814 	add.w	r8, r1, #20
 800a480:	00a3      	lsls	r3, r4, #2
 800a482:	f100 0514 	add.w	r5, r0, #20
 800a486:	9300      	str	r3, [sp, #0]
 800a488:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a48c:	9301      	str	r3, [sp, #4]
 800a48e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a492:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a496:	3301      	adds	r3, #1
 800a498:	429a      	cmp	r2, r3
 800a49a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a49e:	fbb2 f6f3 	udiv	r6, r2, r3
 800a4a2:	d32e      	bcc.n	800a502 <quorem+0x96>
 800a4a4:	f04f 0a00 	mov.w	sl, #0
 800a4a8:	46c4      	mov	ip, r8
 800a4aa:	46ae      	mov	lr, r5
 800a4ac:	46d3      	mov	fp, sl
 800a4ae:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a4b2:	b298      	uxth	r0, r3
 800a4b4:	fb06 a000 	mla	r0, r6, r0, sl
 800a4b8:	0c02      	lsrs	r2, r0, #16
 800a4ba:	0c1b      	lsrs	r3, r3, #16
 800a4bc:	fb06 2303 	mla	r3, r6, r3, r2
 800a4c0:	f8de 2000 	ldr.w	r2, [lr]
 800a4c4:	b280      	uxth	r0, r0
 800a4c6:	b292      	uxth	r2, r2
 800a4c8:	1a12      	subs	r2, r2, r0
 800a4ca:	445a      	add	r2, fp
 800a4cc:	f8de 0000 	ldr.w	r0, [lr]
 800a4d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a4d4:	b29b      	uxth	r3, r3
 800a4d6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a4da:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a4de:	b292      	uxth	r2, r2
 800a4e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a4e4:	45e1      	cmp	r9, ip
 800a4e6:	f84e 2b04 	str.w	r2, [lr], #4
 800a4ea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a4ee:	d2de      	bcs.n	800a4ae <quorem+0x42>
 800a4f0:	9b00      	ldr	r3, [sp, #0]
 800a4f2:	58eb      	ldr	r3, [r5, r3]
 800a4f4:	b92b      	cbnz	r3, 800a502 <quorem+0x96>
 800a4f6:	9b01      	ldr	r3, [sp, #4]
 800a4f8:	3b04      	subs	r3, #4
 800a4fa:	429d      	cmp	r5, r3
 800a4fc:	461a      	mov	r2, r3
 800a4fe:	d32f      	bcc.n	800a560 <quorem+0xf4>
 800a500:	613c      	str	r4, [r7, #16]
 800a502:	4638      	mov	r0, r7
 800a504:	f001 fd14 	bl	800bf30 <__mcmp>
 800a508:	2800      	cmp	r0, #0
 800a50a:	db25      	blt.n	800a558 <quorem+0xec>
 800a50c:	4629      	mov	r1, r5
 800a50e:	2000      	movs	r0, #0
 800a510:	f858 2b04 	ldr.w	r2, [r8], #4
 800a514:	f8d1 c000 	ldr.w	ip, [r1]
 800a518:	fa1f fe82 	uxth.w	lr, r2
 800a51c:	fa1f f38c 	uxth.w	r3, ip
 800a520:	eba3 030e 	sub.w	r3, r3, lr
 800a524:	4403      	add	r3, r0
 800a526:	0c12      	lsrs	r2, r2, #16
 800a528:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a52c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a530:	b29b      	uxth	r3, r3
 800a532:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a536:	45c1      	cmp	r9, r8
 800a538:	f841 3b04 	str.w	r3, [r1], #4
 800a53c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a540:	d2e6      	bcs.n	800a510 <quorem+0xa4>
 800a542:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a546:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a54a:	b922      	cbnz	r2, 800a556 <quorem+0xea>
 800a54c:	3b04      	subs	r3, #4
 800a54e:	429d      	cmp	r5, r3
 800a550:	461a      	mov	r2, r3
 800a552:	d30b      	bcc.n	800a56c <quorem+0x100>
 800a554:	613c      	str	r4, [r7, #16]
 800a556:	3601      	adds	r6, #1
 800a558:	4630      	mov	r0, r6
 800a55a:	b003      	add	sp, #12
 800a55c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a560:	6812      	ldr	r2, [r2, #0]
 800a562:	3b04      	subs	r3, #4
 800a564:	2a00      	cmp	r2, #0
 800a566:	d1cb      	bne.n	800a500 <quorem+0x94>
 800a568:	3c01      	subs	r4, #1
 800a56a:	e7c6      	b.n	800a4fa <quorem+0x8e>
 800a56c:	6812      	ldr	r2, [r2, #0]
 800a56e:	3b04      	subs	r3, #4
 800a570:	2a00      	cmp	r2, #0
 800a572:	d1ef      	bne.n	800a554 <quorem+0xe8>
 800a574:	3c01      	subs	r4, #1
 800a576:	e7ea      	b.n	800a54e <quorem+0xe2>
 800a578:	2000      	movs	r0, #0
 800a57a:	e7ee      	b.n	800a55a <quorem+0xee>
 800a57c:	0000      	movs	r0, r0
	...

0800a580 <_dtoa_r>:
 800a580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a584:	69c7      	ldr	r7, [r0, #28]
 800a586:	b097      	sub	sp, #92	@ 0x5c
 800a588:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a58c:	ec55 4b10 	vmov	r4, r5, d0
 800a590:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a592:	9107      	str	r1, [sp, #28]
 800a594:	4681      	mov	r9, r0
 800a596:	920c      	str	r2, [sp, #48]	@ 0x30
 800a598:	9311      	str	r3, [sp, #68]	@ 0x44
 800a59a:	b97f      	cbnz	r7, 800a5bc <_dtoa_r+0x3c>
 800a59c:	2010      	movs	r0, #16
 800a59e:	f001 f943 	bl	800b828 <malloc>
 800a5a2:	4602      	mov	r2, r0
 800a5a4:	f8c9 001c 	str.w	r0, [r9, #28]
 800a5a8:	b920      	cbnz	r0, 800a5b4 <_dtoa_r+0x34>
 800a5aa:	4ba9      	ldr	r3, [pc, #676]	@ (800a850 <_dtoa_r+0x2d0>)
 800a5ac:	21ef      	movs	r1, #239	@ 0xef
 800a5ae:	48a9      	ldr	r0, [pc, #676]	@ (800a854 <_dtoa_r+0x2d4>)
 800a5b0:	f002 f8e6 	bl	800c780 <__assert_func>
 800a5b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a5b8:	6007      	str	r7, [r0, #0]
 800a5ba:	60c7      	str	r7, [r0, #12]
 800a5bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a5c0:	6819      	ldr	r1, [r3, #0]
 800a5c2:	b159      	cbz	r1, 800a5dc <_dtoa_r+0x5c>
 800a5c4:	685a      	ldr	r2, [r3, #4]
 800a5c6:	604a      	str	r2, [r1, #4]
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	4093      	lsls	r3, r2
 800a5cc:	608b      	str	r3, [r1, #8]
 800a5ce:	4648      	mov	r0, r9
 800a5d0:	f001 fa32 	bl	800ba38 <_Bfree>
 800a5d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a5d8:	2200      	movs	r2, #0
 800a5da:	601a      	str	r2, [r3, #0]
 800a5dc:	1e2b      	subs	r3, r5, #0
 800a5de:	bfb9      	ittee	lt
 800a5e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a5e4:	9305      	strlt	r3, [sp, #20]
 800a5e6:	2300      	movge	r3, #0
 800a5e8:	6033      	strge	r3, [r6, #0]
 800a5ea:	9f05      	ldr	r7, [sp, #20]
 800a5ec:	4b9a      	ldr	r3, [pc, #616]	@ (800a858 <_dtoa_r+0x2d8>)
 800a5ee:	bfbc      	itt	lt
 800a5f0:	2201      	movlt	r2, #1
 800a5f2:	6032      	strlt	r2, [r6, #0]
 800a5f4:	43bb      	bics	r3, r7
 800a5f6:	d112      	bne.n	800a61e <_dtoa_r+0x9e>
 800a5f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a5fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a5fe:	6013      	str	r3, [r2, #0]
 800a600:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a604:	4323      	orrs	r3, r4
 800a606:	f000 855a 	beq.w	800b0be <_dtoa_r+0xb3e>
 800a60a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a60c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a86c <_dtoa_r+0x2ec>
 800a610:	2b00      	cmp	r3, #0
 800a612:	f000 855c 	beq.w	800b0ce <_dtoa_r+0xb4e>
 800a616:	f10a 0303 	add.w	r3, sl, #3
 800a61a:	f000 bd56 	b.w	800b0ca <_dtoa_r+0xb4a>
 800a61e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a622:	2200      	movs	r2, #0
 800a624:	ec51 0b17 	vmov	r0, r1, d7
 800a628:	2300      	movs	r3, #0
 800a62a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a62e:	f7f6 fa4b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a632:	4680      	mov	r8, r0
 800a634:	b158      	cbz	r0, 800a64e <_dtoa_r+0xce>
 800a636:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a638:	2301      	movs	r3, #1
 800a63a:	6013      	str	r3, [r2, #0]
 800a63c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a63e:	b113      	cbz	r3, 800a646 <_dtoa_r+0xc6>
 800a640:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a642:	4b86      	ldr	r3, [pc, #536]	@ (800a85c <_dtoa_r+0x2dc>)
 800a644:	6013      	str	r3, [r2, #0]
 800a646:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800a870 <_dtoa_r+0x2f0>
 800a64a:	f000 bd40 	b.w	800b0ce <_dtoa_r+0xb4e>
 800a64e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a652:	aa14      	add	r2, sp, #80	@ 0x50
 800a654:	a915      	add	r1, sp, #84	@ 0x54
 800a656:	4648      	mov	r0, r9
 800a658:	f001 fd8a 	bl	800c170 <__d2b>
 800a65c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a660:	9002      	str	r0, [sp, #8]
 800a662:	2e00      	cmp	r6, #0
 800a664:	d078      	beq.n	800a758 <_dtoa_r+0x1d8>
 800a666:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a668:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a66c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a670:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a674:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a678:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a67c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a680:	4619      	mov	r1, r3
 800a682:	2200      	movs	r2, #0
 800a684:	4b76      	ldr	r3, [pc, #472]	@ (800a860 <_dtoa_r+0x2e0>)
 800a686:	f7f5 fdff 	bl	8000288 <__aeabi_dsub>
 800a68a:	a36b      	add	r3, pc, #428	@ (adr r3, 800a838 <_dtoa_r+0x2b8>)
 800a68c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a690:	f7f5 ffb2 	bl	80005f8 <__aeabi_dmul>
 800a694:	a36a      	add	r3, pc, #424	@ (adr r3, 800a840 <_dtoa_r+0x2c0>)
 800a696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a69a:	f7f5 fdf7 	bl	800028c <__adddf3>
 800a69e:	4604      	mov	r4, r0
 800a6a0:	4630      	mov	r0, r6
 800a6a2:	460d      	mov	r5, r1
 800a6a4:	f7f5 ff3e 	bl	8000524 <__aeabi_i2d>
 800a6a8:	a367      	add	r3, pc, #412	@ (adr r3, 800a848 <_dtoa_r+0x2c8>)
 800a6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ae:	f7f5 ffa3 	bl	80005f8 <__aeabi_dmul>
 800a6b2:	4602      	mov	r2, r0
 800a6b4:	460b      	mov	r3, r1
 800a6b6:	4620      	mov	r0, r4
 800a6b8:	4629      	mov	r1, r5
 800a6ba:	f7f5 fde7 	bl	800028c <__adddf3>
 800a6be:	4604      	mov	r4, r0
 800a6c0:	460d      	mov	r5, r1
 800a6c2:	f7f6 fa49 	bl	8000b58 <__aeabi_d2iz>
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	4607      	mov	r7, r0
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	4620      	mov	r0, r4
 800a6ce:	4629      	mov	r1, r5
 800a6d0:	f7f6 fa04 	bl	8000adc <__aeabi_dcmplt>
 800a6d4:	b140      	cbz	r0, 800a6e8 <_dtoa_r+0x168>
 800a6d6:	4638      	mov	r0, r7
 800a6d8:	f7f5 ff24 	bl	8000524 <__aeabi_i2d>
 800a6dc:	4622      	mov	r2, r4
 800a6de:	462b      	mov	r3, r5
 800a6e0:	f7f6 f9f2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a6e4:	b900      	cbnz	r0, 800a6e8 <_dtoa_r+0x168>
 800a6e6:	3f01      	subs	r7, #1
 800a6e8:	2f16      	cmp	r7, #22
 800a6ea:	d852      	bhi.n	800a792 <_dtoa_r+0x212>
 800a6ec:	4b5d      	ldr	r3, [pc, #372]	@ (800a864 <_dtoa_r+0x2e4>)
 800a6ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a6fa:	f7f6 f9ef 	bl	8000adc <__aeabi_dcmplt>
 800a6fe:	2800      	cmp	r0, #0
 800a700:	d049      	beq.n	800a796 <_dtoa_r+0x216>
 800a702:	3f01      	subs	r7, #1
 800a704:	2300      	movs	r3, #0
 800a706:	9310      	str	r3, [sp, #64]	@ 0x40
 800a708:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a70a:	1b9b      	subs	r3, r3, r6
 800a70c:	1e5a      	subs	r2, r3, #1
 800a70e:	bf45      	ittet	mi
 800a710:	f1c3 0301 	rsbmi	r3, r3, #1
 800a714:	9300      	strmi	r3, [sp, #0]
 800a716:	2300      	movpl	r3, #0
 800a718:	2300      	movmi	r3, #0
 800a71a:	9206      	str	r2, [sp, #24]
 800a71c:	bf54      	ite	pl
 800a71e:	9300      	strpl	r3, [sp, #0]
 800a720:	9306      	strmi	r3, [sp, #24]
 800a722:	2f00      	cmp	r7, #0
 800a724:	db39      	blt.n	800a79a <_dtoa_r+0x21a>
 800a726:	9b06      	ldr	r3, [sp, #24]
 800a728:	970d      	str	r7, [sp, #52]	@ 0x34
 800a72a:	443b      	add	r3, r7
 800a72c:	9306      	str	r3, [sp, #24]
 800a72e:	2300      	movs	r3, #0
 800a730:	9308      	str	r3, [sp, #32]
 800a732:	9b07      	ldr	r3, [sp, #28]
 800a734:	2b09      	cmp	r3, #9
 800a736:	d863      	bhi.n	800a800 <_dtoa_r+0x280>
 800a738:	2b05      	cmp	r3, #5
 800a73a:	bfc4      	itt	gt
 800a73c:	3b04      	subgt	r3, #4
 800a73e:	9307      	strgt	r3, [sp, #28]
 800a740:	9b07      	ldr	r3, [sp, #28]
 800a742:	f1a3 0302 	sub.w	r3, r3, #2
 800a746:	bfcc      	ite	gt
 800a748:	2400      	movgt	r4, #0
 800a74a:	2401      	movle	r4, #1
 800a74c:	2b03      	cmp	r3, #3
 800a74e:	d863      	bhi.n	800a818 <_dtoa_r+0x298>
 800a750:	e8df f003 	tbb	[pc, r3]
 800a754:	2b375452 	.word	0x2b375452
 800a758:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a75c:	441e      	add	r6, r3
 800a75e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a762:	2b20      	cmp	r3, #32
 800a764:	bfc1      	itttt	gt
 800a766:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a76a:	409f      	lslgt	r7, r3
 800a76c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a770:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a774:	bfd6      	itet	le
 800a776:	f1c3 0320 	rsble	r3, r3, #32
 800a77a:	ea47 0003 	orrgt.w	r0, r7, r3
 800a77e:	fa04 f003 	lslle.w	r0, r4, r3
 800a782:	f7f5 febf 	bl	8000504 <__aeabi_ui2d>
 800a786:	2201      	movs	r2, #1
 800a788:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a78c:	3e01      	subs	r6, #1
 800a78e:	9212      	str	r2, [sp, #72]	@ 0x48
 800a790:	e776      	b.n	800a680 <_dtoa_r+0x100>
 800a792:	2301      	movs	r3, #1
 800a794:	e7b7      	b.n	800a706 <_dtoa_r+0x186>
 800a796:	9010      	str	r0, [sp, #64]	@ 0x40
 800a798:	e7b6      	b.n	800a708 <_dtoa_r+0x188>
 800a79a:	9b00      	ldr	r3, [sp, #0]
 800a79c:	1bdb      	subs	r3, r3, r7
 800a79e:	9300      	str	r3, [sp, #0]
 800a7a0:	427b      	negs	r3, r7
 800a7a2:	9308      	str	r3, [sp, #32]
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	930d      	str	r3, [sp, #52]	@ 0x34
 800a7a8:	e7c3      	b.n	800a732 <_dtoa_r+0x1b2>
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a7b0:	eb07 0b03 	add.w	fp, r7, r3
 800a7b4:	f10b 0301 	add.w	r3, fp, #1
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	9303      	str	r3, [sp, #12]
 800a7bc:	bfb8      	it	lt
 800a7be:	2301      	movlt	r3, #1
 800a7c0:	e006      	b.n	800a7d0 <_dtoa_r+0x250>
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	dd28      	ble.n	800a81e <_dtoa_r+0x29e>
 800a7cc:	469b      	mov	fp, r3
 800a7ce:	9303      	str	r3, [sp, #12]
 800a7d0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a7d4:	2100      	movs	r1, #0
 800a7d6:	2204      	movs	r2, #4
 800a7d8:	f102 0514 	add.w	r5, r2, #20
 800a7dc:	429d      	cmp	r5, r3
 800a7de:	d926      	bls.n	800a82e <_dtoa_r+0x2ae>
 800a7e0:	6041      	str	r1, [r0, #4]
 800a7e2:	4648      	mov	r0, r9
 800a7e4:	f001 f8e8 	bl	800b9b8 <_Balloc>
 800a7e8:	4682      	mov	sl, r0
 800a7ea:	2800      	cmp	r0, #0
 800a7ec:	d142      	bne.n	800a874 <_dtoa_r+0x2f4>
 800a7ee:	4b1e      	ldr	r3, [pc, #120]	@ (800a868 <_dtoa_r+0x2e8>)
 800a7f0:	4602      	mov	r2, r0
 800a7f2:	f240 11af 	movw	r1, #431	@ 0x1af
 800a7f6:	e6da      	b.n	800a5ae <_dtoa_r+0x2e>
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	e7e3      	b.n	800a7c4 <_dtoa_r+0x244>
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	e7d5      	b.n	800a7ac <_dtoa_r+0x22c>
 800a800:	2401      	movs	r4, #1
 800a802:	2300      	movs	r3, #0
 800a804:	9307      	str	r3, [sp, #28]
 800a806:	9409      	str	r4, [sp, #36]	@ 0x24
 800a808:	f04f 3bff 	mov.w	fp, #4294967295
 800a80c:	2200      	movs	r2, #0
 800a80e:	f8cd b00c 	str.w	fp, [sp, #12]
 800a812:	2312      	movs	r3, #18
 800a814:	920c      	str	r2, [sp, #48]	@ 0x30
 800a816:	e7db      	b.n	800a7d0 <_dtoa_r+0x250>
 800a818:	2301      	movs	r3, #1
 800a81a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a81c:	e7f4      	b.n	800a808 <_dtoa_r+0x288>
 800a81e:	f04f 0b01 	mov.w	fp, #1
 800a822:	f8cd b00c 	str.w	fp, [sp, #12]
 800a826:	465b      	mov	r3, fp
 800a828:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a82c:	e7d0      	b.n	800a7d0 <_dtoa_r+0x250>
 800a82e:	3101      	adds	r1, #1
 800a830:	0052      	lsls	r2, r2, #1
 800a832:	e7d1      	b.n	800a7d8 <_dtoa_r+0x258>
 800a834:	f3af 8000 	nop.w
 800a838:	636f4361 	.word	0x636f4361
 800a83c:	3fd287a7 	.word	0x3fd287a7
 800a840:	8b60c8b3 	.word	0x8b60c8b3
 800a844:	3fc68a28 	.word	0x3fc68a28
 800a848:	509f79fb 	.word	0x509f79fb
 800a84c:	3fd34413 	.word	0x3fd34413
 800a850:	0800d10b 	.word	0x0800d10b
 800a854:	0800d122 	.word	0x0800d122
 800a858:	7ff00000 	.word	0x7ff00000
 800a85c:	0800d0d3 	.word	0x0800d0d3
 800a860:	3ff80000 	.word	0x3ff80000
 800a864:	0800d420 	.word	0x0800d420
 800a868:	0800d17a 	.word	0x0800d17a
 800a86c:	0800d107 	.word	0x0800d107
 800a870:	0800d0d2 	.word	0x0800d0d2
 800a874:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a878:	6018      	str	r0, [r3, #0]
 800a87a:	9b03      	ldr	r3, [sp, #12]
 800a87c:	2b0e      	cmp	r3, #14
 800a87e:	f200 80a1 	bhi.w	800a9c4 <_dtoa_r+0x444>
 800a882:	2c00      	cmp	r4, #0
 800a884:	f000 809e 	beq.w	800a9c4 <_dtoa_r+0x444>
 800a888:	2f00      	cmp	r7, #0
 800a88a:	dd33      	ble.n	800a8f4 <_dtoa_r+0x374>
 800a88c:	4b9c      	ldr	r3, [pc, #624]	@ (800ab00 <_dtoa_r+0x580>)
 800a88e:	f007 020f 	and.w	r2, r7, #15
 800a892:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a896:	ed93 7b00 	vldr	d7, [r3]
 800a89a:	05f8      	lsls	r0, r7, #23
 800a89c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a8a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a8a4:	d516      	bpl.n	800a8d4 <_dtoa_r+0x354>
 800a8a6:	4b97      	ldr	r3, [pc, #604]	@ (800ab04 <_dtoa_r+0x584>)
 800a8a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a8ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a8b0:	f7f5 ffcc 	bl	800084c <__aeabi_ddiv>
 800a8b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8b8:	f004 040f 	and.w	r4, r4, #15
 800a8bc:	2603      	movs	r6, #3
 800a8be:	4d91      	ldr	r5, [pc, #580]	@ (800ab04 <_dtoa_r+0x584>)
 800a8c0:	b954      	cbnz	r4, 800a8d8 <_dtoa_r+0x358>
 800a8c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a8c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a8ca:	f7f5 ffbf 	bl	800084c <__aeabi_ddiv>
 800a8ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8d2:	e028      	b.n	800a926 <_dtoa_r+0x3a6>
 800a8d4:	2602      	movs	r6, #2
 800a8d6:	e7f2      	b.n	800a8be <_dtoa_r+0x33e>
 800a8d8:	07e1      	lsls	r1, r4, #31
 800a8da:	d508      	bpl.n	800a8ee <_dtoa_r+0x36e>
 800a8dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a8e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a8e4:	f7f5 fe88 	bl	80005f8 <__aeabi_dmul>
 800a8e8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a8ec:	3601      	adds	r6, #1
 800a8ee:	1064      	asrs	r4, r4, #1
 800a8f0:	3508      	adds	r5, #8
 800a8f2:	e7e5      	b.n	800a8c0 <_dtoa_r+0x340>
 800a8f4:	f000 80af 	beq.w	800aa56 <_dtoa_r+0x4d6>
 800a8f8:	427c      	negs	r4, r7
 800a8fa:	4b81      	ldr	r3, [pc, #516]	@ (800ab00 <_dtoa_r+0x580>)
 800a8fc:	4d81      	ldr	r5, [pc, #516]	@ (800ab04 <_dtoa_r+0x584>)
 800a8fe:	f004 020f 	and.w	r2, r4, #15
 800a902:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a90a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a90e:	f7f5 fe73 	bl	80005f8 <__aeabi_dmul>
 800a912:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a916:	1124      	asrs	r4, r4, #4
 800a918:	2300      	movs	r3, #0
 800a91a:	2602      	movs	r6, #2
 800a91c:	2c00      	cmp	r4, #0
 800a91e:	f040 808f 	bne.w	800aa40 <_dtoa_r+0x4c0>
 800a922:	2b00      	cmp	r3, #0
 800a924:	d1d3      	bne.n	800a8ce <_dtoa_r+0x34e>
 800a926:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a928:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	f000 8094 	beq.w	800aa5a <_dtoa_r+0x4da>
 800a932:	4b75      	ldr	r3, [pc, #468]	@ (800ab08 <_dtoa_r+0x588>)
 800a934:	2200      	movs	r2, #0
 800a936:	4620      	mov	r0, r4
 800a938:	4629      	mov	r1, r5
 800a93a:	f7f6 f8cf 	bl	8000adc <__aeabi_dcmplt>
 800a93e:	2800      	cmp	r0, #0
 800a940:	f000 808b 	beq.w	800aa5a <_dtoa_r+0x4da>
 800a944:	9b03      	ldr	r3, [sp, #12]
 800a946:	2b00      	cmp	r3, #0
 800a948:	f000 8087 	beq.w	800aa5a <_dtoa_r+0x4da>
 800a94c:	f1bb 0f00 	cmp.w	fp, #0
 800a950:	dd34      	ble.n	800a9bc <_dtoa_r+0x43c>
 800a952:	4620      	mov	r0, r4
 800a954:	4b6d      	ldr	r3, [pc, #436]	@ (800ab0c <_dtoa_r+0x58c>)
 800a956:	2200      	movs	r2, #0
 800a958:	4629      	mov	r1, r5
 800a95a:	f7f5 fe4d 	bl	80005f8 <__aeabi_dmul>
 800a95e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a962:	f107 38ff 	add.w	r8, r7, #4294967295
 800a966:	3601      	adds	r6, #1
 800a968:	465c      	mov	r4, fp
 800a96a:	4630      	mov	r0, r6
 800a96c:	f7f5 fdda 	bl	8000524 <__aeabi_i2d>
 800a970:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a974:	f7f5 fe40 	bl	80005f8 <__aeabi_dmul>
 800a978:	4b65      	ldr	r3, [pc, #404]	@ (800ab10 <_dtoa_r+0x590>)
 800a97a:	2200      	movs	r2, #0
 800a97c:	f7f5 fc86 	bl	800028c <__adddf3>
 800a980:	4605      	mov	r5, r0
 800a982:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a986:	2c00      	cmp	r4, #0
 800a988:	d16a      	bne.n	800aa60 <_dtoa_r+0x4e0>
 800a98a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a98e:	4b61      	ldr	r3, [pc, #388]	@ (800ab14 <_dtoa_r+0x594>)
 800a990:	2200      	movs	r2, #0
 800a992:	f7f5 fc79 	bl	8000288 <__aeabi_dsub>
 800a996:	4602      	mov	r2, r0
 800a998:	460b      	mov	r3, r1
 800a99a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a99e:	462a      	mov	r2, r5
 800a9a0:	4633      	mov	r3, r6
 800a9a2:	f7f6 f8b9 	bl	8000b18 <__aeabi_dcmpgt>
 800a9a6:	2800      	cmp	r0, #0
 800a9a8:	f040 8298 	bne.w	800aedc <_dtoa_r+0x95c>
 800a9ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9b0:	462a      	mov	r2, r5
 800a9b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a9b6:	f7f6 f891 	bl	8000adc <__aeabi_dcmplt>
 800a9ba:	bb38      	cbnz	r0, 800aa0c <_dtoa_r+0x48c>
 800a9bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a9c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a9c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	f2c0 8157 	blt.w	800ac7a <_dtoa_r+0x6fa>
 800a9cc:	2f0e      	cmp	r7, #14
 800a9ce:	f300 8154 	bgt.w	800ac7a <_dtoa_r+0x6fa>
 800a9d2:	4b4b      	ldr	r3, [pc, #300]	@ (800ab00 <_dtoa_r+0x580>)
 800a9d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a9d8:	ed93 7b00 	vldr	d7, [r3]
 800a9dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	ed8d 7b00 	vstr	d7, [sp]
 800a9e4:	f280 80e5 	bge.w	800abb2 <_dtoa_r+0x632>
 800a9e8:	9b03      	ldr	r3, [sp, #12]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	f300 80e1 	bgt.w	800abb2 <_dtoa_r+0x632>
 800a9f0:	d10c      	bne.n	800aa0c <_dtoa_r+0x48c>
 800a9f2:	4b48      	ldr	r3, [pc, #288]	@ (800ab14 <_dtoa_r+0x594>)
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	ec51 0b17 	vmov	r0, r1, d7
 800a9fa:	f7f5 fdfd 	bl	80005f8 <__aeabi_dmul>
 800a9fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa02:	f7f6 f87f 	bl	8000b04 <__aeabi_dcmpge>
 800aa06:	2800      	cmp	r0, #0
 800aa08:	f000 8266 	beq.w	800aed8 <_dtoa_r+0x958>
 800aa0c:	2400      	movs	r4, #0
 800aa0e:	4625      	mov	r5, r4
 800aa10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aa12:	4656      	mov	r6, sl
 800aa14:	ea6f 0803 	mvn.w	r8, r3
 800aa18:	2700      	movs	r7, #0
 800aa1a:	4621      	mov	r1, r4
 800aa1c:	4648      	mov	r0, r9
 800aa1e:	f001 f80b 	bl	800ba38 <_Bfree>
 800aa22:	2d00      	cmp	r5, #0
 800aa24:	f000 80bd 	beq.w	800aba2 <_dtoa_r+0x622>
 800aa28:	b12f      	cbz	r7, 800aa36 <_dtoa_r+0x4b6>
 800aa2a:	42af      	cmp	r7, r5
 800aa2c:	d003      	beq.n	800aa36 <_dtoa_r+0x4b6>
 800aa2e:	4639      	mov	r1, r7
 800aa30:	4648      	mov	r0, r9
 800aa32:	f001 f801 	bl	800ba38 <_Bfree>
 800aa36:	4629      	mov	r1, r5
 800aa38:	4648      	mov	r0, r9
 800aa3a:	f000 fffd 	bl	800ba38 <_Bfree>
 800aa3e:	e0b0      	b.n	800aba2 <_dtoa_r+0x622>
 800aa40:	07e2      	lsls	r2, r4, #31
 800aa42:	d505      	bpl.n	800aa50 <_dtoa_r+0x4d0>
 800aa44:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aa48:	f7f5 fdd6 	bl	80005f8 <__aeabi_dmul>
 800aa4c:	3601      	adds	r6, #1
 800aa4e:	2301      	movs	r3, #1
 800aa50:	1064      	asrs	r4, r4, #1
 800aa52:	3508      	adds	r5, #8
 800aa54:	e762      	b.n	800a91c <_dtoa_r+0x39c>
 800aa56:	2602      	movs	r6, #2
 800aa58:	e765      	b.n	800a926 <_dtoa_r+0x3a6>
 800aa5a:	9c03      	ldr	r4, [sp, #12]
 800aa5c:	46b8      	mov	r8, r7
 800aa5e:	e784      	b.n	800a96a <_dtoa_r+0x3ea>
 800aa60:	4b27      	ldr	r3, [pc, #156]	@ (800ab00 <_dtoa_r+0x580>)
 800aa62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aa64:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aa68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aa6c:	4454      	add	r4, sl
 800aa6e:	2900      	cmp	r1, #0
 800aa70:	d054      	beq.n	800ab1c <_dtoa_r+0x59c>
 800aa72:	4929      	ldr	r1, [pc, #164]	@ (800ab18 <_dtoa_r+0x598>)
 800aa74:	2000      	movs	r0, #0
 800aa76:	f7f5 fee9 	bl	800084c <__aeabi_ddiv>
 800aa7a:	4633      	mov	r3, r6
 800aa7c:	462a      	mov	r2, r5
 800aa7e:	f7f5 fc03 	bl	8000288 <__aeabi_dsub>
 800aa82:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa86:	4656      	mov	r6, sl
 800aa88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa8c:	f7f6 f864 	bl	8000b58 <__aeabi_d2iz>
 800aa90:	4605      	mov	r5, r0
 800aa92:	f7f5 fd47 	bl	8000524 <__aeabi_i2d>
 800aa96:	4602      	mov	r2, r0
 800aa98:	460b      	mov	r3, r1
 800aa9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa9e:	f7f5 fbf3 	bl	8000288 <__aeabi_dsub>
 800aaa2:	3530      	adds	r5, #48	@ 0x30
 800aaa4:	4602      	mov	r2, r0
 800aaa6:	460b      	mov	r3, r1
 800aaa8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aaac:	f806 5b01 	strb.w	r5, [r6], #1
 800aab0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aab4:	f7f6 f812 	bl	8000adc <__aeabi_dcmplt>
 800aab8:	2800      	cmp	r0, #0
 800aaba:	d172      	bne.n	800aba2 <_dtoa_r+0x622>
 800aabc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aac0:	4911      	ldr	r1, [pc, #68]	@ (800ab08 <_dtoa_r+0x588>)
 800aac2:	2000      	movs	r0, #0
 800aac4:	f7f5 fbe0 	bl	8000288 <__aeabi_dsub>
 800aac8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aacc:	f7f6 f806 	bl	8000adc <__aeabi_dcmplt>
 800aad0:	2800      	cmp	r0, #0
 800aad2:	f040 80b4 	bne.w	800ac3e <_dtoa_r+0x6be>
 800aad6:	42a6      	cmp	r6, r4
 800aad8:	f43f af70 	beq.w	800a9bc <_dtoa_r+0x43c>
 800aadc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aae0:	4b0a      	ldr	r3, [pc, #40]	@ (800ab0c <_dtoa_r+0x58c>)
 800aae2:	2200      	movs	r2, #0
 800aae4:	f7f5 fd88 	bl	80005f8 <__aeabi_dmul>
 800aae8:	4b08      	ldr	r3, [pc, #32]	@ (800ab0c <_dtoa_r+0x58c>)
 800aaea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aaee:	2200      	movs	r2, #0
 800aaf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aaf4:	f7f5 fd80 	bl	80005f8 <__aeabi_dmul>
 800aaf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aafc:	e7c4      	b.n	800aa88 <_dtoa_r+0x508>
 800aafe:	bf00      	nop
 800ab00:	0800d420 	.word	0x0800d420
 800ab04:	0800d3f8 	.word	0x0800d3f8
 800ab08:	3ff00000 	.word	0x3ff00000
 800ab0c:	40240000 	.word	0x40240000
 800ab10:	401c0000 	.word	0x401c0000
 800ab14:	40140000 	.word	0x40140000
 800ab18:	3fe00000 	.word	0x3fe00000
 800ab1c:	4631      	mov	r1, r6
 800ab1e:	4628      	mov	r0, r5
 800ab20:	f7f5 fd6a 	bl	80005f8 <__aeabi_dmul>
 800ab24:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ab28:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ab2a:	4656      	mov	r6, sl
 800ab2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab30:	f7f6 f812 	bl	8000b58 <__aeabi_d2iz>
 800ab34:	4605      	mov	r5, r0
 800ab36:	f7f5 fcf5 	bl	8000524 <__aeabi_i2d>
 800ab3a:	4602      	mov	r2, r0
 800ab3c:	460b      	mov	r3, r1
 800ab3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab42:	f7f5 fba1 	bl	8000288 <__aeabi_dsub>
 800ab46:	3530      	adds	r5, #48	@ 0x30
 800ab48:	f806 5b01 	strb.w	r5, [r6], #1
 800ab4c:	4602      	mov	r2, r0
 800ab4e:	460b      	mov	r3, r1
 800ab50:	42a6      	cmp	r6, r4
 800ab52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ab56:	f04f 0200 	mov.w	r2, #0
 800ab5a:	d124      	bne.n	800aba6 <_dtoa_r+0x626>
 800ab5c:	4baf      	ldr	r3, [pc, #700]	@ (800ae1c <_dtoa_r+0x89c>)
 800ab5e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ab62:	f7f5 fb93 	bl	800028c <__adddf3>
 800ab66:	4602      	mov	r2, r0
 800ab68:	460b      	mov	r3, r1
 800ab6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab6e:	f7f5 ffd3 	bl	8000b18 <__aeabi_dcmpgt>
 800ab72:	2800      	cmp	r0, #0
 800ab74:	d163      	bne.n	800ac3e <_dtoa_r+0x6be>
 800ab76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ab7a:	49a8      	ldr	r1, [pc, #672]	@ (800ae1c <_dtoa_r+0x89c>)
 800ab7c:	2000      	movs	r0, #0
 800ab7e:	f7f5 fb83 	bl	8000288 <__aeabi_dsub>
 800ab82:	4602      	mov	r2, r0
 800ab84:	460b      	mov	r3, r1
 800ab86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab8a:	f7f5 ffa7 	bl	8000adc <__aeabi_dcmplt>
 800ab8e:	2800      	cmp	r0, #0
 800ab90:	f43f af14 	beq.w	800a9bc <_dtoa_r+0x43c>
 800ab94:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ab96:	1e73      	subs	r3, r6, #1
 800ab98:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ab9a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ab9e:	2b30      	cmp	r3, #48	@ 0x30
 800aba0:	d0f8      	beq.n	800ab94 <_dtoa_r+0x614>
 800aba2:	4647      	mov	r7, r8
 800aba4:	e03b      	b.n	800ac1e <_dtoa_r+0x69e>
 800aba6:	4b9e      	ldr	r3, [pc, #632]	@ (800ae20 <_dtoa_r+0x8a0>)
 800aba8:	f7f5 fd26 	bl	80005f8 <__aeabi_dmul>
 800abac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800abb0:	e7bc      	b.n	800ab2c <_dtoa_r+0x5ac>
 800abb2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800abb6:	4656      	mov	r6, sl
 800abb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abbc:	4620      	mov	r0, r4
 800abbe:	4629      	mov	r1, r5
 800abc0:	f7f5 fe44 	bl	800084c <__aeabi_ddiv>
 800abc4:	f7f5 ffc8 	bl	8000b58 <__aeabi_d2iz>
 800abc8:	4680      	mov	r8, r0
 800abca:	f7f5 fcab 	bl	8000524 <__aeabi_i2d>
 800abce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800abd2:	f7f5 fd11 	bl	80005f8 <__aeabi_dmul>
 800abd6:	4602      	mov	r2, r0
 800abd8:	460b      	mov	r3, r1
 800abda:	4620      	mov	r0, r4
 800abdc:	4629      	mov	r1, r5
 800abde:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800abe2:	f7f5 fb51 	bl	8000288 <__aeabi_dsub>
 800abe6:	f806 4b01 	strb.w	r4, [r6], #1
 800abea:	9d03      	ldr	r5, [sp, #12]
 800abec:	eba6 040a 	sub.w	r4, r6, sl
 800abf0:	42a5      	cmp	r5, r4
 800abf2:	4602      	mov	r2, r0
 800abf4:	460b      	mov	r3, r1
 800abf6:	d133      	bne.n	800ac60 <_dtoa_r+0x6e0>
 800abf8:	f7f5 fb48 	bl	800028c <__adddf3>
 800abfc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac00:	4604      	mov	r4, r0
 800ac02:	460d      	mov	r5, r1
 800ac04:	f7f5 ff88 	bl	8000b18 <__aeabi_dcmpgt>
 800ac08:	b9c0      	cbnz	r0, 800ac3c <_dtoa_r+0x6bc>
 800ac0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac0e:	4620      	mov	r0, r4
 800ac10:	4629      	mov	r1, r5
 800ac12:	f7f5 ff59 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac16:	b110      	cbz	r0, 800ac1e <_dtoa_r+0x69e>
 800ac18:	f018 0f01 	tst.w	r8, #1
 800ac1c:	d10e      	bne.n	800ac3c <_dtoa_r+0x6bc>
 800ac1e:	9902      	ldr	r1, [sp, #8]
 800ac20:	4648      	mov	r0, r9
 800ac22:	f000 ff09 	bl	800ba38 <_Bfree>
 800ac26:	2300      	movs	r3, #0
 800ac28:	7033      	strb	r3, [r6, #0]
 800ac2a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ac2c:	3701      	adds	r7, #1
 800ac2e:	601f      	str	r7, [r3, #0]
 800ac30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	f000 824b 	beq.w	800b0ce <_dtoa_r+0xb4e>
 800ac38:	601e      	str	r6, [r3, #0]
 800ac3a:	e248      	b.n	800b0ce <_dtoa_r+0xb4e>
 800ac3c:	46b8      	mov	r8, r7
 800ac3e:	4633      	mov	r3, r6
 800ac40:	461e      	mov	r6, r3
 800ac42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac46:	2a39      	cmp	r2, #57	@ 0x39
 800ac48:	d106      	bne.n	800ac58 <_dtoa_r+0x6d8>
 800ac4a:	459a      	cmp	sl, r3
 800ac4c:	d1f8      	bne.n	800ac40 <_dtoa_r+0x6c0>
 800ac4e:	2230      	movs	r2, #48	@ 0x30
 800ac50:	f108 0801 	add.w	r8, r8, #1
 800ac54:	f88a 2000 	strb.w	r2, [sl]
 800ac58:	781a      	ldrb	r2, [r3, #0]
 800ac5a:	3201      	adds	r2, #1
 800ac5c:	701a      	strb	r2, [r3, #0]
 800ac5e:	e7a0      	b.n	800aba2 <_dtoa_r+0x622>
 800ac60:	4b6f      	ldr	r3, [pc, #444]	@ (800ae20 <_dtoa_r+0x8a0>)
 800ac62:	2200      	movs	r2, #0
 800ac64:	f7f5 fcc8 	bl	80005f8 <__aeabi_dmul>
 800ac68:	2200      	movs	r2, #0
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	4604      	mov	r4, r0
 800ac6e:	460d      	mov	r5, r1
 800ac70:	f7f5 ff2a 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac74:	2800      	cmp	r0, #0
 800ac76:	d09f      	beq.n	800abb8 <_dtoa_r+0x638>
 800ac78:	e7d1      	b.n	800ac1e <_dtoa_r+0x69e>
 800ac7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac7c:	2a00      	cmp	r2, #0
 800ac7e:	f000 80ea 	beq.w	800ae56 <_dtoa_r+0x8d6>
 800ac82:	9a07      	ldr	r2, [sp, #28]
 800ac84:	2a01      	cmp	r2, #1
 800ac86:	f300 80cd 	bgt.w	800ae24 <_dtoa_r+0x8a4>
 800ac8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ac8c:	2a00      	cmp	r2, #0
 800ac8e:	f000 80c1 	beq.w	800ae14 <_dtoa_r+0x894>
 800ac92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ac96:	9c08      	ldr	r4, [sp, #32]
 800ac98:	9e00      	ldr	r6, [sp, #0]
 800ac9a:	9a00      	ldr	r2, [sp, #0]
 800ac9c:	441a      	add	r2, r3
 800ac9e:	9200      	str	r2, [sp, #0]
 800aca0:	9a06      	ldr	r2, [sp, #24]
 800aca2:	2101      	movs	r1, #1
 800aca4:	441a      	add	r2, r3
 800aca6:	4648      	mov	r0, r9
 800aca8:	9206      	str	r2, [sp, #24]
 800acaa:	f000 ffc3 	bl	800bc34 <__i2b>
 800acae:	4605      	mov	r5, r0
 800acb0:	b166      	cbz	r6, 800accc <_dtoa_r+0x74c>
 800acb2:	9b06      	ldr	r3, [sp, #24]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	dd09      	ble.n	800accc <_dtoa_r+0x74c>
 800acb8:	42b3      	cmp	r3, r6
 800acba:	9a00      	ldr	r2, [sp, #0]
 800acbc:	bfa8      	it	ge
 800acbe:	4633      	movge	r3, r6
 800acc0:	1ad2      	subs	r2, r2, r3
 800acc2:	9200      	str	r2, [sp, #0]
 800acc4:	9a06      	ldr	r2, [sp, #24]
 800acc6:	1af6      	subs	r6, r6, r3
 800acc8:	1ad3      	subs	r3, r2, r3
 800acca:	9306      	str	r3, [sp, #24]
 800accc:	9b08      	ldr	r3, [sp, #32]
 800acce:	b30b      	cbz	r3, 800ad14 <_dtoa_r+0x794>
 800acd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	f000 80c6 	beq.w	800ae64 <_dtoa_r+0x8e4>
 800acd8:	2c00      	cmp	r4, #0
 800acda:	f000 80c0 	beq.w	800ae5e <_dtoa_r+0x8de>
 800acde:	4629      	mov	r1, r5
 800ace0:	4622      	mov	r2, r4
 800ace2:	4648      	mov	r0, r9
 800ace4:	f001 f85e 	bl	800bda4 <__pow5mult>
 800ace8:	9a02      	ldr	r2, [sp, #8]
 800acea:	4601      	mov	r1, r0
 800acec:	4605      	mov	r5, r0
 800acee:	4648      	mov	r0, r9
 800acf0:	f000 ffb6 	bl	800bc60 <__multiply>
 800acf4:	9902      	ldr	r1, [sp, #8]
 800acf6:	4680      	mov	r8, r0
 800acf8:	4648      	mov	r0, r9
 800acfa:	f000 fe9d 	bl	800ba38 <_Bfree>
 800acfe:	9b08      	ldr	r3, [sp, #32]
 800ad00:	1b1b      	subs	r3, r3, r4
 800ad02:	9308      	str	r3, [sp, #32]
 800ad04:	f000 80b1 	beq.w	800ae6a <_dtoa_r+0x8ea>
 800ad08:	9a08      	ldr	r2, [sp, #32]
 800ad0a:	4641      	mov	r1, r8
 800ad0c:	4648      	mov	r0, r9
 800ad0e:	f001 f849 	bl	800bda4 <__pow5mult>
 800ad12:	9002      	str	r0, [sp, #8]
 800ad14:	2101      	movs	r1, #1
 800ad16:	4648      	mov	r0, r9
 800ad18:	f000 ff8c 	bl	800bc34 <__i2b>
 800ad1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad1e:	4604      	mov	r4, r0
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	f000 81d8 	beq.w	800b0d6 <_dtoa_r+0xb56>
 800ad26:	461a      	mov	r2, r3
 800ad28:	4601      	mov	r1, r0
 800ad2a:	4648      	mov	r0, r9
 800ad2c:	f001 f83a 	bl	800bda4 <__pow5mult>
 800ad30:	9b07      	ldr	r3, [sp, #28]
 800ad32:	2b01      	cmp	r3, #1
 800ad34:	4604      	mov	r4, r0
 800ad36:	f300 809f 	bgt.w	800ae78 <_dtoa_r+0x8f8>
 800ad3a:	9b04      	ldr	r3, [sp, #16]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	f040 8097 	bne.w	800ae70 <_dtoa_r+0x8f0>
 800ad42:	9b05      	ldr	r3, [sp, #20]
 800ad44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	f040 8093 	bne.w	800ae74 <_dtoa_r+0x8f4>
 800ad4e:	9b05      	ldr	r3, [sp, #20]
 800ad50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ad54:	0d1b      	lsrs	r3, r3, #20
 800ad56:	051b      	lsls	r3, r3, #20
 800ad58:	b133      	cbz	r3, 800ad68 <_dtoa_r+0x7e8>
 800ad5a:	9b00      	ldr	r3, [sp, #0]
 800ad5c:	3301      	adds	r3, #1
 800ad5e:	9300      	str	r3, [sp, #0]
 800ad60:	9b06      	ldr	r3, [sp, #24]
 800ad62:	3301      	adds	r3, #1
 800ad64:	9306      	str	r3, [sp, #24]
 800ad66:	2301      	movs	r3, #1
 800ad68:	9308      	str	r3, [sp, #32]
 800ad6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	f000 81b8 	beq.w	800b0e2 <_dtoa_r+0xb62>
 800ad72:	6923      	ldr	r3, [r4, #16]
 800ad74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ad78:	6918      	ldr	r0, [r3, #16]
 800ad7a:	f000 ff0f 	bl	800bb9c <__hi0bits>
 800ad7e:	f1c0 0020 	rsb	r0, r0, #32
 800ad82:	9b06      	ldr	r3, [sp, #24]
 800ad84:	4418      	add	r0, r3
 800ad86:	f010 001f 	ands.w	r0, r0, #31
 800ad8a:	f000 8082 	beq.w	800ae92 <_dtoa_r+0x912>
 800ad8e:	f1c0 0320 	rsb	r3, r0, #32
 800ad92:	2b04      	cmp	r3, #4
 800ad94:	dd73      	ble.n	800ae7e <_dtoa_r+0x8fe>
 800ad96:	9b00      	ldr	r3, [sp, #0]
 800ad98:	f1c0 001c 	rsb	r0, r0, #28
 800ad9c:	4403      	add	r3, r0
 800ad9e:	9300      	str	r3, [sp, #0]
 800ada0:	9b06      	ldr	r3, [sp, #24]
 800ada2:	4403      	add	r3, r0
 800ada4:	4406      	add	r6, r0
 800ada6:	9306      	str	r3, [sp, #24]
 800ada8:	9b00      	ldr	r3, [sp, #0]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	dd05      	ble.n	800adba <_dtoa_r+0x83a>
 800adae:	9902      	ldr	r1, [sp, #8]
 800adb0:	461a      	mov	r2, r3
 800adb2:	4648      	mov	r0, r9
 800adb4:	f001 f850 	bl	800be58 <__lshift>
 800adb8:	9002      	str	r0, [sp, #8]
 800adba:	9b06      	ldr	r3, [sp, #24]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	dd05      	ble.n	800adcc <_dtoa_r+0x84c>
 800adc0:	4621      	mov	r1, r4
 800adc2:	461a      	mov	r2, r3
 800adc4:	4648      	mov	r0, r9
 800adc6:	f001 f847 	bl	800be58 <__lshift>
 800adca:	4604      	mov	r4, r0
 800adcc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800adce:	2b00      	cmp	r3, #0
 800add0:	d061      	beq.n	800ae96 <_dtoa_r+0x916>
 800add2:	9802      	ldr	r0, [sp, #8]
 800add4:	4621      	mov	r1, r4
 800add6:	f001 f8ab 	bl	800bf30 <__mcmp>
 800adda:	2800      	cmp	r0, #0
 800addc:	da5b      	bge.n	800ae96 <_dtoa_r+0x916>
 800adde:	2300      	movs	r3, #0
 800ade0:	9902      	ldr	r1, [sp, #8]
 800ade2:	220a      	movs	r2, #10
 800ade4:	4648      	mov	r0, r9
 800ade6:	f000 fe49 	bl	800ba7c <__multadd>
 800adea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adec:	9002      	str	r0, [sp, #8]
 800adee:	f107 38ff 	add.w	r8, r7, #4294967295
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	f000 8177 	beq.w	800b0e6 <_dtoa_r+0xb66>
 800adf8:	4629      	mov	r1, r5
 800adfa:	2300      	movs	r3, #0
 800adfc:	220a      	movs	r2, #10
 800adfe:	4648      	mov	r0, r9
 800ae00:	f000 fe3c 	bl	800ba7c <__multadd>
 800ae04:	f1bb 0f00 	cmp.w	fp, #0
 800ae08:	4605      	mov	r5, r0
 800ae0a:	dc6f      	bgt.n	800aeec <_dtoa_r+0x96c>
 800ae0c:	9b07      	ldr	r3, [sp, #28]
 800ae0e:	2b02      	cmp	r3, #2
 800ae10:	dc49      	bgt.n	800aea6 <_dtoa_r+0x926>
 800ae12:	e06b      	b.n	800aeec <_dtoa_r+0x96c>
 800ae14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ae16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ae1a:	e73c      	b.n	800ac96 <_dtoa_r+0x716>
 800ae1c:	3fe00000 	.word	0x3fe00000
 800ae20:	40240000 	.word	0x40240000
 800ae24:	9b03      	ldr	r3, [sp, #12]
 800ae26:	1e5c      	subs	r4, r3, #1
 800ae28:	9b08      	ldr	r3, [sp, #32]
 800ae2a:	42a3      	cmp	r3, r4
 800ae2c:	db09      	blt.n	800ae42 <_dtoa_r+0x8c2>
 800ae2e:	1b1c      	subs	r4, r3, r4
 800ae30:	9b03      	ldr	r3, [sp, #12]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	f6bf af30 	bge.w	800ac98 <_dtoa_r+0x718>
 800ae38:	9b00      	ldr	r3, [sp, #0]
 800ae3a:	9a03      	ldr	r2, [sp, #12]
 800ae3c:	1a9e      	subs	r6, r3, r2
 800ae3e:	2300      	movs	r3, #0
 800ae40:	e72b      	b.n	800ac9a <_dtoa_r+0x71a>
 800ae42:	9b08      	ldr	r3, [sp, #32]
 800ae44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ae46:	9408      	str	r4, [sp, #32]
 800ae48:	1ae3      	subs	r3, r4, r3
 800ae4a:	441a      	add	r2, r3
 800ae4c:	9e00      	ldr	r6, [sp, #0]
 800ae4e:	9b03      	ldr	r3, [sp, #12]
 800ae50:	920d      	str	r2, [sp, #52]	@ 0x34
 800ae52:	2400      	movs	r4, #0
 800ae54:	e721      	b.n	800ac9a <_dtoa_r+0x71a>
 800ae56:	9c08      	ldr	r4, [sp, #32]
 800ae58:	9e00      	ldr	r6, [sp, #0]
 800ae5a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ae5c:	e728      	b.n	800acb0 <_dtoa_r+0x730>
 800ae5e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ae62:	e751      	b.n	800ad08 <_dtoa_r+0x788>
 800ae64:	9a08      	ldr	r2, [sp, #32]
 800ae66:	9902      	ldr	r1, [sp, #8]
 800ae68:	e750      	b.n	800ad0c <_dtoa_r+0x78c>
 800ae6a:	f8cd 8008 	str.w	r8, [sp, #8]
 800ae6e:	e751      	b.n	800ad14 <_dtoa_r+0x794>
 800ae70:	2300      	movs	r3, #0
 800ae72:	e779      	b.n	800ad68 <_dtoa_r+0x7e8>
 800ae74:	9b04      	ldr	r3, [sp, #16]
 800ae76:	e777      	b.n	800ad68 <_dtoa_r+0x7e8>
 800ae78:	2300      	movs	r3, #0
 800ae7a:	9308      	str	r3, [sp, #32]
 800ae7c:	e779      	b.n	800ad72 <_dtoa_r+0x7f2>
 800ae7e:	d093      	beq.n	800ada8 <_dtoa_r+0x828>
 800ae80:	9a00      	ldr	r2, [sp, #0]
 800ae82:	331c      	adds	r3, #28
 800ae84:	441a      	add	r2, r3
 800ae86:	9200      	str	r2, [sp, #0]
 800ae88:	9a06      	ldr	r2, [sp, #24]
 800ae8a:	441a      	add	r2, r3
 800ae8c:	441e      	add	r6, r3
 800ae8e:	9206      	str	r2, [sp, #24]
 800ae90:	e78a      	b.n	800ada8 <_dtoa_r+0x828>
 800ae92:	4603      	mov	r3, r0
 800ae94:	e7f4      	b.n	800ae80 <_dtoa_r+0x900>
 800ae96:	9b03      	ldr	r3, [sp, #12]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	46b8      	mov	r8, r7
 800ae9c:	dc20      	bgt.n	800aee0 <_dtoa_r+0x960>
 800ae9e:	469b      	mov	fp, r3
 800aea0:	9b07      	ldr	r3, [sp, #28]
 800aea2:	2b02      	cmp	r3, #2
 800aea4:	dd1e      	ble.n	800aee4 <_dtoa_r+0x964>
 800aea6:	f1bb 0f00 	cmp.w	fp, #0
 800aeaa:	f47f adb1 	bne.w	800aa10 <_dtoa_r+0x490>
 800aeae:	4621      	mov	r1, r4
 800aeb0:	465b      	mov	r3, fp
 800aeb2:	2205      	movs	r2, #5
 800aeb4:	4648      	mov	r0, r9
 800aeb6:	f000 fde1 	bl	800ba7c <__multadd>
 800aeba:	4601      	mov	r1, r0
 800aebc:	4604      	mov	r4, r0
 800aebe:	9802      	ldr	r0, [sp, #8]
 800aec0:	f001 f836 	bl	800bf30 <__mcmp>
 800aec4:	2800      	cmp	r0, #0
 800aec6:	f77f ada3 	ble.w	800aa10 <_dtoa_r+0x490>
 800aeca:	4656      	mov	r6, sl
 800aecc:	2331      	movs	r3, #49	@ 0x31
 800aece:	f806 3b01 	strb.w	r3, [r6], #1
 800aed2:	f108 0801 	add.w	r8, r8, #1
 800aed6:	e59f      	b.n	800aa18 <_dtoa_r+0x498>
 800aed8:	9c03      	ldr	r4, [sp, #12]
 800aeda:	46b8      	mov	r8, r7
 800aedc:	4625      	mov	r5, r4
 800aede:	e7f4      	b.n	800aeca <_dtoa_r+0x94a>
 800aee0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800aee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	f000 8101 	beq.w	800b0ee <_dtoa_r+0xb6e>
 800aeec:	2e00      	cmp	r6, #0
 800aeee:	dd05      	ble.n	800aefc <_dtoa_r+0x97c>
 800aef0:	4629      	mov	r1, r5
 800aef2:	4632      	mov	r2, r6
 800aef4:	4648      	mov	r0, r9
 800aef6:	f000 ffaf 	bl	800be58 <__lshift>
 800aefa:	4605      	mov	r5, r0
 800aefc:	9b08      	ldr	r3, [sp, #32]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d05c      	beq.n	800afbc <_dtoa_r+0xa3c>
 800af02:	6869      	ldr	r1, [r5, #4]
 800af04:	4648      	mov	r0, r9
 800af06:	f000 fd57 	bl	800b9b8 <_Balloc>
 800af0a:	4606      	mov	r6, r0
 800af0c:	b928      	cbnz	r0, 800af1a <_dtoa_r+0x99a>
 800af0e:	4b82      	ldr	r3, [pc, #520]	@ (800b118 <_dtoa_r+0xb98>)
 800af10:	4602      	mov	r2, r0
 800af12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800af16:	f7ff bb4a 	b.w	800a5ae <_dtoa_r+0x2e>
 800af1a:	692a      	ldr	r2, [r5, #16]
 800af1c:	3202      	adds	r2, #2
 800af1e:	0092      	lsls	r2, r2, #2
 800af20:	f105 010c 	add.w	r1, r5, #12
 800af24:	300c      	adds	r0, #12
 800af26:	f7ff fa82 	bl	800a42e <memcpy>
 800af2a:	2201      	movs	r2, #1
 800af2c:	4631      	mov	r1, r6
 800af2e:	4648      	mov	r0, r9
 800af30:	f000 ff92 	bl	800be58 <__lshift>
 800af34:	f10a 0301 	add.w	r3, sl, #1
 800af38:	9300      	str	r3, [sp, #0]
 800af3a:	eb0a 030b 	add.w	r3, sl, fp
 800af3e:	9308      	str	r3, [sp, #32]
 800af40:	9b04      	ldr	r3, [sp, #16]
 800af42:	f003 0301 	and.w	r3, r3, #1
 800af46:	462f      	mov	r7, r5
 800af48:	9306      	str	r3, [sp, #24]
 800af4a:	4605      	mov	r5, r0
 800af4c:	9b00      	ldr	r3, [sp, #0]
 800af4e:	9802      	ldr	r0, [sp, #8]
 800af50:	4621      	mov	r1, r4
 800af52:	f103 3bff 	add.w	fp, r3, #4294967295
 800af56:	f7ff fa89 	bl	800a46c <quorem>
 800af5a:	4603      	mov	r3, r0
 800af5c:	3330      	adds	r3, #48	@ 0x30
 800af5e:	9003      	str	r0, [sp, #12]
 800af60:	4639      	mov	r1, r7
 800af62:	9802      	ldr	r0, [sp, #8]
 800af64:	9309      	str	r3, [sp, #36]	@ 0x24
 800af66:	f000 ffe3 	bl	800bf30 <__mcmp>
 800af6a:	462a      	mov	r2, r5
 800af6c:	9004      	str	r0, [sp, #16]
 800af6e:	4621      	mov	r1, r4
 800af70:	4648      	mov	r0, r9
 800af72:	f000 fff9 	bl	800bf68 <__mdiff>
 800af76:	68c2      	ldr	r2, [r0, #12]
 800af78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af7a:	4606      	mov	r6, r0
 800af7c:	bb02      	cbnz	r2, 800afc0 <_dtoa_r+0xa40>
 800af7e:	4601      	mov	r1, r0
 800af80:	9802      	ldr	r0, [sp, #8]
 800af82:	f000 ffd5 	bl	800bf30 <__mcmp>
 800af86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af88:	4602      	mov	r2, r0
 800af8a:	4631      	mov	r1, r6
 800af8c:	4648      	mov	r0, r9
 800af8e:	920c      	str	r2, [sp, #48]	@ 0x30
 800af90:	9309      	str	r3, [sp, #36]	@ 0x24
 800af92:	f000 fd51 	bl	800ba38 <_Bfree>
 800af96:	9b07      	ldr	r3, [sp, #28]
 800af98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800af9a:	9e00      	ldr	r6, [sp, #0]
 800af9c:	ea42 0103 	orr.w	r1, r2, r3
 800afa0:	9b06      	ldr	r3, [sp, #24]
 800afa2:	4319      	orrs	r1, r3
 800afa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afa6:	d10d      	bne.n	800afc4 <_dtoa_r+0xa44>
 800afa8:	2b39      	cmp	r3, #57	@ 0x39
 800afaa:	d027      	beq.n	800affc <_dtoa_r+0xa7c>
 800afac:	9a04      	ldr	r2, [sp, #16]
 800afae:	2a00      	cmp	r2, #0
 800afb0:	dd01      	ble.n	800afb6 <_dtoa_r+0xa36>
 800afb2:	9b03      	ldr	r3, [sp, #12]
 800afb4:	3331      	adds	r3, #49	@ 0x31
 800afb6:	f88b 3000 	strb.w	r3, [fp]
 800afba:	e52e      	b.n	800aa1a <_dtoa_r+0x49a>
 800afbc:	4628      	mov	r0, r5
 800afbe:	e7b9      	b.n	800af34 <_dtoa_r+0x9b4>
 800afc0:	2201      	movs	r2, #1
 800afc2:	e7e2      	b.n	800af8a <_dtoa_r+0xa0a>
 800afc4:	9904      	ldr	r1, [sp, #16]
 800afc6:	2900      	cmp	r1, #0
 800afc8:	db04      	blt.n	800afd4 <_dtoa_r+0xa54>
 800afca:	9807      	ldr	r0, [sp, #28]
 800afcc:	4301      	orrs	r1, r0
 800afce:	9806      	ldr	r0, [sp, #24]
 800afd0:	4301      	orrs	r1, r0
 800afd2:	d120      	bne.n	800b016 <_dtoa_r+0xa96>
 800afd4:	2a00      	cmp	r2, #0
 800afd6:	ddee      	ble.n	800afb6 <_dtoa_r+0xa36>
 800afd8:	9902      	ldr	r1, [sp, #8]
 800afda:	9300      	str	r3, [sp, #0]
 800afdc:	2201      	movs	r2, #1
 800afde:	4648      	mov	r0, r9
 800afe0:	f000 ff3a 	bl	800be58 <__lshift>
 800afe4:	4621      	mov	r1, r4
 800afe6:	9002      	str	r0, [sp, #8]
 800afe8:	f000 ffa2 	bl	800bf30 <__mcmp>
 800afec:	2800      	cmp	r0, #0
 800afee:	9b00      	ldr	r3, [sp, #0]
 800aff0:	dc02      	bgt.n	800aff8 <_dtoa_r+0xa78>
 800aff2:	d1e0      	bne.n	800afb6 <_dtoa_r+0xa36>
 800aff4:	07da      	lsls	r2, r3, #31
 800aff6:	d5de      	bpl.n	800afb6 <_dtoa_r+0xa36>
 800aff8:	2b39      	cmp	r3, #57	@ 0x39
 800affa:	d1da      	bne.n	800afb2 <_dtoa_r+0xa32>
 800affc:	2339      	movs	r3, #57	@ 0x39
 800affe:	f88b 3000 	strb.w	r3, [fp]
 800b002:	4633      	mov	r3, r6
 800b004:	461e      	mov	r6, r3
 800b006:	3b01      	subs	r3, #1
 800b008:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b00c:	2a39      	cmp	r2, #57	@ 0x39
 800b00e:	d04e      	beq.n	800b0ae <_dtoa_r+0xb2e>
 800b010:	3201      	adds	r2, #1
 800b012:	701a      	strb	r2, [r3, #0]
 800b014:	e501      	b.n	800aa1a <_dtoa_r+0x49a>
 800b016:	2a00      	cmp	r2, #0
 800b018:	dd03      	ble.n	800b022 <_dtoa_r+0xaa2>
 800b01a:	2b39      	cmp	r3, #57	@ 0x39
 800b01c:	d0ee      	beq.n	800affc <_dtoa_r+0xa7c>
 800b01e:	3301      	adds	r3, #1
 800b020:	e7c9      	b.n	800afb6 <_dtoa_r+0xa36>
 800b022:	9a00      	ldr	r2, [sp, #0]
 800b024:	9908      	ldr	r1, [sp, #32]
 800b026:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b02a:	428a      	cmp	r2, r1
 800b02c:	d028      	beq.n	800b080 <_dtoa_r+0xb00>
 800b02e:	9902      	ldr	r1, [sp, #8]
 800b030:	2300      	movs	r3, #0
 800b032:	220a      	movs	r2, #10
 800b034:	4648      	mov	r0, r9
 800b036:	f000 fd21 	bl	800ba7c <__multadd>
 800b03a:	42af      	cmp	r7, r5
 800b03c:	9002      	str	r0, [sp, #8]
 800b03e:	f04f 0300 	mov.w	r3, #0
 800b042:	f04f 020a 	mov.w	r2, #10
 800b046:	4639      	mov	r1, r7
 800b048:	4648      	mov	r0, r9
 800b04a:	d107      	bne.n	800b05c <_dtoa_r+0xadc>
 800b04c:	f000 fd16 	bl	800ba7c <__multadd>
 800b050:	4607      	mov	r7, r0
 800b052:	4605      	mov	r5, r0
 800b054:	9b00      	ldr	r3, [sp, #0]
 800b056:	3301      	adds	r3, #1
 800b058:	9300      	str	r3, [sp, #0]
 800b05a:	e777      	b.n	800af4c <_dtoa_r+0x9cc>
 800b05c:	f000 fd0e 	bl	800ba7c <__multadd>
 800b060:	4629      	mov	r1, r5
 800b062:	4607      	mov	r7, r0
 800b064:	2300      	movs	r3, #0
 800b066:	220a      	movs	r2, #10
 800b068:	4648      	mov	r0, r9
 800b06a:	f000 fd07 	bl	800ba7c <__multadd>
 800b06e:	4605      	mov	r5, r0
 800b070:	e7f0      	b.n	800b054 <_dtoa_r+0xad4>
 800b072:	f1bb 0f00 	cmp.w	fp, #0
 800b076:	bfcc      	ite	gt
 800b078:	465e      	movgt	r6, fp
 800b07a:	2601      	movle	r6, #1
 800b07c:	4456      	add	r6, sl
 800b07e:	2700      	movs	r7, #0
 800b080:	9902      	ldr	r1, [sp, #8]
 800b082:	9300      	str	r3, [sp, #0]
 800b084:	2201      	movs	r2, #1
 800b086:	4648      	mov	r0, r9
 800b088:	f000 fee6 	bl	800be58 <__lshift>
 800b08c:	4621      	mov	r1, r4
 800b08e:	9002      	str	r0, [sp, #8]
 800b090:	f000 ff4e 	bl	800bf30 <__mcmp>
 800b094:	2800      	cmp	r0, #0
 800b096:	dcb4      	bgt.n	800b002 <_dtoa_r+0xa82>
 800b098:	d102      	bne.n	800b0a0 <_dtoa_r+0xb20>
 800b09a:	9b00      	ldr	r3, [sp, #0]
 800b09c:	07db      	lsls	r3, r3, #31
 800b09e:	d4b0      	bmi.n	800b002 <_dtoa_r+0xa82>
 800b0a0:	4633      	mov	r3, r6
 800b0a2:	461e      	mov	r6, r3
 800b0a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0a8:	2a30      	cmp	r2, #48	@ 0x30
 800b0aa:	d0fa      	beq.n	800b0a2 <_dtoa_r+0xb22>
 800b0ac:	e4b5      	b.n	800aa1a <_dtoa_r+0x49a>
 800b0ae:	459a      	cmp	sl, r3
 800b0b0:	d1a8      	bne.n	800b004 <_dtoa_r+0xa84>
 800b0b2:	2331      	movs	r3, #49	@ 0x31
 800b0b4:	f108 0801 	add.w	r8, r8, #1
 800b0b8:	f88a 3000 	strb.w	r3, [sl]
 800b0bc:	e4ad      	b.n	800aa1a <_dtoa_r+0x49a>
 800b0be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b0c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b11c <_dtoa_r+0xb9c>
 800b0c4:	b11b      	cbz	r3, 800b0ce <_dtoa_r+0xb4e>
 800b0c6:	f10a 0308 	add.w	r3, sl, #8
 800b0ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b0cc:	6013      	str	r3, [r2, #0]
 800b0ce:	4650      	mov	r0, sl
 800b0d0:	b017      	add	sp, #92	@ 0x5c
 800b0d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0d6:	9b07      	ldr	r3, [sp, #28]
 800b0d8:	2b01      	cmp	r3, #1
 800b0da:	f77f ae2e 	ble.w	800ad3a <_dtoa_r+0x7ba>
 800b0de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b0e0:	9308      	str	r3, [sp, #32]
 800b0e2:	2001      	movs	r0, #1
 800b0e4:	e64d      	b.n	800ad82 <_dtoa_r+0x802>
 800b0e6:	f1bb 0f00 	cmp.w	fp, #0
 800b0ea:	f77f aed9 	ble.w	800aea0 <_dtoa_r+0x920>
 800b0ee:	4656      	mov	r6, sl
 800b0f0:	9802      	ldr	r0, [sp, #8]
 800b0f2:	4621      	mov	r1, r4
 800b0f4:	f7ff f9ba 	bl	800a46c <quorem>
 800b0f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b0fc:	f806 3b01 	strb.w	r3, [r6], #1
 800b100:	eba6 020a 	sub.w	r2, r6, sl
 800b104:	4593      	cmp	fp, r2
 800b106:	ddb4      	ble.n	800b072 <_dtoa_r+0xaf2>
 800b108:	9902      	ldr	r1, [sp, #8]
 800b10a:	2300      	movs	r3, #0
 800b10c:	220a      	movs	r2, #10
 800b10e:	4648      	mov	r0, r9
 800b110:	f000 fcb4 	bl	800ba7c <__multadd>
 800b114:	9002      	str	r0, [sp, #8]
 800b116:	e7eb      	b.n	800b0f0 <_dtoa_r+0xb70>
 800b118:	0800d17a 	.word	0x0800d17a
 800b11c:	0800d0fe 	.word	0x0800d0fe

0800b120 <_free_r>:
 800b120:	b538      	push	{r3, r4, r5, lr}
 800b122:	4605      	mov	r5, r0
 800b124:	2900      	cmp	r1, #0
 800b126:	d041      	beq.n	800b1ac <_free_r+0x8c>
 800b128:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b12c:	1f0c      	subs	r4, r1, #4
 800b12e:	2b00      	cmp	r3, #0
 800b130:	bfb8      	it	lt
 800b132:	18e4      	addlt	r4, r4, r3
 800b134:	f000 fc34 	bl	800b9a0 <__malloc_lock>
 800b138:	4a1d      	ldr	r2, [pc, #116]	@ (800b1b0 <_free_r+0x90>)
 800b13a:	6813      	ldr	r3, [r2, #0]
 800b13c:	b933      	cbnz	r3, 800b14c <_free_r+0x2c>
 800b13e:	6063      	str	r3, [r4, #4]
 800b140:	6014      	str	r4, [r2, #0]
 800b142:	4628      	mov	r0, r5
 800b144:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b148:	f000 bc30 	b.w	800b9ac <__malloc_unlock>
 800b14c:	42a3      	cmp	r3, r4
 800b14e:	d908      	bls.n	800b162 <_free_r+0x42>
 800b150:	6820      	ldr	r0, [r4, #0]
 800b152:	1821      	adds	r1, r4, r0
 800b154:	428b      	cmp	r3, r1
 800b156:	bf01      	itttt	eq
 800b158:	6819      	ldreq	r1, [r3, #0]
 800b15a:	685b      	ldreq	r3, [r3, #4]
 800b15c:	1809      	addeq	r1, r1, r0
 800b15e:	6021      	streq	r1, [r4, #0]
 800b160:	e7ed      	b.n	800b13e <_free_r+0x1e>
 800b162:	461a      	mov	r2, r3
 800b164:	685b      	ldr	r3, [r3, #4]
 800b166:	b10b      	cbz	r3, 800b16c <_free_r+0x4c>
 800b168:	42a3      	cmp	r3, r4
 800b16a:	d9fa      	bls.n	800b162 <_free_r+0x42>
 800b16c:	6811      	ldr	r1, [r2, #0]
 800b16e:	1850      	adds	r0, r2, r1
 800b170:	42a0      	cmp	r0, r4
 800b172:	d10b      	bne.n	800b18c <_free_r+0x6c>
 800b174:	6820      	ldr	r0, [r4, #0]
 800b176:	4401      	add	r1, r0
 800b178:	1850      	adds	r0, r2, r1
 800b17a:	4283      	cmp	r3, r0
 800b17c:	6011      	str	r1, [r2, #0]
 800b17e:	d1e0      	bne.n	800b142 <_free_r+0x22>
 800b180:	6818      	ldr	r0, [r3, #0]
 800b182:	685b      	ldr	r3, [r3, #4]
 800b184:	6053      	str	r3, [r2, #4]
 800b186:	4408      	add	r0, r1
 800b188:	6010      	str	r0, [r2, #0]
 800b18a:	e7da      	b.n	800b142 <_free_r+0x22>
 800b18c:	d902      	bls.n	800b194 <_free_r+0x74>
 800b18e:	230c      	movs	r3, #12
 800b190:	602b      	str	r3, [r5, #0]
 800b192:	e7d6      	b.n	800b142 <_free_r+0x22>
 800b194:	6820      	ldr	r0, [r4, #0]
 800b196:	1821      	adds	r1, r4, r0
 800b198:	428b      	cmp	r3, r1
 800b19a:	bf04      	itt	eq
 800b19c:	6819      	ldreq	r1, [r3, #0]
 800b19e:	685b      	ldreq	r3, [r3, #4]
 800b1a0:	6063      	str	r3, [r4, #4]
 800b1a2:	bf04      	itt	eq
 800b1a4:	1809      	addeq	r1, r1, r0
 800b1a6:	6021      	streq	r1, [r4, #0]
 800b1a8:	6054      	str	r4, [r2, #4]
 800b1aa:	e7ca      	b.n	800b142 <_free_r+0x22>
 800b1ac:	bd38      	pop	{r3, r4, r5, pc}
 800b1ae:	bf00      	nop
 800b1b0:	200006ec 	.word	0x200006ec

0800b1b4 <rshift>:
 800b1b4:	6903      	ldr	r3, [r0, #16]
 800b1b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b1ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b1be:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b1c2:	f100 0414 	add.w	r4, r0, #20
 800b1c6:	dd45      	ble.n	800b254 <rshift+0xa0>
 800b1c8:	f011 011f 	ands.w	r1, r1, #31
 800b1cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b1d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b1d4:	d10c      	bne.n	800b1f0 <rshift+0x3c>
 800b1d6:	f100 0710 	add.w	r7, r0, #16
 800b1da:	4629      	mov	r1, r5
 800b1dc:	42b1      	cmp	r1, r6
 800b1de:	d334      	bcc.n	800b24a <rshift+0x96>
 800b1e0:	1a9b      	subs	r3, r3, r2
 800b1e2:	009b      	lsls	r3, r3, #2
 800b1e4:	1eea      	subs	r2, r5, #3
 800b1e6:	4296      	cmp	r6, r2
 800b1e8:	bf38      	it	cc
 800b1ea:	2300      	movcc	r3, #0
 800b1ec:	4423      	add	r3, r4
 800b1ee:	e015      	b.n	800b21c <rshift+0x68>
 800b1f0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b1f4:	f1c1 0820 	rsb	r8, r1, #32
 800b1f8:	40cf      	lsrs	r7, r1
 800b1fa:	f105 0e04 	add.w	lr, r5, #4
 800b1fe:	46a1      	mov	r9, r4
 800b200:	4576      	cmp	r6, lr
 800b202:	46f4      	mov	ip, lr
 800b204:	d815      	bhi.n	800b232 <rshift+0x7e>
 800b206:	1a9a      	subs	r2, r3, r2
 800b208:	0092      	lsls	r2, r2, #2
 800b20a:	3a04      	subs	r2, #4
 800b20c:	3501      	adds	r5, #1
 800b20e:	42ae      	cmp	r6, r5
 800b210:	bf38      	it	cc
 800b212:	2200      	movcc	r2, #0
 800b214:	18a3      	adds	r3, r4, r2
 800b216:	50a7      	str	r7, [r4, r2]
 800b218:	b107      	cbz	r7, 800b21c <rshift+0x68>
 800b21a:	3304      	adds	r3, #4
 800b21c:	1b1a      	subs	r2, r3, r4
 800b21e:	42a3      	cmp	r3, r4
 800b220:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b224:	bf08      	it	eq
 800b226:	2300      	moveq	r3, #0
 800b228:	6102      	str	r2, [r0, #16]
 800b22a:	bf08      	it	eq
 800b22c:	6143      	streq	r3, [r0, #20]
 800b22e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b232:	f8dc c000 	ldr.w	ip, [ip]
 800b236:	fa0c fc08 	lsl.w	ip, ip, r8
 800b23a:	ea4c 0707 	orr.w	r7, ip, r7
 800b23e:	f849 7b04 	str.w	r7, [r9], #4
 800b242:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b246:	40cf      	lsrs	r7, r1
 800b248:	e7da      	b.n	800b200 <rshift+0x4c>
 800b24a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b24e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b252:	e7c3      	b.n	800b1dc <rshift+0x28>
 800b254:	4623      	mov	r3, r4
 800b256:	e7e1      	b.n	800b21c <rshift+0x68>

0800b258 <__hexdig_fun>:
 800b258:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b25c:	2b09      	cmp	r3, #9
 800b25e:	d802      	bhi.n	800b266 <__hexdig_fun+0xe>
 800b260:	3820      	subs	r0, #32
 800b262:	b2c0      	uxtb	r0, r0
 800b264:	4770      	bx	lr
 800b266:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b26a:	2b05      	cmp	r3, #5
 800b26c:	d801      	bhi.n	800b272 <__hexdig_fun+0x1a>
 800b26e:	3847      	subs	r0, #71	@ 0x47
 800b270:	e7f7      	b.n	800b262 <__hexdig_fun+0xa>
 800b272:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b276:	2b05      	cmp	r3, #5
 800b278:	d801      	bhi.n	800b27e <__hexdig_fun+0x26>
 800b27a:	3827      	subs	r0, #39	@ 0x27
 800b27c:	e7f1      	b.n	800b262 <__hexdig_fun+0xa>
 800b27e:	2000      	movs	r0, #0
 800b280:	4770      	bx	lr
	...

0800b284 <__gethex>:
 800b284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b288:	b085      	sub	sp, #20
 800b28a:	468a      	mov	sl, r1
 800b28c:	9302      	str	r3, [sp, #8]
 800b28e:	680b      	ldr	r3, [r1, #0]
 800b290:	9001      	str	r0, [sp, #4]
 800b292:	4690      	mov	r8, r2
 800b294:	1c9c      	adds	r4, r3, #2
 800b296:	46a1      	mov	r9, r4
 800b298:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b29c:	2830      	cmp	r0, #48	@ 0x30
 800b29e:	d0fa      	beq.n	800b296 <__gethex+0x12>
 800b2a0:	eba9 0303 	sub.w	r3, r9, r3
 800b2a4:	f1a3 0b02 	sub.w	fp, r3, #2
 800b2a8:	f7ff ffd6 	bl	800b258 <__hexdig_fun>
 800b2ac:	4605      	mov	r5, r0
 800b2ae:	2800      	cmp	r0, #0
 800b2b0:	d168      	bne.n	800b384 <__gethex+0x100>
 800b2b2:	49a0      	ldr	r1, [pc, #640]	@ (800b534 <__gethex+0x2b0>)
 800b2b4:	2201      	movs	r2, #1
 800b2b6:	4648      	mov	r0, r9
 800b2b8:	f7ff f81a 	bl	800a2f0 <strncmp>
 800b2bc:	4607      	mov	r7, r0
 800b2be:	2800      	cmp	r0, #0
 800b2c0:	d167      	bne.n	800b392 <__gethex+0x10e>
 800b2c2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b2c6:	4626      	mov	r6, r4
 800b2c8:	f7ff ffc6 	bl	800b258 <__hexdig_fun>
 800b2cc:	2800      	cmp	r0, #0
 800b2ce:	d062      	beq.n	800b396 <__gethex+0x112>
 800b2d0:	4623      	mov	r3, r4
 800b2d2:	7818      	ldrb	r0, [r3, #0]
 800b2d4:	2830      	cmp	r0, #48	@ 0x30
 800b2d6:	4699      	mov	r9, r3
 800b2d8:	f103 0301 	add.w	r3, r3, #1
 800b2dc:	d0f9      	beq.n	800b2d2 <__gethex+0x4e>
 800b2de:	f7ff ffbb 	bl	800b258 <__hexdig_fun>
 800b2e2:	fab0 f580 	clz	r5, r0
 800b2e6:	096d      	lsrs	r5, r5, #5
 800b2e8:	f04f 0b01 	mov.w	fp, #1
 800b2ec:	464a      	mov	r2, r9
 800b2ee:	4616      	mov	r6, r2
 800b2f0:	3201      	adds	r2, #1
 800b2f2:	7830      	ldrb	r0, [r6, #0]
 800b2f4:	f7ff ffb0 	bl	800b258 <__hexdig_fun>
 800b2f8:	2800      	cmp	r0, #0
 800b2fa:	d1f8      	bne.n	800b2ee <__gethex+0x6a>
 800b2fc:	498d      	ldr	r1, [pc, #564]	@ (800b534 <__gethex+0x2b0>)
 800b2fe:	2201      	movs	r2, #1
 800b300:	4630      	mov	r0, r6
 800b302:	f7fe fff5 	bl	800a2f0 <strncmp>
 800b306:	2800      	cmp	r0, #0
 800b308:	d13f      	bne.n	800b38a <__gethex+0x106>
 800b30a:	b944      	cbnz	r4, 800b31e <__gethex+0x9a>
 800b30c:	1c74      	adds	r4, r6, #1
 800b30e:	4622      	mov	r2, r4
 800b310:	4616      	mov	r6, r2
 800b312:	3201      	adds	r2, #1
 800b314:	7830      	ldrb	r0, [r6, #0]
 800b316:	f7ff ff9f 	bl	800b258 <__hexdig_fun>
 800b31a:	2800      	cmp	r0, #0
 800b31c:	d1f8      	bne.n	800b310 <__gethex+0x8c>
 800b31e:	1ba4      	subs	r4, r4, r6
 800b320:	00a7      	lsls	r7, r4, #2
 800b322:	7833      	ldrb	r3, [r6, #0]
 800b324:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b328:	2b50      	cmp	r3, #80	@ 0x50
 800b32a:	d13e      	bne.n	800b3aa <__gethex+0x126>
 800b32c:	7873      	ldrb	r3, [r6, #1]
 800b32e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b330:	d033      	beq.n	800b39a <__gethex+0x116>
 800b332:	2b2d      	cmp	r3, #45	@ 0x2d
 800b334:	d034      	beq.n	800b3a0 <__gethex+0x11c>
 800b336:	1c71      	adds	r1, r6, #1
 800b338:	2400      	movs	r4, #0
 800b33a:	7808      	ldrb	r0, [r1, #0]
 800b33c:	f7ff ff8c 	bl	800b258 <__hexdig_fun>
 800b340:	1e43      	subs	r3, r0, #1
 800b342:	b2db      	uxtb	r3, r3
 800b344:	2b18      	cmp	r3, #24
 800b346:	d830      	bhi.n	800b3aa <__gethex+0x126>
 800b348:	f1a0 0210 	sub.w	r2, r0, #16
 800b34c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b350:	f7ff ff82 	bl	800b258 <__hexdig_fun>
 800b354:	f100 3cff 	add.w	ip, r0, #4294967295
 800b358:	fa5f fc8c 	uxtb.w	ip, ip
 800b35c:	f1bc 0f18 	cmp.w	ip, #24
 800b360:	f04f 030a 	mov.w	r3, #10
 800b364:	d91e      	bls.n	800b3a4 <__gethex+0x120>
 800b366:	b104      	cbz	r4, 800b36a <__gethex+0xe6>
 800b368:	4252      	negs	r2, r2
 800b36a:	4417      	add	r7, r2
 800b36c:	f8ca 1000 	str.w	r1, [sl]
 800b370:	b1ed      	cbz	r5, 800b3ae <__gethex+0x12a>
 800b372:	f1bb 0f00 	cmp.w	fp, #0
 800b376:	bf0c      	ite	eq
 800b378:	2506      	moveq	r5, #6
 800b37a:	2500      	movne	r5, #0
 800b37c:	4628      	mov	r0, r5
 800b37e:	b005      	add	sp, #20
 800b380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b384:	2500      	movs	r5, #0
 800b386:	462c      	mov	r4, r5
 800b388:	e7b0      	b.n	800b2ec <__gethex+0x68>
 800b38a:	2c00      	cmp	r4, #0
 800b38c:	d1c7      	bne.n	800b31e <__gethex+0x9a>
 800b38e:	4627      	mov	r7, r4
 800b390:	e7c7      	b.n	800b322 <__gethex+0x9e>
 800b392:	464e      	mov	r6, r9
 800b394:	462f      	mov	r7, r5
 800b396:	2501      	movs	r5, #1
 800b398:	e7c3      	b.n	800b322 <__gethex+0x9e>
 800b39a:	2400      	movs	r4, #0
 800b39c:	1cb1      	adds	r1, r6, #2
 800b39e:	e7cc      	b.n	800b33a <__gethex+0xb6>
 800b3a0:	2401      	movs	r4, #1
 800b3a2:	e7fb      	b.n	800b39c <__gethex+0x118>
 800b3a4:	fb03 0002 	mla	r0, r3, r2, r0
 800b3a8:	e7ce      	b.n	800b348 <__gethex+0xc4>
 800b3aa:	4631      	mov	r1, r6
 800b3ac:	e7de      	b.n	800b36c <__gethex+0xe8>
 800b3ae:	eba6 0309 	sub.w	r3, r6, r9
 800b3b2:	3b01      	subs	r3, #1
 800b3b4:	4629      	mov	r1, r5
 800b3b6:	2b07      	cmp	r3, #7
 800b3b8:	dc0a      	bgt.n	800b3d0 <__gethex+0x14c>
 800b3ba:	9801      	ldr	r0, [sp, #4]
 800b3bc:	f000 fafc 	bl	800b9b8 <_Balloc>
 800b3c0:	4604      	mov	r4, r0
 800b3c2:	b940      	cbnz	r0, 800b3d6 <__gethex+0x152>
 800b3c4:	4b5c      	ldr	r3, [pc, #368]	@ (800b538 <__gethex+0x2b4>)
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	21e4      	movs	r1, #228	@ 0xe4
 800b3ca:	485c      	ldr	r0, [pc, #368]	@ (800b53c <__gethex+0x2b8>)
 800b3cc:	f001 f9d8 	bl	800c780 <__assert_func>
 800b3d0:	3101      	adds	r1, #1
 800b3d2:	105b      	asrs	r3, r3, #1
 800b3d4:	e7ef      	b.n	800b3b6 <__gethex+0x132>
 800b3d6:	f100 0a14 	add.w	sl, r0, #20
 800b3da:	2300      	movs	r3, #0
 800b3dc:	4655      	mov	r5, sl
 800b3de:	469b      	mov	fp, r3
 800b3e0:	45b1      	cmp	r9, r6
 800b3e2:	d337      	bcc.n	800b454 <__gethex+0x1d0>
 800b3e4:	f845 bb04 	str.w	fp, [r5], #4
 800b3e8:	eba5 050a 	sub.w	r5, r5, sl
 800b3ec:	10ad      	asrs	r5, r5, #2
 800b3ee:	6125      	str	r5, [r4, #16]
 800b3f0:	4658      	mov	r0, fp
 800b3f2:	f000 fbd3 	bl	800bb9c <__hi0bits>
 800b3f6:	016d      	lsls	r5, r5, #5
 800b3f8:	f8d8 6000 	ldr.w	r6, [r8]
 800b3fc:	1a2d      	subs	r5, r5, r0
 800b3fe:	42b5      	cmp	r5, r6
 800b400:	dd54      	ble.n	800b4ac <__gethex+0x228>
 800b402:	1bad      	subs	r5, r5, r6
 800b404:	4629      	mov	r1, r5
 800b406:	4620      	mov	r0, r4
 800b408:	f000 ff5f 	bl	800c2ca <__any_on>
 800b40c:	4681      	mov	r9, r0
 800b40e:	b178      	cbz	r0, 800b430 <__gethex+0x1ac>
 800b410:	1e6b      	subs	r3, r5, #1
 800b412:	1159      	asrs	r1, r3, #5
 800b414:	f003 021f 	and.w	r2, r3, #31
 800b418:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b41c:	f04f 0901 	mov.w	r9, #1
 800b420:	fa09 f202 	lsl.w	r2, r9, r2
 800b424:	420a      	tst	r2, r1
 800b426:	d003      	beq.n	800b430 <__gethex+0x1ac>
 800b428:	454b      	cmp	r3, r9
 800b42a:	dc36      	bgt.n	800b49a <__gethex+0x216>
 800b42c:	f04f 0902 	mov.w	r9, #2
 800b430:	4629      	mov	r1, r5
 800b432:	4620      	mov	r0, r4
 800b434:	f7ff febe 	bl	800b1b4 <rshift>
 800b438:	442f      	add	r7, r5
 800b43a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b43e:	42bb      	cmp	r3, r7
 800b440:	da42      	bge.n	800b4c8 <__gethex+0x244>
 800b442:	9801      	ldr	r0, [sp, #4]
 800b444:	4621      	mov	r1, r4
 800b446:	f000 faf7 	bl	800ba38 <_Bfree>
 800b44a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b44c:	2300      	movs	r3, #0
 800b44e:	6013      	str	r3, [r2, #0]
 800b450:	25a3      	movs	r5, #163	@ 0xa3
 800b452:	e793      	b.n	800b37c <__gethex+0xf8>
 800b454:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b458:	2a2e      	cmp	r2, #46	@ 0x2e
 800b45a:	d012      	beq.n	800b482 <__gethex+0x1fe>
 800b45c:	2b20      	cmp	r3, #32
 800b45e:	d104      	bne.n	800b46a <__gethex+0x1e6>
 800b460:	f845 bb04 	str.w	fp, [r5], #4
 800b464:	f04f 0b00 	mov.w	fp, #0
 800b468:	465b      	mov	r3, fp
 800b46a:	7830      	ldrb	r0, [r6, #0]
 800b46c:	9303      	str	r3, [sp, #12]
 800b46e:	f7ff fef3 	bl	800b258 <__hexdig_fun>
 800b472:	9b03      	ldr	r3, [sp, #12]
 800b474:	f000 000f 	and.w	r0, r0, #15
 800b478:	4098      	lsls	r0, r3
 800b47a:	ea4b 0b00 	orr.w	fp, fp, r0
 800b47e:	3304      	adds	r3, #4
 800b480:	e7ae      	b.n	800b3e0 <__gethex+0x15c>
 800b482:	45b1      	cmp	r9, r6
 800b484:	d8ea      	bhi.n	800b45c <__gethex+0x1d8>
 800b486:	492b      	ldr	r1, [pc, #172]	@ (800b534 <__gethex+0x2b0>)
 800b488:	9303      	str	r3, [sp, #12]
 800b48a:	2201      	movs	r2, #1
 800b48c:	4630      	mov	r0, r6
 800b48e:	f7fe ff2f 	bl	800a2f0 <strncmp>
 800b492:	9b03      	ldr	r3, [sp, #12]
 800b494:	2800      	cmp	r0, #0
 800b496:	d1e1      	bne.n	800b45c <__gethex+0x1d8>
 800b498:	e7a2      	b.n	800b3e0 <__gethex+0x15c>
 800b49a:	1ea9      	subs	r1, r5, #2
 800b49c:	4620      	mov	r0, r4
 800b49e:	f000 ff14 	bl	800c2ca <__any_on>
 800b4a2:	2800      	cmp	r0, #0
 800b4a4:	d0c2      	beq.n	800b42c <__gethex+0x1a8>
 800b4a6:	f04f 0903 	mov.w	r9, #3
 800b4aa:	e7c1      	b.n	800b430 <__gethex+0x1ac>
 800b4ac:	da09      	bge.n	800b4c2 <__gethex+0x23e>
 800b4ae:	1b75      	subs	r5, r6, r5
 800b4b0:	4621      	mov	r1, r4
 800b4b2:	9801      	ldr	r0, [sp, #4]
 800b4b4:	462a      	mov	r2, r5
 800b4b6:	f000 fccf 	bl	800be58 <__lshift>
 800b4ba:	1b7f      	subs	r7, r7, r5
 800b4bc:	4604      	mov	r4, r0
 800b4be:	f100 0a14 	add.w	sl, r0, #20
 800b4c2:	f04f 0900 	mov.w	r9, #0
 800b4c6:	e7b8      	b.n	800b43a <__gethex+0x1b6>
 800b4c8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b4cc:	42bd      	cmp	r5, r7
 800b4ce:	dd6f      	ble.n	800b5b0 <__gethex+0x32c>
 800b4d0:	1bed      	subs	r5, r5, r7
 800b4d2:	42ae      	cmp	r6, r5
 800b4d4:	dc34      	bgt.n	800b540 <__gethex+0x2bc>
 800b4d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b4da:	2b02      	cmp	r3, #2
 800b4dc:	d022      	beq.n	800b524 <__gethex+0x2a0>
 800b4de:	2b03      	cmp	r3, #3
 800b4e0:	d024      	beq.n	800b52c <__gethex+0x2a8>
 800b4e2:	2b01      	cmp	r3, #1
 800b4e4:	d115      	bne.n	800b512 <__gethex+0x28e>
 800b4e6:	42ae      	cmp	r6, r5
 800b4e8:	d113      	bne.n	800b512 <__gethex+0x28e>
 800b4ea:	2e01      	cmp	r6, #1
 800b4ec:	d10b      	bne.n	800b506 <__gethex+0x282>
 800b4ee:	9a02      	ldr	r2, [sp, #8]
 800b4f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b4f4:	6013      	str	r3, [r2, #0]
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	6123      	str	r3, [r4, #16]
 800b4fa:	f8ca 3000 	str.w	r3, [sl]
 800b4fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b500:	2562      	movs	r5, #98	@ 0x62
 800b502:	601c      	str	r4, [r3, #0]
 800b504:	e73a      	b.n	800b37c <__gethex+0xf8>
 800b506:	1e71      	subs	r1, r6, #1
 800b508:	4620      	mov	r0, r4
 800b50a:	f000 fede 	bl	800c2ca <__any_on>
 800b50e:	2800      	cmp	r0, #0
 800b510:	d1ed      	bne.n	800b4ee <__gethex+0x26a>
 800b512:	9801      	ldr	r0, [sp, #4]
 800b514:	4621      	mov	r1, r4
 800b516:	f000 fa8f 	bl	800ba38 <_Bfree>
 800b51a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b51c:	2300      	movs	r3, #0
 800b51e:	6013      	str	r3, [r2, #0]
 800b520:	2550      	movs	r5, #80	@ 0x50
 800b522:	e72b      	b.n	800b37c <__gethex+0xf8>
 800b524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b526:	2b00      	cmp	r3, #0
 800b528:	d1f3      	bne.n	800b512 <__gethex+0x28e>
 800b52a:	e7e0      	b.n	800b4ee <__gethex+0x26a>
 800b52c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d1dd      	bne.n	800b4ee <__gethex+0x26a>
 800b532:	e7ee      	b.n	800b512 <__gethex+0x28e>
 800b534:	0800d0c0 	.word	0x0800d0c0
 800b538:	0800d17a 	.word	0x0800d17a
 800b53c:	0800d18b 	.word	0x0800d18b
 800b540:	1e6f      	subs	r7, r5, #1
 800b542:	f1b9 0f00 	cmp.w	r9, #0
 800b546:	d130      	bne.n	800b5aa <__gethex+0x326>
 800b548:	b127      	cbz	r7, 800b554 <__gethex+0x2d0>
 800b54a:	4639      	mov	r1, r7
 800b54c:	4620      	mov	r0, r4
 800b54e:	f000 febc 	bl	800c2ca <__any_on>
 800b552:	4681      	mov	r9, r0
 800b554:	117a      	asrs	r2, r7, #5
 800b556:	2301      	movs	r3, #1
 800b558:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b55c:	f007 071f 	and.w	r7, r7, #31
 800b560:	40bb      	lsls	r3, r7
 800b562:	4213      	tst	r3, r2
 800b564:	4629      	mov	r1, r5
 800b566:	4620      	mov	r0, r4
 800b568:	bf18      	it	ne
 800b56a:	f049 0902 	orrne.w	r9, r9, #2
 800b56e:	f7ff fe21 	bl	800b1b4 <rshift>
 800b572:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b576:	1b76      	subs	r6, r6, r5
 800b578:	2502      	movs	r5, #2
 800b57a:	f1b9 0f00 	cmp.w	r9, #0
 800b57e:	d047      	beq.n	800b610 <__gethex+0x38c>
 800b580:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b584:	2b02      	cmp	r3, #2
 800b586:	d015      	beq.n	800b5b4 <__gethex+0x330>
 800b588:	2b03      	cmp	r3, #3
 800b58a:	d017      	beq.n	800b5bc <__gethex+0x338>
 800b58c:	2b01      	cmp	r3, #1
 800b58e:	d109      	bne.n	800b5a4 <__gethex+0x320>
 800b590:	f019 0f02 	tst.w	r9, #2
 800b594:	d006      	beq.n	800b5a4 <__gethex+0x320>
 800b596:	f8da 3000 	ldr.w	r3, [sl]
 800b59a:	ea49 0903 	orr.w	r9, r9, r3
 800b59e:	f019 0f01 	tst.w	r9, #1
 800b5a2:	d10e      	bne.n	800b5c2 <__gethex+0x33e>
 800b5a4:	f045 0510 	orr.w	r5, r5, #16
 800b5a8:	e032      	b.n	800b610 <__gethex+0x38c>
 800b5aa:	f04f 0901 	mov.w	r9, #1
 800b5ae:	e7d1      	b.n	800b554 <__gethex+0x2d0>
 800b5b0:	2501      	movs	r5, #1
 800b5b2:	e7e2      	b.n	800b57a <__gethex+0x2f6>
 800b5b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5b6:	f1c3 0301 	rsb	r3, r3, #1
 800b5ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b5bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d0f0      	beq.n	800b5a4 <__gethex+0x320>
 800b5c2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b5c6:	f104 0314 	add.w	r3, r4, #20
 800b5ca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b5ce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b5d2:	f04f 0c00 	mov.w	ip, #0
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5dc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b5e0:	d01b      	beq.n	800b61a <__gethex+0x396>
 800b5e2:	3201      	adds	r2, #1
 800b5e4:	6002      	str	r2, [r0, #0]
 800b5e6:	2d02      	cmp	r5, #2
 800b5e8:	f104 0314 	add.w	r3, r4, #20
 800b5ec:	d13c      	bne.n	800b668 <__gethex+0x3e4>
 800b5ee:	f8d8 2000 	ldr.w	r2, [r8]
 800b5f2:	3a01      	subs	r2, #1
 800b5f4:	42b2      	cmp	r2, r6
 800b5f6:	d109      	bne.n	800b60c <__gethex+0x388>
 800b5f8:	1171      	asrs	r1, r6, #5
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b600:	f006 061f 	and.w	r6, r6, #31
 800b604:	fa02 f606 	lsl.w	r6, r2, r6
 800b608:	421e      	tst	r6, r3
 800b60a:	d13a      	bne.n	800b682 <__gethex+0x3fe>
 800b60c:	f045 0520 	orr.w	r5, r5, #32
 800b610:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b612:	601c      	str	r4, [r3, #0]
 800b614:	9b02      	ldr	r3, [sp, #8]
 800b616:	601f      	str	r7, [r3, #0]
 800b618:	e6b0      	b.n	800b37c <__gethex+0xf8>
 800b61a:	4299      	cmp	r1, r3
 800b61c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b620:	d8d9      	bhi.n	800b5d6 <__gethex+0x352>
 800b622:	68a3      	ldr	r3, [r4, #8]
 800b624:	459b      	cmp	fp, r3
 800b626:	db17      	blt.n	800b658 <__gethex+0x3d4>
 800b628:	6861      	ldr	r1, [r4, #4]
 800b62a:	9801      	ldr	r0, [sp, #4]
 800b62c:	3101      	adds	r1, #1
 800b62e:	f000 f9c3 	bl	800b9b8 <_Balloc>
 800b632:	4681      	mov	r9, r0
 800b634:	b918      	cbnz	r0, 800b63e <__gethex+0x3ba>
 800b636:	4b1a      	ldr	r3, [pc, #104]	@ (800b6a0 <__gethex+0x41c>)
 800b638:	4602      	mov	r2, r0
 800b63a:	2184      	movs	r1, #132	@ 0x84
 800b63c:	e6c5      	b.n	800b3ca <__gethex+0x146>
 800b63e:	6922      	ldr	r2, [r4, #16]
 800b640:	3202      	adds	r2, #2
 800b642:	f104 010c 	add.w	r1, r4, #12
 800b646:	0092      	lsls	r2, r2, #2
 800b648:	300c      	adds	r0, #12
 800b64a:	f7fe fef0 	bl	800a42e <memcpy>
 800b64e:	4621      	mov	r1, r4
 800b650:	9801      	ldr	r0, [sp, #4]
 800b652:	f000 f9f1 	bl	800ba38 <_Bfree>
 800b656:	464c      	mov	r4, r9
 800b658:	6923      	ldr	r3, [r4, #16]
 800b65a:	1c5a      	adds	r2, r3, #1
 800b65c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b660:	6122      	str	r2, [r4, #16]
 800b662:	2201      	movs	r2, #1
 800b664:	615a      	str	r2, [r3, #20]
 800b666:	e7be      	b.n	800b5e6 <__gethex+0x362>
 800b668:	6922      	ldr	r2, [r4, #16]
 800b66a:	455a      	cmp	r2, fp
 800b66c:	dd0b      	ble.n	800b686 <__gethex+0x402>
 800b66e:	2101      	movs	r1, #1
 800b670:	4620      	mov	r0, r4
 800b672:	f7ff fd9f 	bl	800b1b4 <rshift>
 800b676:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b67a:	3701      	adds	r7, #1
 800b67c:	42bb      	cmp	r3, r7
 800b67e:	f6ff aee0 	blt.w	800b442 <__gethex+0x1be>
 800b682:	2501      	movs	r5, #1
 800b684:	e7c2      	b.n	800b60c <__gethex+0x388>
 800b686:	f016 061f 	ands.w	r6, r6, #31
 800b68a:	d0fa      	beq.n	800b682 <__gethex+0x3fe>
 800b68c:	4453      	add	r3, sl
 800b68e:	f1c6 0620 	rsb	r6, r6, #32
 800b692:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b696:	f000 fa81 	bl	800bb9c <__hi0bits>
 800b69a:	42b0      	cmp	r0, r6
 800b69c:	dbe7      	blt.n	800b66e <__gethex+0x3ea>
 800b69e:	e7f0      	b.n	800b682 <__gethex+0x3fe>
 800b6a0:	0800d17a 	.word	0x0800d17a

0800b6a4 <L_shift>:
 800b6a4:	f1c2 0208 	rsb	r2, r2, #8
 800b6a8:	0092      	lsls	r2, r2, #2
 800b6aa:	b570      	push	{r4, r5, r6, lr}
 800b6ac:	f1c2 0620 	rsb	r6, r2, #32
 800b6b0:	6843      	ldr	r3, [r0, #4]
 800b6b2:	6804      	ldr	r4, [r0, #0]
 800b6b4:	fa03 f506 	lsl.w	r5, r3, r6
 800b6b8:	432c      	orrs	r4, r5
 800b6ba:	40d3      	lsrs	r3, r2
 800b6bc:	6004      	str	r4, [r0, #0]
 800b6be:	f840 3f04 	str.w	r3, [r0, #4]!
 800b6c2:	4288      	cmp	r0, r1
 800b6c4:	d3f4      	bcc.n	800b6b0 <L_shift+0xc>
 800b6c6:	bd70      	pop	{r4, r5, r6, pc}

0800b6c8 <__match>:
 800b6c8:	b530      	push	{r4, r5, lr}
 800b6ca:	6803      	ldr	r3, [r0, #0]
 800b6cc:	3301      	adds	r3, #1
 800b6ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6d2:	b914      	cbnz	r4, 800b6da <__match+0x12>
 800b6d4:	6003      	str	r3, [r0, #0]
 800b6d6:	2001      	movs	r0, #1
 800b6d8:	bd30      	pop	{r4, r5, pc}
 800b6da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6de:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b6e2:	2d19      	cmp	r5, #25
 800b6e4:	bf98      	it	ls
 800b6e6:	3220      	addls	r2, #32
 800b6e8:	42a2      	cmp	r2, r4
 800b6ea:	d0f0      	beq.n	800b6ce <__match+0x6>
 800b6ec:	2000      	movs	r0, #0
 800b6ee:	e7f3      	b.n	800b6d8 <__match+0x10>

0800b6f0 <__hexnan>:
 800b6f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6f4:	680b      	ldr	r3, [r1, #0]
 800b6f6:	6801      	ldr	r1, [r0, #0]
 800b6f8:	115e      	asrs	r6, r3, #5
 800b6fa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b6fe:	f013 031f 	ands.w	r3, r3, #31
 800b702:	b087      	sub	sp, #28
 800b704:	bf18      	it	ne
 800b706:	3604      	addne	r6, #4
 800b708:	2500      	movs	r5, #0
 800b70a:	1f37      	subs	r7, r6, #4
 800b70c:	4682      	mov	sl, r0
 800b70e:	4690      	mov	r8, r2
 800b710:	9301      	str	r3, [sp, #4]
 800b712:	f846 5c04 	str.w	r5, [r6, #-4]
 800b716:	46b9      	mov	r9, r7
 800b718:	463c      	mov	r4, r7
 800b71a:	9502      	str	r5, [sp, #8]
 800b71c:	46ab      	mov	fp, r5
 800b71e:	784a      	ldrb	r2, [r1, #1]
 800b720:	1c4b      	adds	r3, r1, #1
 800b722:	9303      	str	r3, [sp, #12]
 800b724:	b342      	cbz	r2, 800b778 <__hexnan+0x88>
 800b726:	4610      	mov	r0, r2
 800b728:	9105      	str	r1, [sp, #20]
 800b72a:	9204      	str	r2, [sp, #16]
 800b72c:	f7ff fd94 	bl	800b258 <__hexdig_fun>
 800b730:	2800      	cmp	r0, #0
 800b732:	d151      	bne.n	800b7d8 <__hexnan+0xe8>
 800b734:	9a04      	ldr	r2, [sp, #16]
 800b736:	9905      	ldr	r1, [sp, #20]
 800b738:	2a20      	cmp	r2, #32
 800b73a:	d818      	bhi.n	800b76e <__hexnan+0x7e>
 800b73c:	9b02      	ldr	r3, [sp, #8]
 800b73e:	459b      	cmp	fp, r3
 800b740:	dd13      	ble.n	800b76a <__hexnan+0x7a>
 800b742:	454c      	cmp	r4, r9
 800b744:	d206      	bcs.n	800b754 <__hexnan+0x64>
 800b746:	2d07      	cmp	r5, #7
 800b748:	dc04      	bgt.n	800b754 <__hexnan+0x64>
 800b74a:	462a      	mov	r2, r5
 800b74c:	4649      	mov	r1, r9
 800b74e:	4620      	mov	r0, r4
 800b750:	f7ff ffa8 	bl	800b6a4 <L_shift>
 800b754:	4544      	cmp	r4, r8
 800b756:	d952      	bls.n	800b7fe <__hexnan+0x10e>
 800b758:	2300      	movs	r3, #0
 800b75a:	f1a4 0904 	sub.w	r9, r4, #4
 800b75e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b762:	f8cd b008 	str.w	fp, [sp, #8]
 800b766:	464c      	mov	r4, r9
 800b768:	461d      	mov	r5, r3
 800b76a:	9903      	ldr	r1, [sp, #12]
 800b76c:	e7d7      	b.n	800b71e <__hexnan+0x2e>
 800b76e:	2a29      	cmp	r2, #41	@ 0x29
 800b770:	d157      	bne.n	800b822 <__hexnan+0x132>
 800b772:	3102      	adds	r1, #2
 800b774:	f8ca 1000 	str.w	r1, [sl]
 800b778:	f1bb 0f00 	cmp.w	fp, #0
 800b77c:	d051      	beq.n	800b822 <__hexnan+0x132>
 800b77e:	454c      	cmp	r4, r9
 800b780:	d206      	bcs.n	800b790 <__hexnan+0xa0>
 800b782:	2d07      	cmp	r5, #7
 800b784:	dc04      	bgt.n	800b790 <__hexnan+0xa0>
 800b786:	462a      	mov	r2, r5
 800b788:	4649      	mov	r1, r9
 800b78a:	4620      	mov	r0, r4
 800b78c:	f7ff ff8a 	bl	800b6a4 <L_shift>
 800b790:	4544      	cmp	r4, r8
 800b792:	d936      	bls.n	800b802 <__hexnan+0x112>
 800b794:	f1a8 0204 	sub.w	r2, r8, #4
 800b798:	4623      	mov	r3, r4
 800b79a:	f853 1b04 	ldr.w	r1, [r3], #4
 800b79e:	f842 1f04 	str.w	r1, [r2, #4]!
 800b7a2:	429f      	cmp	r7, r3
 800b7a4:	d2f9      	bcs.n	800b79a <__hexnan+0xaa>
 800b7a6:	1b3b      	subs	r3, r7, r4
 800b7a8:	f023 0303 	bic.w	r3, r3, #3
 800b7ac:	3304      	adds	r3, #4
 800b7ae:	3401      	adds	r4, #1
 800b7b0:	3e03      	subs	r6, #3
 800b7b2:	42b4      	cmp	r4, r6
 800b7b4:	bf88      	it	hi
 800b7b6:	2304      	movhi	r3, #4
 800b7b8:	4443      	add	r3, r8
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	f843 2b04 	str.w	r2, [r3], #4
 800b7c0:	429f      	cmp	r7, r3
 800b7c2:	d2fb      	bcs.n	800b7bc <__hexnan+0xcc>
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	b91b      	cbnz	r3, 800b7d0 <__hexnan+0xe0>
 800b7c8:	4547      	cmp	r7, r8
 800b7ca:	d128      	bne.n	800b81e <__hexnan+0x12e>
 800b7cc:	2301      	movs	r3, #1
 800b7ce:	603b      	str	r3, [r7, #0]
 800b7d0:	2005      	movs	r0, #5
 800b7d2:	b007      	add	sp, #28
 800b7d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7d8:	3501      	adds	r5, #1
 800b7da:	2d08      	cmp	r5, #8
 800b7dc:	f10b 0b01 	add.w	fp, fp, #1
 800b7e0:	dd06      	ble.n	800b7f0 <__hexnan+0x100>
 800b7e2:	4544      	cmp	r4, r8
 800b7e4:	d9c1      	bls.n	800b76a <__hexnan+0x7a>
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b7ec:	2501      	movs	r5, #1
 800b7ee:	3c04      	subs	r4, #4
 800b7f0:	6822      	ldr	r2, [r4, #0]
 800b7f2:	f000 000f 	and.w	r0, r0, #15
 800b7f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b7fa:	6020      	str	r0, [r4, #0]
 800b7fc:	e7b5      	b.n	800b76a <__hexnan+0x7a>
 800b7fe:	2508      	movs	r5, #8
 800b800:	e7b3      	b.n	800b76a <__hexnan+0x7a>
 800b802:	9b01      	ldr	r3, [sp, #4]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d0dd      	beq.n	800b7c4 <__hexnan+0xd4>
 800b808:	f1c3 0320 	rsb	r3, r3, #32
 800b80c:	f04f 32ff 	mov.w	r2, #4294967295
 800b810:	40da      	lsrs	r2, r3
 800b812:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b816:	4013      	ands	r3, r2
 800b818:	f846 3c04 	str.w	r3, [r6, #-4]
 800b81c:	e7d2      	b.n	800b7c4 <__hexnan+0xd4>
 800b81e:	3f04      	subs	r7, #4
 800b820:	e7d0      	b.n	800b7c4 <__hexnan+0xd4>
 800b822:	2004      	movs	r0, #4
 800b824:	e7d5      	b.n	800b7d2 <__hexnan+0xe2>
	...

0800b828 <malloc>:
 800b828:	4b02      	ldr	r3, [pc, #8]	@ (800b834 <malloc+0xc>)
 800b82a:	4601      	mov	r1, r0
 800b82c:	6818      	ldr	r0, [r3, #0]
 800b82e:	f000 b825 	b.w	800b87c <_malloc_r>
 800b832:	bf00      	nop
 800b834:	200001bc 	.word	0x200001bc

0800b838 <sbrk_aligned>:
 800b838:	b570      	push	{r4, r5, r6, lr}
 800b83a:	4e0f      	ldr	r6, [pc, #60]	@ (800b878 <sbrk_aligned+0x40>)
 800b83c:	460c      	mov	r4, r1
 800b83e:	6831      	ldr	r1, [r6, #0]
 800b840:	4605      	mov	r5, r0
 800b842:	b911      	cbnz	r1, 800b84a <sbrk_aligned+0x12>
 800b844:	f000 ff8c 	bl	800c760 <_sbrk_r>
 800b848:	6030      	str	r0, [r6, #0]
 800b84a:	4621      	mov	r1, r4
 800b84c:	4628      	mov	r0, r5
 800b84e:	f000 ff87 	bl	800c760 <_sbrk_r>
 800b852:	1c43      	adds	r3, r0, #1
 800b854:	d103      	bne.n	800b85e <sbrk_aligned+0x26>
 800b856:	f04f 34ff 	mov.w	r4, #4294967295
 800b85a:	4620      	mov	r0, r4
 800b85c:	bd70      	pop	{r4, r5, r6, pc}
 800b85e:	1cc4      	adds	r4, r0, #3
 800b860:	f024 0403 	bic.w	r4, r4, #3
 800b864:	42a0      	cmp	r0, r4
 800b866:	d0f8      	beq.n	800b85a <sbrk_aligned+0x22>
 800b868:	1a21      	subs	r1, r4, r0
 800b86a:	4628      	mov	r0, r5
 800b86c:	f000 ff78 	bl	800c760 <_sbrk_r>
 800b870:	3001      	adds	r0, #1
 800b872:	d1f2      	bne.n	800b85a <sbrk_aligned+0x22>
 800b874:	e7ef      	b.n	800b856 <sbrk_aligned+0x1e>
 800b876:	bf00      	nop
 800b878:	200006e8 	.word	0x200006e8

0800b87c <_malloc_r>:
 800b87c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b880:	1ccd      	adds	r5, r1, #3
 800b882:	f025 0503 	bic.w	r5, r5, #3
 800b886:	3508      	adds	r5, #8
 800b888:	2d0c      	cmp	r5, #12
 800b88a:	bf38      	it	cc
 800b88c:	250c      	movcc	r5, #12
 800b88e:	2d00      	cmp	r5, #0
 800b890:	4606      	mov	r6, r0
 800b892:	db01      	blt.n	800b898 <_malloc_r+0x1c>
 800b894:	42a9      	cmp	r1, r5
 800b896:	d904      	bls.n	800b8a2 <_malloc_r+0x26>
 800b898:	230c      	movs	r3, #12
 800b89a:	6033      	str	r3, [r6, #0]
 800b89c:	2000      	movs	r0, #0
 800b89e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b978 <_malloc_r+0xfc>
 800b8a6:	f000 f87b 	bl	800b9a0 <__malloc_lock>
 800b8aa:	f8d8 3000 	ldr.w	r3, [r8]
 800b8ae:	461c      	mov	r4, r3
 800b8b0:	bb44      	cbnz	r4, 800b904 <_malloc_r+0x88>
 800b8b2:	4629      	mov	r1, r5
 800b8b4:	4630      	mov	r0, r6
 800b8b6:	f7ff ffbf 	bl	800b838 <sbrk_aligned>
 800b8ba:	1c43      	adds	r3, r0, #1
 800b8bc:	4604      	mov	r4, r0
 800b8be:	d158      	bne.n	800b972 <_malloc_r+0xf6>
 800b8c0:	f8d8 4000 	ldr.w	r4, [r8]
 800b8c4:	4627      	mov	r7, r4
 800b8c6:	2f00      	cmp	r7, #0
 800b8c8:	d143      	bne.n	800b952 <_malloc_r+0xd6>
 800b8ca:	2c00      	cmp	r4, #0
 800b8cc:	d04b      	beq.n	800b966 <_malloc_r+0xea>
 800b8ce:	6823      	ldr	r3, [r4, #0]
 800b8d0:	4639      	mov	r1, r7
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	eb04 0903 	add.w	r9, r4, r3
 800b8d8:	f000 ff42 	bl	800c760 <_sbrk_r>
 800b8dc:	4581      	cmp	r9, r0
 800b8de:	d142      	bne.n	800b966 <_malloc_r+0xea>
 800b8e0:	6821      	ldr	r1, [r4, #0]
 800b8e2:	1a6d      	subs	r5, r5, r1
 800b8e4:	4629      	mov	r1, r5
 800b8e6:	4630      	mov	r0, r6
 800b8e8:	f7ff ffa6 	bl	800b838 <sbrk_aligned>
 800b8ec:	3001      	adds	r0, #1
 800b8ee:	d03a      	beq.n	800b966 <_malloc_r+0xea>
 800b8f0:	6823      	ldr	r3, [r4, #0]
 800b8f2:	442b      	add	r3, r5
 800b8f4:	6023      	str	r3, [r4, #0]
 800b8f6:	f8d8 3000 	ldr.w	r3, [r8]
 800b8fa:	685a      	ldr	r2, [r3, #4]
 800b8fc:	bb62      	cbnz	r2, 800b958 <_malloc_r+0xdc>
 800b8fe:	f8c8 7000 	str.w	r7, [r8]
 800b902:	e00f      	b.n	800b924 <_malloc_r+0xa8>
 800b904:	6822      	ldr	r2, [r4, #0]
 800b906:	1b52      	subs	r2, r2, r5
 800b908:	d420      	bmi.n	800b94c <_malloc_r+0xd0>
 800b90a:	2a0b      	cmp	r2, #11
 800b90c:	d917      	bls.n	800b93e <_malloc_r+0xc2>
 800b90e:	1961      	adds	r1, r4, r5
 800b910:	42a3      	cmp	r3, r4
 800b912:	6025      	str	r5, [r4, #0]
 800b914:	bf18      	it	ne
 800b916:	6059      	strne	r1, [r3, #4]
 800b918:	6863      	ldr	r3, [r4, #4]
 800b91a:	bf08      	it	eq
 800b91c:	f8c8 1000 	streq.w	r1, [r8]
 800b920:	5162      	str	r2, [r4, r5]
 800b922:	604b      	str	r3, [r1, #4]
 800b924:	4630      	mov	r0, r6
 800b926:	f000 f841 	bl	800b9ac <__malloc_unlock>
 800b92a:	f104 000b 	add.w	r0, r4, #11
 800b92e:	1d23      	adds	r3, r4, #4
 800b930:	f020 0007 	bic.w	r0, r0, #7
 800b934:	1ac2      	subs	r2, r0, r3
 800b936:	bf1c      	itt	ne
 800b938:	1a1b      	subne	r3, r3, r0
 800b93a:	50a3      	strne	r3, [r4, r2]
 800b93c:	e7af      	b.n	800b89e <_malloc_r+0x22>
 800b93e:	6862      	ldr	r2, [r4, #4]
 800b940:	42a3      	cmp	r3, r4
 800b942:	bf0c      	ite	eq
 800b944:	f8c8 2000 	streq.w	r2, [r8]
 800b948:	605a      	strne	r2, [r3, #4]
 800b94a:	e7eb      	b.n	800b924 <_malloc_r+0xa8>
 800b94c:	4623      	mov	r3, r4
 800b94e:	6864      	ldr	r4, [r4, #4]
 800b950:	e7ae      	b.n	800b8b0 <_malloc_r+0x34>
 800b952:	463c      	mov	r4, r7
 800b954:	687f      	ldr	r7, [r7, #4]
 800b956:	e7b6      	b.n	800b8c6 <_malloc_r+0x4a>
 800b958:	461a      	mov	r2, r3
 800b95a:	685b      	ldr	r3, [r3, #4]
 800b95c:	42a3      	cmp	r3, r4
 800b95e:	d1fb      	bne.n	800b958 <_malloc_r+0xdc>
 800b960:	2300      	movs	r3, #0
 800b962:	6053      	str	r3, [r2, #4]
 800b964:	e7de      	b.n	800b924 <_malloc_r+0xa8>
 800b966:	230c      	movs	r3, #12
 800b968:	6033      	str	r3, [r6, #0]
 800b96a:	4630      	mov	r0, r6
 800b96c:	f000 f81e 	bl	800b9ac <__malloc_unlock>
 800b970:	e794      	b.n	800b89c <_malloc_r+0x20>
 800b972:	6005      	str	r5, [r0, #0]
 800b974:	e7d6      	b.n	800b924 <_malloc_r+0xa8>
 800b976:	bf00      	nop
 800b978:	200006ec 	.word	0x200006ec

0800b97c <__ascii_mbtowc>:
 800b97c:	b082      	sub	sp, #8
 800b97e:	b901      	cbnz	r1, 800b982 <__ascii_mbtowc+0x6>
 800b980:	a901      	add	r1, sp, #4
 800b982:	b142      	cbz	r2, 800b996 <__ascii_mbtowc+0x1a>
 800b984:	b14b      	cbz	r3, 800b99a <__ascii_mbtowc+0x1e>
 800b986:	7813      	ldrb	r3, [r2, #0]
 800b988:	600b      	str	r3, [r1, #0]
 800b98a:	7812      	ldrb	r2, [r2, #0]
 800b98c:	1e10      	subs	r0, r2, #0
 800b98e:	bf18      	it	ne
 800b990:	2001      	movne	r0, #1
 800b992:	b002      	add	sp, #8
 800b994:	4770      	bx	lr
 800b996:	4610      	mov	r0, r2
 800b998:	e7fb      	b.n	800b992 <__ascii_mbtowc+0x16>
 800b99a:	f06f 0001 	mvn.w	r0, #1
 800b99e:	e7f8      	b.n	800b992 <__ascii_mbtowc+0x16>

0800b9a0 <__malloc_lock>:
 800b9a0:	4801      	ldr	r0, [pc, #4]	@ (800b9a8 <__malloc_lock+0x8>)
 800b9a2:	f7fe bd42 	b.w	800a42a <__retarget_lock_acquire_recursive>
 800b9a6:	bf00      	nop
 800b9a8:	200006e4 	.word	0x200006e4

0800b9ac <__malloc_unlock>:
 800b9ac:	4801      	ldr	r0, [pc, #4]	@ (800b9b4 <__malloc_unlock+0x8>)
 800b9ae:	f7fe bd3d 	b.w	800a42c <__retarget_lock_release_recursive>
 800b9b2:	bf00      	nop
 800b9b4:	200006e4 	.word	0x200006e4

0800b9b8 <_Balloc>:
 800b9b8:	b570      	push	{r4, r5, r6, lr}
 800b9ba:	69c6      	ldr	r6, [r0, #28]
 800b9bc:	4604      	mov	r4, r0
 800b9be:	460d      	mov	r5, r1
 800b9c0:	b976      	cbnz	r6, 800b9e0 <_Balloc+0x28>
 800b9c2:	2010      	movs	r0, #16
 800b9c4:	f7ff ff30 	bl	800b828 <malloc>
 800b9c8:	4602      	mov	r2, r0
 800b9ca:	61e0      	str	r0, [r4, #28]
 800b9cc:	b920      	cbnz	r0, 800b9d8 <_Balloc+0x20>
 800b9ce:	4b18      	ldr	r3, [pc, #96]	@ (800ba30 <_Balloc+0x78>)
 800b9d0:	4818      	ldr	r0, [pc, #96]	@ (800ba34 <_Balloc+0x7c>)
 800b9d2:	216b      	movs	r1, #107	@ 0x6b
 800b9d4:	f000 fed4 	bl	800c780 <__assert_func>
 800b9d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9dc:	6006      	str	r6, [r0, #0]
 800b9de:	60c6      	str	r6, [r0, #12]
 800b9e0:	69e6      	ldr	r6, [r4, #28]
 800b9e2:	68f3      	ldr	r3, [r6, #12]
 800b9e4:	b183      	cbz	r3, 800ba08 <_Balloc+0x50>
 800b9e6:	69e3      	ldr	r3, [r4, #28]
 800b9e8:	68db      	ldr	r3, [r3, #12]
 800b9ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b9ee:	b9b8      	cbnz	r0, 800ba20 <_Balloc+0x68>
 800b9f0:	2101      	movs	r1, #1
 800b9f2:	fa01 f605 	lsl.w	r6, r1, r5
 800b9f6:	1d72      	adds	r2, r6, #5
 800b9f8:	0092      	lsls	r2, r2, #2
 800b9fa:	4620      	mov	r0, r4
 800b9fc:	f000 fede 	bl	800c7bc <_calloc_r>
 800ba00:	b160      	cbz	r0, 800ba1c <_Balloc+0x64>
 800ba02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ba06:	e00e      	b.n	800ba26 <_Balloc+0x6e>
 800ba08:	2221      	movs	r2, #33	@ 0x21
 800ba0a:	2104      	movs	r1, #4
 800ba0c:	4620      	mov	r0, r4
 800ba0e:	f000 fed5 	bl	800c7bc <_calloc_r>
 800ba12:	69e3      	ldr	r3, [r4, #28]
 800ba14:	60f0      	str	r0, [r6, #12]
 800ba16:	68db      	ldr	r3, [r3, #12]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d1e4      	bne.n	800b9e6 <_Balloc+0x2e>
 800ba1c:	2000      	movs	r0, #0
 800ba1e:	bd70      	pop	{r4, r5, r6, pc}
 800ba20:	6802      	ldr	r2, [r0, #0]
 800ba22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ba26:	2300      	movs	r3, #0
 800ba28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ba2c:	e7f7      	b.n	800ba1e <_Balloc+0x66>
 800ba2e:	bf00      	nop
 800ba30:	0800d10b 	.word	0x0800d10b
 800ba34:	0800d1eb 	.word	0x0800d1eb

0800ba38 <_Bfree>:
 800ba38:	b570      	push	{r4, r5, r6, lr}
 800ba3a:	69c6      	ldr	r6, [r0, #28]
 800ba3c:	4605      	mov	r5, r0
 800ba3e:	460c      	mov	r4, r1
 800ba40:	b976      	cbnz	r6, 800ba60 <_Bfree+0x28>
 800ba42:	2010      	movs	r0, #16
 800ba44:	f7ff fef0 	bl	800b828 <malloc>
 800ba48:	4602      	mov	r2, r0
 800ba4a:	61e8      	str	r0, [r5, #28]
 800ba4c:	b920      	cbnz	r0, 800ba58 <_Bfree+0x20>
 800ba4e:	4b09      	ldr	r3, [pc, #36]	@ (800ba74 <_Bfree+0x3c>)
 800ba50:	4809      	ldr	r0, [pc, #36]	@ (800ba78 <_Bfree+0x40>)
 800ba52:	218f      	movs	r1, #143	@ 0x8f
 800ba54:	f000 fe94 	bl	800c780 <__assert_func>
 800ba58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ba5c:	6006      	str	r6, [r0, #0]
 800ba5e:	60c6      	str	r6, [r0, #12]
 800ba60:	b13c      	cbz	r4, 800ba72 <_Bfree+0x3a>
 800ba62:	69eb      	ldr	r3, [r5, #28]
 800ba64:	6862      	ldr	r2, [r4, #4]
 800ba66:	68db      	ldr	r3, [r3, #12]
 800ba68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ba6c:	6021      	str	r1, [r4, #0]
 800ba6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ba72:	bd70      	pop	{r4, r5, r6, pc}
 800ba74:	0800d10b 	.word	0x0800d10b
 800ba78:	0800d1eb 	.word	0x0800d1eb

0800ba7c <__multadd>:
 800ba7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba80:	690d      	ldr	r5, [r1, #16]
 800ba82:	4607      	mov	r7, r0
 800ba84:	460c      	mov	r4, r1
 800ba86:	461e      	mov	r6, r3
 800ba88:	f101 0c14 	add.w	ip, r1, #20
 800ba8c:	2000      	movs	r0, #0
 800ba8e:	f8dc 3000 	ldr.w	r3, [ip]
 800ba92:	b299      	uxth	r1, r3
 800ba94:	fb02 6101 	mla	r1, r2, r1, r6
 800ba98:	0c1e      	lsrs	r6, r3, #16
 800ba9a:	0c0b      	lsrs	r3, r1, #16
 800ba9c:	fb02 3306 	mla	r3, r2, r6, r3
 800baa0:	b289      	uxth	r1, r1
 800baa2:	3001      	adds	r0, #1
 800baa4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800baa8:	4285      	cmp	r5, r0
 800baaa:	f84c 1b04 	str.w	r1, [ip], #4
 800baae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bab2:	dcec      	bgt.n	800ba8e <__multadd+0x12>
 800bab4:	b30e      	cbz	r6, 800bafa <__multadd+0x7e>
 800bab6:	68a3      	ldr	r3, [r4, #8]
 800bab8:	42ab      	cmp	r3, r5
 800baba:	dc19      	bgt.n	800baf0 <__multadd+0x74>
 800babc:	6861      	ldr	r1, [r4, #4]
 800babe:	4638      	mov	r0, r7
 800bac0:	3101      	adds	r1, #1
 800bac2:	f7ff ff79 	bl	800b9b8 <_Balloc>
 800bac6:	4680      	mov	r8, r0
 800bac8:	b928      	cbnz	r0, 800bad6 <__multadd+0x5a>
 800baca:	4602      	mov	r2, r0
 800bacc:	4b0c      	ldr	r3, [pc, #48]	@ (800bb00 <__multadd+0x84>)
 800bace:	480d      	ldr	r0, [pc, #52]	@ (800bb04 <__multadd+0x88>)
 800bad0:	21ba      	movs	r1, #186	@ 0xba
 800bad2:	f000 fe55 	bl	800c780 <__assert_func>
 800bad6:	6922      	ldr	r2, [r4, #16]
 800bad8:	3202      	adds	r2, #2
 800bada:	f104 010c 	add.w	r1, r4, #12
 800bade:	0092      	lsls	r2, r2, #2
 800bae0:	300c      	adds	r0, #12
 800bae2:	f7fe fca4 	bl	800a42e <memcpy>
 800bae6:	4621      	mov	r1, r4
 800bae8:	4638      	mov	r0, r7
 800baea:	f7ff ffa5 	bl	800ba38 <_Bfree>
 800baee:	4644      	mov	r4, r8
 800baf0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800baf4:	3501      	adds	r5, #1
 800baf6:	615e      	str	r6, [r3, #20]
 800baf8:	6125      	str	r5, [r4, #16]
 800bafa:	4620      	mov	r0, r4
 800bafc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb00:	0800d17a 	.word	0x0800d17a
 800bb04:	0800d1eb 	.word	0x0800d1eb

0800bb08 <__s2b>:
 800bb08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb0c:	460c      	mov	r4, r1
 800bb0e:	4615      	mov	r5, r2
 800bb10:	461f      	mov	r7, r3
 800bb12:	2209      	movs	r2, #9
 800bb14:	3308      	adds	r3, #8
 800bb16:	4606      	mov	r6, r0
 800bb18:	fb93 f3f2 	sdiv	r3, r3, r2
 800bb1c:	2100      	movs	r1, #0
 800bb1e:	2201      	movs	r2, #1
 800bb20:	429a      	cmp	r2, r3
 800bb22:	db09      	blt.n	800bb38 <__s2b+0x30>
 800bb24:	4630      	mov	r0, r6
 800bb26:	f7ff ff47 	bl	800b9b8 <_Balloc>
 800bb2a:	b940      	cbnz	r0, 800bb3e <__s2b+0x36>
 800bb2c:	4602      	mov	r2, r0
 800bb2e:	4b19      	ldr	r3, [pc, #100]	@ (800bb94 <__s2b+0x8c>)
 800bb30:	4819      	ldr	r0, [pc, #100]	@ (800bb98 <__s2b+0x90>)
 800bb32:	21d3      	movs	r1, #211	@ 0xd3
 800bb34:	f000 fe24 	bl	800c780 <__assert_func>
 800bb38:	0052      	lsls	r2, r2, #1
 800bb3a:	3101      	adds	r1, #1
 800bb3c:	e7f0      	b.n	800bb20 <__s2b+0x18>
 800bb3e:	9b08      	ldr	r3, [sp, #32]
 800bb40:	6143      	str	r3, [r0, #20]
 800bb42:	2d09      	cmp	r5, #9
 800bb44:	f04f 0301 	mov.w	r3, #1
 800bb48:	6103      	str	r3, [r0, #16]
 800bb4a:	dd16      	ble.n	800bb7a <__s2b+0x72>
 800bb4c:	f104 0909 	add.w	r9, r4, #9
 800bb50:	46c8      	mov	r8, r9
 800bb52:	442c      	add	r4, r5
 800bb54:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bb58:	4601      	mov	r1, r0
 800bb5a:	3b30      	subs	r3, #48	@ 0x30
 800bb5c:	220a      	movs	r2, #10
 800bb5e:	4630      	mov	r0, r6
 800bb60:	f7ff ff8c 	bl	800ba7c <__multadd>
 800bb64:	45a0      	cmp	r8, r4
 800bb66:	d1f5      	bne.n	800bb54 <__s2b+0x4c>
 800bb68:	f1a5 0408 	sub.w	r4, r5, #8
 800bb6c:	444c      	add	r4, r9
 800bb6e:	1b2d      	subs	r5, r5, r4
 800bb70:	1963      	adds	r3, r4, r5
 800bb72:	42bb      	cmp	r3, r7
 800bb74:	db04      	blt.n	800bb80 <__s2b+0x78>
 800bb76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb7a:	340a      	adds	r4, #10
 800bb7c:	2509      	movs	r5, #9
 800bb7e:	e7f6      	b.n	800bb6e <__s2b+0x66>
 800bb80:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bb84:	4601      	mov	r1, r0
 800bb86:	3b30      	subs	r3, #48	@ 0x30
 800bb88:	220a      	movs	r2, #10
 800bb8a:	4630      	mov	r0, r6
 800bb8c:	f7ff ff76 	bl	800ba7c <__multadd>
 800bb90:	e7ee      	b.n	800bb70 <__s2b+0x68>
 800bb92:	bf00      	nop
 800bb94:	0800d17a 	.word	0x0800d17a
 800bb98:	0800d1eb 	.word	0x0800d1eb

0800bb9c <__hi0bits>:
 800bb9c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bba0:	4603      	mov	r3, r0
 800bba2:	bf36      	itet	cc
 800bba4:	0403      	lslcc	r3, r0, #16
 800bba6:	2000      	movcs	r0, #0
 800bba8:	2010      	movcc	r0, #16
 800bbaa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bbae:	bf3c      	itt	cc
 800bbb0:	021b      	lslcc	r3, r3, #8
 800bbb2:	3008      	addcc	r0, #8
 800bbb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bbb8:	bf3c      	itt	cc
 800bbba:	011b      	lslcc	r3, r3, #4
 800bbbc:	3004      	addcc	r0, #4
 800bbbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bbc2:	bf3c      	itt	cc
 800bbc4:	009b      	lslcc	r3, r3, #2
 800bbc6:	3002      	addcc	r0, #2
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	db05      	blt.n	800bbd8 <__hi0bits+0x3c>
 800bbcc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bbd0:	f100 0001 	add.w	r0, r0, #1
 800bbd4:	bf08      	it	eq
 800bbd6:	2020      	moveq	r0, #32
 800bbd8:	4770      	bx	lr

0800bbda <__lo0bits>:
 800bbda:	6803      	ldr	r3, [r0, #0]
 800bbdc:	4602      	mov	r2, r0
 800bbde:	f013 0007 	ands.w	r0, r3, #7
 800bbe2:	d00b      	beq.n	800bbfc <__lo0bits+0x22>
 800bbe4:	07d9      	lsls	r1, r3, #31
 800bbe6:	d421      	bmi.n	800bc2c <__lo0bits+0x52>
 800bbe8:	0798      	lsls	r0, r3, #30
 800bbea:	bf49      	itett	mi
 800bbec:	085b      	lsrmi	r3, r3, #1
 800bbee:	089b      	lsrpl	r3, r3, #2
 800bbf0:	2001      	movmi	r0, #1
 800bbf2:	6013      	strmi	r3, [r2, #0]
 800bbf4:	bf5c      	itt	pl
 800bbf6:	6013      	strpl	r3, [r2, #0]
 800bbf8:	2002      	movpl	r0, #2
 800bbfa:	4770      	bx	lr
 800bbfc:	b299      	uxth	r1, r3
 800bbfe:	b909      	cbnz	r1, 800bc04 <__lo0bits+0x2a>
 800bc00:	0c1b      	lsrs	r3, r3, #16
 800bc02:	2010      	movs	r0, #16
 800bc04:	b2d9      	uxtb	r1, r3
 800bc06:	b909      	cbnz	r1, 800bc0c <__lo0bits+0x32>
 800bc08:	3008      	adds	r0, #8
 800bc0a:	0a1b      	lsrs	r3, r3, #8
 800bc0c:	0719      	lsls	r1, r3, #28
 800bc0e:	bf04      	itt	eq
 800bc10:	091b      	lsreq	r3, r3, #4
 800bc12:	3004      	addeq	r0, #4
 800bc14:	0799      	lsls	r1, r3, #30
 800bc16:	bf04      	itt	eq
 800bc18:	089b      	lsreq	r3, r3, #2
 800bc1a:	3002      	addeq	r0, #2
 800bc1c:	07d9      	lsls	r1, r3, #31
 800bc1e:	d403      	bmi.n	800bc28 <__lo0bits+0x4e>
 800bc20:	085b      	lsrs	r3, r3, #1
 800bc22:	f100 0001 	add.w	r0, r0, #1
 800bc26:	d003      	beq.n	800bc30 <__lo0bits+0x56>
 800bc28:	6013      	str	r3, [r2, #0]
 800bc2a:	4770      	bx	lr
 800bc2c:	2000      	movs	r0, #0
 800bc2e:	4770      	bx	lr
 800bc30:	2020      	movs	r0, #32
 800bc32:	4770      	bx	lr

0800bc34 <__i2b>:
 800bc34:	b510      	push	{r4, lr}
 800bc36:	460c      	mov	r4, r1
 800bc38:	2101      	movs	r1, #1
 800bc3a:	f7ff febd 	bl	800b9b8 <_Balloc>
 800bc3e:	4602      	mov	r2, r0
 800bc40:	b928      	cbnz	r0, 800bc4e <__i2b+0x1a>
 800bc42:	4b05      	ldr	r3, [pc, #20]	@ (800bc58 <__i2b+0x24>)
 800bc44:	4805      	ldr	r0, [pc, #20]	@ (800bc5c <__i2b+0x28>)
 800bc46:	f240 1145 	movw	r1, #325	@ 0x145
 800bc4a:	f000 fd99 	bl	800c780 <__assert_func>
 800bc4e:	2301      	movs	r3, #1
 800bc50:	6144      	str	r4, [r0, #20]
 800bc52:	6103      	str	r3, [r0, #16]
 800bc54:	bd10      	pop	{r4, pc}
 800bc56:	bf00      	nop
 800bc58:	0800d17a 	.word	0x0800d17a
 800bc5c:	0800d1eb 	.word	0x0800d1eb

0800bc60 <__multiply>:
 800bc60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc64:	4617      	mov	r7, r2
 800bc66:	690a      	ldr	r2, [r1, #16]
 800bc68:	693b      	ldr	r3, [r7, #16]
 800bc6a:	429a      	cmp	r2, r3
 800bc6c:	bfa8      	it	ge
 800bc6e:	463b      	movge	r3, r7
 800bc70:	4689      	mov	r9, r1
 800bc72:	bfa4      	itt	ge
 800bc74:	460f      	movge	r7, r1
 800bc76:	4699      	movge	r9, r3
 800bc78:	693d      	ldr	r5, [r7, #16]
 800bc7a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bc7e:	68bb      	ldr	r3, [r7, #8]
 800bc80:	6879      	ldr	r1, [r7, #4]
 800bc82:	eb05 060a 	add.w	r6, r5, sl
 800bc86:	42b3      	cmp	r3, r6
 800bc88:	b085      	sub	sp, #20
 800bc8a:	bfb8      	it	lt
 800bc8c:	3101      	addlt	r1, #1
 800bc8e:	f7ff fe93 	bl	800b9b8 <_Balloc>
 800bc92:	b930      	cbnz	r0, 800bca2 <__multiply+0x42>
 800bc94:	4602      	mov	r2, r0
 800bc96:	4b41      	ldr	r3, [pc, #260]	@ (800bd9c <__multiply+0x13c>)
 800bc98:	4841      	ldr	r0, [pc, #260]	@ (800bda0 <__multiply+0x140>)
 800bc9a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bc9e:	f000 fd6f 	bl	800c780 <__assert_func>
 800bca2:	f100 0414 	add.w	r4, r0, #20
 800bca6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bcaa:	4623      	mov	r3, r4
 800bcac:	2200      	movs	r2, #0
 800bcae:	4573      	cmp	r3, lr
 800bcb0:	d320      	bcc.n	800bcf4 <__multiply+0x94>
 800bcb2:	f107 0814 	add.w	r8, r7, #20
 800bcb6:	f109 0114 	add.w	r1, r9, #20
 800bcba:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bcbe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bcc2:	9302      	str	r3, [sp, #8]
 800bcc4:	1beb      	subs	r3, r5, r7
 800bcc6:	3b15      	subs	r3, #21
 800bcc8:	f023 0303 	bic.w	r3, r3, #3
 800bccc:	3304      	adds	r3, #4
 800bcce:	3715      	adds	r7, #21
 800bcd0:	42bd      	cmp	r5, r7
 800bcd2:	bf38      	it	cc
 800bcd4:	2304      	movcc	r3, #4
 800bcd6:	9301      	str	r3, [sp, #4]
 800bcd8:	9b02      	ldr	r3, [sp, #8]
 800bcda:	9103      	str	r1, [sp, #12]
 800bcdc:	428b      	cmp	r3, r1
 800bcde:	d80c      	bhi.n	800bcfa <__multiply+0x9a>
 800bce0:	2e00      	cmp	r6, #0
 800bce2:	dd03      	ble.n	800bcec <__multiply+0x8c>
 800bce4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d055      	beq.n	800bd98 <__multiply+0x138>
 800bcec:	6106      	str	r6, [r0, #16]
 800bcee:	b005      	add	sp, #20
 800bcf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcf4:	f843 2b04 	str.w	r2, [r3], #4
 800bcf8:	e7d9      	b.n	800bcae <__multiply+0x4e>
 800bcfa:	f8b1 a000 	ldrh.w	sl, [r1]
 800bcfe:	f1ba 0f00 	cmp.w	sl, #0
 800bd02:	d01f      	beq.n	800bd44 <__multiply+0xe4>
 800bd04:	46c4      	mov	ip, r8
 800bd06:	46a1      	mov	r9, r4
 800bd08:	2700      	movs	r7, #0
 800bd0a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bd0e:	f8d9 3000 	ldr.w	r3, [r9]
 800bd12:	fa1f fb82 	uxth.w	fp, r2
 800bd16:	b29b      	uxth	r3, r3
 800bd18:	fb0a 330b 	mla	r3, sl, fp, r3
 800bd1c:	443b      	add	r3, r7
 800bd1e:	f8d9 7000 	ldr.w	r7, [r9]
 800bd22:	0c12      	lsrs	r2, r2, #16
 800bd24:	0c3f      	lsrs	r7, r7, #16
 800bd26:	fb0a 7202 	mla	r2, sl, r2, r7
 800bd2a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bd2e:	b29b      	uxth	r3, r3
 800bd30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd34:	4565      	cmp	r5, ip
 800bd36:	f849 3b04 	str.w	r3, [r9], #4
 800bd3a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bd3e:	d8e4      	bhi.n	800bd0a <__multiply+0xaa>
 800bd40:	9b01      	ldr	r3, [sp, #4]
 800bd42:	50e7      	str	r7, [r4, r3]
 800bd44:	9b03      	ldr	r3, [sp, #12]
 800bd46:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bd4a:	3104      	adds	r1, #4
 800bd4c:	f1b9 0f00 	cmp.w	r9, #0
 800bd50:	d020      	beq.n	800bd94 <__multiply+0x134>
 800bd52:	6823      	ldr	r3, [r4, #0]
 800bd54:	4647      	mov	r7, r8
 800bd56:	46a4      	mov	ip, r4
 800bd58:	f04f 0a00 	mov.w	sl, #0
 800bd5c:	f8b7 b000 	ldrh.w	fp, [r7]
 800bd60:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bd64:	fb09 220b 	mla	r2, r9, fp, r2
 800bd68:	4452      	add	r2, sl
 800bd6a:	b29b      	uxth	r3, r3
 800bd6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd70:	f84c 3b04 	str.w	r3, [ip], #4
 800bd74:	f857 3b04 	ldr.w	r3, [r7], #4
 800bd78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd7c:	f8bc 3000 	ldrh.w	r3, [ip]
 800bd80:	fb09 330a 	mla	r3, r9, sl, r3
 800bd84:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bd88:	42bd      	cmp	r5, r7
 800bd8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd8e:	d8e5      	bhi.n	800bd5c <__multiply+0xfc>
 800bd90:	9a01      	ldr	r2, [sp, #4]
 800bd92:	50a3      	str	r3, [r4, r2]
 800bd94:	3404      	adds	r4, #4
 800bd96:	e79f      	b.n	800bcd8 <__multiply+0x78>
 800bd98:	3e01      	subs	r6, #1
 800bd9a:	e7a1      	b.n	800bce0 <__multiply+0x80>
 800bd9c:	0800d17a 	.word	0x0800d17a
 800bda0:	0800d1eb 	.word	0x0800d1eb

0800bda4 <__pow5mult>:
 800bda4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bda8:	4615      	mov	r5, r2
 800bdaa:	f012 0203 	ands.w	r2, r2, #3
 800bdae:	4607      	mov	r7, r0
 800bdb0:	460e      	mov	r6, r1
 800bdb2:	d007      	beq.n	800bdc4 <__pow5mult+0x20>
 800bdb4:	4c25      	ldr	r4, [pc, #148]	@ (800be4c <__pow5mult+0xa8>)
 800bdb6:	3a01      	subs	r2, #1
 800bdb8:	2300      	movs	r3, #0
 800bdba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bdbe:	f7ff fe5d 	bl	800ba7c <__multadd>
 800bdc2:	4606      	mov	r6, r0
 800bdc4:	10ad      	asrs	r5, r5, #2
 800bdc6:	d03d      	beq.n	800be44 <__pow5mult+0xa0>
 800bdc8:	69fc      	ldr	r4, [r7, #28]
 800bdca:	b97c      	cbnz	r4, 800bdec <__pow5mult+0x48>
 800bdcc:	2010      	movs	r0, #16
 800bdce:	f7ff fd2b 	bl	800b828 <malloc>
 800bdd2:	4602      	mov	r2, r0
 800bdd4:	61f8      	str	r0, [r7, #28]
 800bdd6:	b928      	cbnz	r0, 800bde4 <__pow5mult+0x40>
 800bdd8:	4b1d      	ldr	r3, [pc, #116]	@ (800be50 <__pow5mult+0xac>)
 800bdda:	481e      	ldr	r0, [pc, #120]	@ (800be54 <__pow5mult+0xb0>)
 800bddc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bde0:	f000 fcce 	bl	800c780 <__assert_func>
 800bde4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bde8:	6004      	str	r4, [r0, #0]
 800bdea:	60c4      	str	r4, [r0, #12]
 800bdec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bdf0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bdf4:	b94c      	cbnz	r4, 800be0a <__pow5mult+0x66>
 800bdf6:	f240 2171 	movw	r1, #625	@ 0x271
 800bdfa:	4638      	mov	r0, r7
 800bdfc:	f7ff ff1a 	bl	800bc34 <__i2b>
 800be00:	2300      	movs	r3, #0
 800be02:	f8c8 0008 	str.w	r0, [r8, #8]
 800be06:	4604      	mov	r4, r0
 800be08:	6003      	str	r3, [r0, #0]
 800be0a:	f04f 0900 	mov.w	r9, #0
 800be0e:	07eb      	lsls	r3, r5, #31
 800be10:	d50a      	bpl.n	800be28 <__pow5mult+0x84>
 800be12:	4631      	mov	r1, r6
 800be14:	4622      	mov	r2, r4
 800be16:	4638      	mov	r0, r7
 800be18:	f7ff ff22 	bl	800bc60 <__multiply>
 800be1c:	4631      	mov	r1, r6
 800be1e:	4680      	mov	r8, r0
 800be20:	4638      	mov	r0, r7
 800be22:	f7ff fe09 	bl	800ba38 <_Bfree>
 800be26:	4646      	mov	r6, r8
 800be28:	106d      	asrs	r5, r5, #1
 800be2a:	d00b      	beq.n	800be44 <__pow5mult+0xa0>
 800be2c:	6820      	ldr	r0, [r4, #0]
 800be2e:	b938      	cbnz	r0, 800be40 <__pow5mult+0x9c>
 800be30:	4622      	mov	r2, r4
 800be32:	4621      	mov	r1, r4
 800be34:	4638      	mov	r0, r7
 800be36:	f7ff ff13 	bl	800bc60 <__multiply>
 800be3a:	6020      	str	r0, [r4, #0]
 800be3c:	f8c0 9000 	str.w	r9, [r0]
 800be40:	4604      	mov	r4, r0
 800be42:	e7e4      	b.n	800be0e <__pow5mult+0x6a>
 800be44:	4630      	mov	r0, r6
 800be46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be4a:	bf00      	nop
 800be4c:	0800d3ec 	.word	0x0800d3ec
 800be50:	0800d10b 	.word	0x0800d10b
 800be54:	0800d1eb 	.word	0x0800d1eb

0800be58 <__lshift>:
 800be58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be5c:	460c      	mov	r4, r1
 800be5e:	6849      	ldr	r1, [r1, #4]
 800be60:	6923      	ldr	r3, [r4, #16]
 800be62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800be66:	68a3      	ldr	r3, [r4, #8]
 800be68:	4607      	mov	r7, r0
 800be6a:	4691      	mov	r9, r2
 800be6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800be70:	f108 0601 	add.w	r6, r8, #1
 800be74:	42b3      	cmp	r3, r6
 800be76:	db0b      	blt.n	800be90 <__lshift+0x38>
 800be78:	4638      	mov	r0, r7
 800be7a:	f7ff fd9d 	bl	800b9b8 <_Balloc>
 800be7e:	4605      	mov	r5, r0
 800be80:	b948      	cbnz	r0, 800be96 <__lshift+0x3e>
 800be82:	4602      	mov	r2, r0
 800be84:	4b28      	ldr	r3, [pc, #160]	@ (800bf28 <__lshift+0xd0>)
 800be86:	4829      	ldr	r0, [pc, #164]	@ (800bf2c <__lshift+0xd4>)
 800be88:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800be8c:	f000 fc78 	bl	800c780 <__assert_func>
 800be90:	3101      	adds	r1, #1
 800be92:	005b      	lsls	r3, r3, #1
 800be94:	e7ee      	b.n	800be74 <__lshift+0x1c>
 800be96:	2300      	movs	r3, #0
 800be98:	f100 0114 	add.w	r1, r0, #20
 800be9c:	f100 0210 	add.w	r2, r0, #16
 800bea0:	4618      	mov	r0, r3
 800bea2:	4553      	cmp	r3, sl
 800bea4:	db33      	blt.n	800bf0e <__lshift+0xb6>
 800bea6:	6920      	ldr	r0, [r4, #16]
 800bea8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800beac:	f104 0314 	add.w	r3, r4, #20
 800beb0:	f019 091f 	ands.w	r9, r9, #31
 800beb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800beb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bebc:	d02b      	beq.n	800bf16 <__lshift+0xbe>
 800bebe:	f1c9 0e20 	rsb	lr, r9, #32
 800bec2:	468a      	mov	sl, r1
 800bec4:	2200      	movs	r2, #0
 800bec6:	6818      	ldr	r0, [r3, #0]
 800bec8:	fa00 f009 	lsl.w	r0, r0, r9
 800becc:	4310      	orrs	r0, r2
 800bece:	f84a 0b04 	str.w	r0, [sl], #4
 800bed2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bed6:	459c      	cmp	ip, r3
 800bed8:	fa22 f20e 	lsr.w	r2, r2, lr
 800bedc:	d8f3      	bhi.n	800bec6 <__lshift+0x6e>
 800bede:	ebac 0304 	sub.w	r3, ip, r4
 800bee2:	3b15      	subs	r3, #21
 800bee4:	f023 0303 	bic.w	r3, r3, #3
 800bee8:	3304      	adds	r3, #4
 800beea:	f104 0015 	add.w	r0, r4, #21
 800beee:	4560      	cmp	r0, ip
 800bef0:	bf88      	it	hi
 800bef2:	2304      	movhi	r3, #4
 800bef4:	50ca      	str	r2, [r1, r3]
 800bef6:	b10a      	cbz	r2, 800befc <__lshift+0xa4>
 800bef8:	f108 0602 	add.w	r6, r8, #2
 800befc:	3e01      	subs	r6, #1
 800befe:	4638      	mov	r0, r7
 800bf00:	612e      	str	r6, [r5, #16]
 800bf02:	4621      	mov	r1, r4
 800bf04:	f7ff fd98 	bl	800ba38 <_Bfree>
 800bf08:	4628      	mov	r0, r5
 800bf0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf0e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bf12:	3301      	adds	r3, #1
 800bf14:	e7c5      	b.n	800bea2 <__lshift+0x4a>
 800bf16:	3904      	subs	r1, #4
 800bf18:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf1c:	f841 2f04 	str.w	r2, [r1, #4]!
 800bf20:	459c      	cmp	ip, r3
 800bf22:	d8f9      	bhi.n	800bf18 <__lshift+0xc0>
 800bf24:	e7ea      	b.n	800befc <__lshift+0xa4>
 800bf26:	bf00      	nop
 800bf28:	0800d17a 	.word	0x0800d17a
 800bf2c:	0800d1eb 	.word	0x0800d1eb

0800bf30 <__mcmp>:
 800bf30:	690a      	ldr	r2, [r1, #16]
 800bf32:	4603      	mov	r3, r0
 800bf34:	6900      	ldr	r0, [r0, #16]
 800bf36:	1a80      	subs	r0, r0, r2
 800bf38:	b530      	push	{r4, r5, lr}
 800bf3a:	d10e      	bne.n	800bf5a <__mcmp+0x2a>
 800bf3c:	3314      	adds	r3, #20
 800bf3e:	3114      	adds	r1, #20
 800bf40:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bf44:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bf48:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bf4c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bf50:	4295      	cmp	r5, r2
 800bf52:	d003      	beq.n	800bf5c <__mcmp+0x2c>
 800bf54:	d205      	bcs.n	800bf62 <__mcmp+0x32>
 800bf56:	f04f 30ff 	mov.w	r0, #4294967295
 800bf5a:	bd30      	pop	{r4, r5, pc}
 800bf5c:	42a3      	cmp	r3, r4
 800bf5e:	d3f3      	bcc.n	800bf48 <__mcmp+0x18>
 800bf60:	e7fb      	b.n	800bf5a <__mcmp+0x2a>
 800bf62:	2001      	movs	r0, #1
 800bf64:	e7f9      	b.n	800bf5a <__mcmp+0x2a>
	...

0800bf68 <__mdiff>:
 800bf68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf6c:	4689      	mov	r9, r1
 800bf6e:	4606      	mov	r6, r0
 800bf70:	4611      	mov	r1, r2
 800bf72:	4648      	mov	r0, r9
 800bf74:	4614      	mov	r4, r2
 800bf76:	f7ff ffdb 	bl	800bf30 <__mcmp>
 800bf7a:	1e05      	subs	r5, r0, #0
 800bf7c:	d112      	bne.n	800bfa4 <__mdiff+0x3c>
 800bf7e:	4629      	mov	r1, r5
 800bf80:	4630      	mov	r0, r6
 800bf82:	f7ff fd19 	bl	800b9b8 <_Balloc>
 800bf86:	4602      	mov	r2, r0
 800bf88:	b928      	cbnz	r0, 800bf96 <__mdiff+0x2e>
 800bf8a:	4b3f      	ldr	r3, [pc, #252]	@ (800c088 <__mdiff+0x120>)
 800bf8c:	f240 2137 	movw	r1, #567	@ 0x237
 800bf90:	483e      	ldr	r0, [pc, #248]	@ (800c08c <__mdiff+0x124>)
 800bf92:	f000 fbf5 	bl	800c780 <__assert_func>
 800bf96:	2301      	movs	r3, #1
 800bf98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bf9c:	4610      	mov	r0, r2
 800bf9e:	b003      	add	sp, #12
 800bfa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfa4:	bfbc      	itt	lt
 800bfa6:	464b      	movlt	r3, r9
 800bfa8:	46a1      	movlt	r9, r4
 800bfaa:	4630      	mov	r0, r6
 800bfac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bfb0:	bfba      	itte	lt
 800bfb2:	461c      	movlt	r4, r3
 800bfb4:	2501      	movlt	r5, #1
 800bfb6:	2500      	movge	r5, #0
 800bfb8:	f7ff fcfe 	bl	800b9b8 <_Balloc>
 800bfbc:	4602      	mov	r2, r0
 800bfbe:	b918      	cbnz	r0, 800bfc8 <__mdiff+0x60>
 800bfc0:	4b31      	ldr	r3, [pc, #196]	@ (800c088 <__mdiff+0x120>)
 800bfc2:	f240 2145 	movw	r1, #581	@ 0x245
 800bfc6:	e7e3      	b.n	800bf90 <__mdiff+0x28>
 800bfc8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bfcc:	6926      	ldr	r6, [r4, #16]
 800bfce:	60c5      	str	r5, [r0, #12]
 800bfd0:	f109 0310 	add.w	r3, r9, #16
 800bfd4:	f109 0514 	add.w	r5, r9, #20
 800bfd8:	f104 0e14 	add.w	lr, r4, #20
 800bfdc:	f100 0b14 	add.w	fp, r0, #20
 800bfe0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bfe4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bfe8:	9301      	str	r3, [sp, #4]
 800bfea:	46d9      	mov	r9, fp
 800bfec:	f04f 0c00 	mov.w	ip, #0
 800bff0:	9b01      	ldr	r3, [sp, #4]
 800bff2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bff6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bffa:	9301      	str	r3, [sp, #4]
 800bffc:	fa1f f38a 	uxth.w	r3, sl
 800c000:	4619      	mov	r1, r3
 800c002:	b283      	uxth	r3, r0
 800c004:	1acb      	subs	r3, r1, r3
 800c006:	0c00      	lsrs	r0, r0, #16
 800c008:	4463      	add	r3, ip
 800c00a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c00e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c012:	b29b      	uxth	r3, r3
 800c014:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c018:	4576      	cmp	r6, lr
 800c01a:	f849 3b04 	str.w	r3, [r9], #4
 800c01e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c022:	d8e5      	bhi.n	800bff0 <__mdiff+0x88>
 800c024:	1b33      	subs	r3, r6, r4
 800c026:	3b15      	subs	r3, #21
 800c028:	f023 0303 	bic.w	r3, r3, #3
 800c02c:	3415      	adds	r4, #21
 800c02e:	3304      	adds	r3, #4
 800c030:	42a6      	cmp	r6, r4
 800c032:	bf38      	it	cc
 800c034:	2304      	movcc	r3, #4
 800c036:	441d      	add	r5, r3
 800c038:	445b      	add	r3, fp
 800c03a:	461e      	mov	r6, r3
 800c03c:	462c      	mov	r4, r5
 800c03e:	4544      	cmp	r4, r8
 800c040:	d30e      	bcc.n	800c060 <__mdiff+0xf8>
 800c042:	f108 0103 	add.w	r1, r8, #3
 800c046:	1b49      	subs	r1, r1, r5
 800c048:	f021 0103 	bic.w	r1, r1, #3
 800c04c:	3d03      	subs	r5, #3
 800c04e:	45a8      	cmp	r8, r5
 800c050:	bf38      	it	cc
 800c052:	2100      	movcc	r1, #0
 800c054:	440b      	add	r3, r1
 800c056:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c05a:	b191      	cbz	r1, 800c082 <__mdiff+0x11a>
 800c05c:	6117      	str	r7, [r2, #16]
 800c05e:	e79d      	b.n	800bf9c <__mdiff+0x34>
 800c060:	f854 1b04 	ldr.w	r1, [r4], #4
 800c064:	46e6      	mov	lr, ip
 800c066:	0c08      	lsrs	r0, r1, #16
 800c068:	fa1c fc81 	uxtah	ip, ip, r1
 800c06c:	4471      	add	r1, lr
 800c06e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c072:	b289      	uxth	r1, r1
 800c074:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c078:	f846 1b04 	str.w	r1, [r6], #4
 800c07c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c080:	e7dd      	b.n	800c03e <__mdiff+0xd6>
 800c082:	3f01      	subs	r7, #1
 800c084:	e7e7      	b.n	800c056 <__mdiff+0xee>
 800c086:	bf00      	nop
 800c088:	0800d17a 	.word	0x0800d17a
 800c08c:	0800d1eb 	.word	0x0800d1eb

0800c090 <__ulp>:
 800c090:	b082      	sub	sp, #8
 800c092:	ed8d 0b00 	vstr	d0, [sp]
 800c096:	9a01      	ldr	r2, [sp, #4]
 800c098:	4b0f      	ldr	r3, [pc, #60]	@ (800c0d8 <__ulp+0x48>)
 800c09a:	4013      	ands	r3, r2
 800c09c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	dc08      	bgt.n	800c0b6 <__ulp+0x26>
 800c0a4:	425b      	negs	r3, r3
 800c0a6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c0aa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c0ae:	da04      	bge.n	800c0ba <__ulp+0x2a>
 800c0b0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c0b4:	4113      	asrs	r3, r2
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	e008      	b.n	800c0cc <__ulp+0x3c>
 800c0ba:	f1a2 0314 	sub.w	r3, r2, #20
 800c0be:	2b1e      	cmp	r3, #30
 800c0c0:	bfda      	itte	le
 800c0c2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c0c6:	40da      	lsrle	r2, r3
 800c0c8:	2201      	movgt	r2, #1
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	4619      	mov	r1, r3
 800c0ce:	4610      	mov	r0, r2
 800c0d0:	ec41 0b10 	vmov	d0, r0, r1
 800c0d4:	b002      	add	sp, #8
 800c0d6:	4770      	bx	lr
 800c0d8:	7ff00000 	.word	0x7ff00000

0800c0dc <__b2d>:
 800c0dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0e0:	6906      	ldr	r6, [r0, #16]
 800c0e2:	f100 0814 	add.w	r8, r0, #20
 800c0e6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c0ea:	1f37      	subs	r7, r6, #4
 800c0ec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c0f0:	4610      	mov	r0, r2
 800c0f2:	f7ff fd53 	bl	800bb9c <__hi0bits>
 800c0f6:	f1c0 0320 	rsb	r3, r0, #32
 800c0fa:	280a      	cmp	r0, #10
 800c0fc:	600b      	str	r3, [r1, #0]
 800c0fe:	491b      	ldr	r1, [pc, #108]	@ (800c16c <__b2d+0x90>)
 800c100:	dc15      	bgt.n	800c12e <__b2d+0x52>
 800c102:	f1c0 0c0b 	rsb	ip, r0, #11
 800c106:	fa22 f30c 	lsr.w	r3, r2, ip
 800c10a:	45b8      	cmp	r8, r7
 800c10c:	ea43 0501 	orr.w	r5, r3, r1
 800c110:	bf34      	ite	cc
 800c112:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c116:	2300      	movcs	r3, #0
 800c118:	3015      	adds	r0, #21
 800c11a:	fa02 f000 	lsl.w	r0, r2, r0
 800c11e:	fa23 f30c 	lsr.w	r3, r3, ip
 800c122:	4303      	orrs	r3, r0
 800c124:	461c      	mov	r4, r3
 800c126:	ec45 4b10 	vmov	d0, r4, r5
 800c12a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c12e:	45b8      	cmp	r8, r7
 800c130:	bf3a      	itte	cc
 800c132:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c136:	f1a6 0708 	subcc.w	r7, r6, #8
 800c13a:	2300      	movcs	r3, #0
 800c13c:	380b      	subs	r0, #11
 800c13e:	d012      	beq.n	800c166 <__b2d+0x8a>
 800c140:	f1c0 0120 	rsb	r1, r0, #32
 800c144:	fa23 f401 	lsr.w	r4, r3, r1
 800c148:	4082      	lsls	r2, r0
 800c14a:	4322      	orrs	r2, r4
 800c14c:	4547      	cmp	r7, r8
 800c14e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c152:	bf8c      	ite	hi
 800c154:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c158:	2200      	movls	r2, #0
 800c15a:	4083      	lsls	r3, r0
 800c15c:	40ca      	lsrs	r2, r1
 800c15e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c162:	4313      	orrs	r3, r2
 800c164:	e7de      	b.n	800c124 <__b2d+0x48>
 800c166:	ea42 0501 	orr.w	r5, r2, r1
 800c16a:	e7db      	b.n	800c124 <__b2d+0x48>
 800c16c:	3ff00000 	.word	0x3ff00000

0800c170 <__d2b>:
 800c170:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c174:	460f      	mov	r7, r1
 800c176:	2101      	movs	r1, #1
 800c178:	ec59 8b10 	vmov	r8, r9, d0
 800c17c:	4616      	mov	r6, r2
 800c17e:	f7ff fc1b 	bl	800b9b8 <_Balloc>
 800c182:	4604      	mov	r4, r0
 800c184:	b930      	cbnz	r0, 800c194 <__d2b+0x24>
 800c186:	4602      	mov	r2, r0
 800c188:	4b23      	ldr	r3, [pc, #140]	@ (800c218 <__d2b+0xa8>)
 800c18a:	4824      	ldr	r0, [pc, #144]	@ (800c21c <__d2b+0xac>)
 800c18c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c190:	f000 faf6 	bl	800c780 <__assert_func>
 800c194:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c198:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c19c:	b10d      	cbz	r5, 800c1a2 <__d2b+0x32>
 800c19e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c1a2:	9301      	str	r3, [sp, #4]
 800c1a4:	f1b8 0300 	subs.w	r3, r8, #0
 800c1a8:	d023      	beq.n	800c1f2 <__d2b+0x82>
 800c1aa:	4668      	mov	r0, sp
 800c1ac:	9300      	str	r3, [sp, #0]
 800c1ae:	f7ff fd14 	bl	800bbda <__lo0bits>
 800c1b2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c1b6:	b1d0      	cbz	r0, 800c1ee <__d2b+0x7e>
 800c1b8:	f1c0 0320 	rsb	r3, r0, #32
 800c1bc:	fa02 f303 	lsl.w	r3, r2, r3
 800c1c0:	430b      	orrs	r3, r1
 800c1c2:	40c2      	lsrs	r2, r0
 800c1c4:	6163      	str	r3, [r4, #20]
 800c1c6:	9201      	str	r2, [sp, #4]
 800c1c8:	9b01      	ldr	r3, [sp, #4]
 800c1ca:	61a3      	str	r3, [r4, #24]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	bf0c      	ite	eq
 800c1d0:	2201      	moveq	r2, #1
 800c1d2:	2202      	movne	r2, #2
 800c1d4:	6122      	str	r2, [r4, #16]
 800c1d6:	b1a5      	cbz	r5, 800c202 <__d2b+0x92>
 800c1d8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c1dc:	4405      	add	r5, r0
 800c1de:	603d      	str	r5, [r7, #0]
 800c1e0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c1e4:	6030      	str	r0, [r6, #0]
 800c1e6:	4620      	mov	r0, r4
 800c1e8:	b003      	add	sp, #12
 800c1ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c1ee:	6161      	str	r1, [r4, #20]
 800c1f0:	e7ea      	b.n	800c1c8 <__d2b+0x58>
 800c1f2:	a801      	add	r0, sp, #4
 800c1f4:	f7ff fcf1 	bl	800bbda <__lo0bits>
 800c1f8:	9b01      	ldr	r3, [sp, #4]
 800c1fa:	6163      	str	r3, [r4, #20]
 800c1fc:	3020      	adds	r0, #32
 800c1fe:	2201      	movs	r2, #1
 800c200:	e7e8      	b.n	800c1d4 <__d2b+0x64>
 800c202:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c206:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c20a:	6038      	str	r0, [r7, #0]
 800c20c:	6918      	ldr	r0, [r3, #16]
 800c20e:	f7ff fcc5 	bl	800bb9c <__hi0bits>
 800c212:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c216:	e7e5      	b.n	800c1e4 <__d2b+0x74>
 800c218:	0800d17a 	.word	0x0800d17a
 800c21c:	0800d1eb 	.word	0x0800d1eb

0800c220 <__ratio>:
 800c220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c224:	b085      	sub	sp, #20
 800c226:	e9cd 1000 	strd	r1, r0, [sp]
 800c22a:	a902      	add	r1, sp, #8
 800c22c:	f7ff ff56 	bl	800c0dc <__b2d>
 800c230:	9800      	ldr	r0, [sp, #0]
 800c232:	a903      	add	r1, sp, #12
 800c234:	ec55 4b10 	vmov	r4, r5, d0
 800c238:	f7ff ff50 	bl	800c0dc <__b2d>
 800c23c:	9b01      	ldr	r3, [sp, #4]
 800c23e:	6919      	ldr	r1, [r3, #16]
 800c240:	9b00      	ldr	r3, [sp, #0]
 800c242:	691b      	ldr	r3, [r3, #16]
 800c244:	1ac9      	subs	r1, r1, r3
 800c246:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c24a:	1a9b      	subs	r3, r3, r2
 800c24c:	ec5b ab10 	vmov	sl, fp, d0
 800c250:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c254:	2b00      	cmp	r3, #0
 800c256:	bfce      	itee	gt
 800c258:	462a      	movgt	r2, r5
 800c25a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c25e:	465a      	movle	r2, fp
 800c260:	462f      	mov	r7, r5
 800c262:	46d9      	mov	r9, fp
 800c264:	bfcc      	ite	gt
 800c266:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c26a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c26e:	464b      	mov	r3, r9
 800c270:	4652      	mov	r2, sl
 800c272:	4620      	mov	r0, r4
 800c274:	4639      	mov	r1, r7
 800c276:	f7f4 fae9 	bl	800084c <__aeabi_ddiv>
 800c27a:	ec41 0b10 	vmov	d0, r0, r1
 800c27e:	b005      	add	sp, #20
 800c280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c284 <__copybits>:
 800c284:	3901      	subs	r1, #1
 800c286:	b570      	push	{r4, r5, r6, lr}
 800c288:	1149      	asrs	r1, r1, #5
 800c28a:	6914      	ldr	r4, [r2, #16]
 800c28c:	3101      	adds	r1, #1
 800c28e:	f102 0314 	add.w	r3, r2, #20
 800c292:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c296:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c29a:	1f05      	subs	r5, r0, #4
 800c29c:	42a3      	cmp	r3, r4
 800c29e:	d30c      	bcc.n	800c2ba <__copybits+0x36>
 800c2a0:	1aa3      	subs	r3, r4, r2
 800c2a2:	3b11      	subs	r3, #17
 800c2a4:	f023 0303 	bic.w	r3, r3, #3
 800c2a8:	3211      	adds	r2, #17
 800c2aa:	42a2      	cmp	r2, r4
 800c2ac:	bf88      	it	hi
 800c2ae:	2300      	movhi	r3, #0
 800c2b0:	4418      	add	r0, r3
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	4288      	cmp	r0, r1
 800c2b6:	d305      	bcc.n	800c2c4 <__copybits+0x40>
 800c2b8:	bd70      	pop	{r4, r5, r6, pc}
 800c2ba:	f853 6b04 	ldr.w	r6, [r3], #4
 800c2be:	f845 6f04 	str.w	r6, [r5, #4]!
 800c2c2:	e7eb      	b.n	800c29c <__copybits+0x18>
 800c2c4:	f840 3b04 	str.w	r3, [r0], #4
 800c2c8:	e7f4      	b.n	800c2b4 <__copybits+0x30>

0800c2ca <__any_on>:
 800c2ca:	f100 0214 	add.w	r2, r0, #20
 800c2ce:	6900      	ldr	r0, [r0, #16]
 800c2d0:	114b      	asrs	r3, r1, #5
 800c2d2:	4298      	cmp	r0, r3
 800c2d4:	b510      	push	{r4, lr}
 800c2d6:	db11      	blt.n	800c2fc <__any_on+0x32>
 800c2d8:	dd0a      	ble.n	800c2f0 <__any_on+0x26>
 800c2da:	f011 011f 	ands.w	r1, r1, #31
 800c2de:	d007      	beq.n	800c2f0 <__any_on+0x26>
 800c2e0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c2e4:	fa24 f001 	lsr.w	r0, r4, r1
 800c2e8:	fa00 f101 	lsl.w	r1, r0, r1
 800c2ec:	428c      	cmp	r4, r1
 800c2ee:	d10b      	bne.n	800c308 <__any_on+0x3e>
 800c2f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c2f4:	4293      	cmp	r3, r2
 800c2f6:	d803      	bhi.n	800c300 <__any_on+0x36>
 800c2f8:	2000      	movs	r0, #0
 800c2fa:	bd10      	pop	{r4, pc}
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	e7f7      	b.n	800c2f0 <__any_on+0x26>
 800c300:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c304:	2900      	cmp	r1, #0
 800c306:	d0f5      	beq.n	800c2f4 <__any_on+0x2a>
 800c308:	2001      	movs	r0, #1
 800c30a:	e7f6      	b.n	800c2fa <__any_on+0x30>

0800c30c <__ascii_wctomb>:
 800c30c:	4603      	mov	r3, r0
 800c30e:	4608      	mov	r0, r1
 800c310:	b141      	cbz	r1, 800c324 <__ascii_wctomb+0x18>
 800c312:	2aff      	cmp	r2, #255	@ 0xff
 800c314:	d904      	bls.n	800c320 <__ascii_wctomb+0x14>
 800c316:	228a      	movs	r2, #138	@ 0x8a
 800c318:	601a      	str	r2, [r3, #0]
 800c31a:	f04f 30ff 	mov.w	r0, #4294967295
 800c31e:	4770      	bx	lr
 800c320:	700a      	strb	r2, [r1, #0]
 800c322:	2001      	movs	r0, #1
 800c324:	4770      	bx	lr

0800c326 <__ssputs_r>:
 800c326:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c32a:	688e      	ldr	r6, [r1, #8]
 800c32c:	461f      	mov	r7, r3
 800c32e:	42be      	cmp	r6, r7
 800c330:	680b      	ldr	r3, [r1, #0]
 800c332:	4682      	mov	sl, r0
 800c334:	460c      	mov	r4, r1
 800c336:	4690      	mov	r8, r2
 800c338:	d82d      	bhi.n	800c396 <__ssputs_r+0x70>
 800c33a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c33e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c342:	d026      	beq.n	800c392 <__ssputs_r+0x6c>
 800c344:	6965      	ldr	r5, [r4, #20]
 800c346:	6909      	ldr	r1, [r1, #16]
 800c348:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c34c:	eba3 0901 	sub.w	r9, r3, r1
 800c350:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c354:	1c7b      	adds	r3, r7, #1
 800c356:	444b      	add	r3, r9
 800c358:	106d      	asrs	r5, r5, #1
 800c35a:	429d      	cmp	r5, r3
 800c35c:	bf38      	it	cc
 800c35e:	461d      	movcc	r5, r3
 800c360:	0553      	lsls	r3, r2, #21
 800c362:	d527      	bpl.n	800c3b4 <__ssputs_r+0x8e>
 800c364:	4629      	mov	r1, r5
 800c366:	f7ff fa89 	bl	800b87c <_malloc_r>
 800c36a:	4606      	mov	r6, r0
 800c36c:	b360      	cbz	r0, 800c3c8 <__ssputs_r+0xa2>
 800c36e:	6921      	ldr	r1, [r4, #16]
 800c370:	464a      	mov	r2, r9
 800c372:	f7fe f85c 	bl	800a42e <memcpy>
 800c376:	89a3      	ldrh	r3, [r4, #12]
 800c378:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c37c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c380:	81a3      	strh	r3, [r4, #12]
 800c382:	6126      	str	r6, [r4, #16]
 800c384:	6165      	str	r5, [r4, #20]
 800c386:	444e      	add	r6, r9
 800c388:	eba5 0509 	sub.w	r5, r5, r9
 800c38c:	6026      	str	r6, [r4, #0]
 800c38e:	60a5      	str	r5, [r4, #8]
 800c390:	463e      	mov	r6, r7
 800c392:	42be      	cmp	r6, r7
 800c394:	d900      	bls.n	800c398 <__ssputs_r+0x72>
 800c396:	463e      	mov	r6, r7
 800c398:	6820      	ldr	r0, [r4, #0]
 800c39a:	4632      	mov	r2, r6
 800c39c:	4641      	mov	r1, r8
 800c39e:	f000 f9c5 	bl	800c72c <memmove>
 800c3a2:	68a3      	ldr	r3, [r4, #8]
 800c3a4:	1b9b      	subs	r3, r3, r6
 800c3a6:	60a3      	str	r3, [r4, #8]
 800c3a8:	6823      	ldr	r3, [r4, #0]
 800c3aa:	4433      	add	r3, r6
 800c3ac:	6023      	str	r3, [r4, #0]
 800c3ae:	2000      	movs	r0, #0
 800c3b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3b4:	462a      	mov	r2, r5
 800c3b6:	f000 fa15 	bl	800c7e4 <_realloc_r>
 800c3ba:	4606      	mov	r6, r0
 800c3bc:	2800      	cmp	r0, #0
 800c3be:	d1e0      	bne.n	800c382 <__ssputs_r+0x5c>
 800c3c0:	6921      	ldr	r1, [r4, #16]
 800c3c2:	4650      	mov	r0, sl
 800c3c4:	f7fe feac 	bl	800b120 <_free_r>
 800c3c8:	230c      	movs	r3, #12
 800c3ca:	f8ca 3000 	str.w	r3, [sl]
 800c3ce:	89a3      	ldrh	r3, [r4, #12]
 800c3d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3d4:	81a3      	strh	r3, [r4, #12]
 800c3d6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3da:	e7e9      	b.n	800c3b0 <__ssputs_r+0x8a>

0800c3dc <_svfiprintf_r>:
 800c3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3e0:	4698      	mov	r8, r3
 800c3e2:	898b      	ldrh	r3, [r1, #12]
 800c3e4:	061b      	lsls	r3, r3, #24
 800c3e6:	b09d      	sub	sp, #116	@ 0x74
 800c3e8:	4607      	mov	r7, r0
 800c3ea:	460d      	mov	r5, r1
 800c3ec:	4614      	mov	r4, r2
 800c3ee:	d510      	bpl.n	800c412 <_svfiprintf_r+0x36>
 800c3f0:	690b      	ldr	r3, [r1, #16]
 800c3f2:	b973      	cbnz	r3, 800c412 <_svfiprintf_r+0x36>
 800c3f4:	2140      	movs	r1, #64	@ 0x40
 800c3f6:	f7ff fa41 	bl	800b87c <_malloc_r>
 800c3fa:	6028      	str	r0, [r5, #0]
 800c3fc:	6128      	str	r0, [r5, #16]
 800c3fe:	b930      	cbnz	r0, 800c40e <_svfiprintf_r+0x32>
 800c400:	230c      	movs	r3, #12
 800c402:	603b      	str	r3, [r7, #0]
 800c404:	f04f 30ff 	mov.w	r0, #4294967295
 800c408:	b01d      	add	sp, #116	@ 0x74
 800c40a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c40e:	2340      	movs	r3, #64	@ 0x40
 800c410:	616b      	str	r3, [r5, #20]
 800c412:	2300      	movs	r3, #0
 800c414:	9309      	str	r3, [sp, #36]	@ 0x24
 800c416:	2320      	movs	r3, #32
 800c418:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c41c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c420:	2330      	movs	r3, #48	@ 0x30
 800c422:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c5c0 <_svfiprintf_r+0x1e4>
 800c426:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c42a:	f04f 0901 	mov.w	r9, #1
 800c42e:	4623      	mov	r3, r4
 800c430:	469a      	mov	sl, r3
 800c432:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c436:	b10a      	cbz	r2, 800c43c <_svfiprintf_r+0x60>
 800c438:	2a25      	cmp	r2, #37	@ 0x25
 800c43a:	d1f9      	bne.n	800c430 <_svfiprintf_r+0x54>
 800c43c:	ebba 0b04 	subs.w	fp, sl, r4
 800c440:	d00b      	beq.n	800c45a <_svfiprintf_r+0x7e>
 800c442:	465b      	mov	r3, fp
 800c444:	4622      	mov	r2, r4
 800c446:	4629      	mov	r1, r5
 800c448:	4638      	mov	r0, r7
 800c44a:	f7ff ff6c 	bl	800c326 <__ssputs_r>
 800c44e:	3001      	adds	r0, #1
 800c450:	f000 80a7 	beq.w	800c5a2 <_svfiprintf_r+0x1c6>
 800c454:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c456:	445a      	add	r2, fp
 800c458:	9209      	str	r2, [sp, #36]	@ 0x24
 800c45a:	f89a 3000 	ldrb.w	r3, [sl]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	f000 809f 	beq.w	800c5a2 <_svfiprintf_r+0x1c6>
 800c464:	2300      	movs	r3, #0
 800c466:	f04f 32ff 	mov.w	r2, #4294967295
 800c46a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c46e:	f10a 0a01 	add.w	sl, sl, #1
 800c472:	9304      	str	r3, [sp, #16]
 800c474:	9307      	str	r3, [sp, #28]
 800c476:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c47a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c47c:	4654      	mov	r4, sl
 800c47e:	2205      	movs	r2, #5
 800c480:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c484:	484e      	ldr	r0, [pc, #312]	@ (800c5c0 <_svfiprintf_r+0x1e4>)
 800c486:	f7f3 fea3 	bl	80001d0 <memchr>
 800c48a:	9a04      	ldr	r2, [sp, #16]
 800c48c:	b9d8      	cbnz	r0, 800c4c6 <_svfiprintf_r+0xea>
 800c48e:	06d0      	lsls	r0, r2, #27
 800c490:	bf44      	itt	mi
 800c492:	2320      	movmi	r3, #32
 800c494:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c498:	0711      	lsls	r1, r2, #28
 800c49a:	bf44      	itt	mi
 800c49c:	232b      	movmi	r3, #43	@ 0x2b
 800c49e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c4a2:	f89a 3000 	ldrb.w	r3, [sl]
 800c4a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c4a8:	d015      	beq.n	800c4d6 <_svfiprintf_r+0xfa>
 800c4aa:	9a07      	ldr	r2, [sp, #28]
 800c4ac:	4654      	mov	r4, sl
 800c4ae:	2000      	movs	r0, #0
 800c4b0:	f04f 0c0a 	mov.w	ip, #10
 800c4b4:	4621      	mov	r1, r4
 800c4b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4ba:	3b30      	subs	r3, #48	@ 0x30
 800c4bc:	2b09      	cmp	r3, #9
 800c4be:	d94b      	bls.n	800c558 <_svfiprintf_r+0x17c>
 800c4c0:	b1b0      	cbz	r0, 800c4f0 <_svfiprintf_r+0x114>
 800c4c2:	9207      	str	r2, [sp, #28]
 800c4c4:	e014      	b.n	800c4f0 <_svfiprintf_r+0x114>
 800c4c6:	eba0 0308 	sub.w	r3, r0, r8
 800c4ca:	fa09 f303 	lsl.w	r3, r9, r3
 800c4ce:	4313      	orrs	r3, r2
 800c4d0:	9304      	str	r3, [sp, #16]
 800c4d2:	46a2      	mov	sl, r4
 800c4d4:	e7d2      	b.n	800c47c <_svfiprintf_r+0xa0>
 800c4d6:	9b03      	ldr	r3, [sp, #12]
 800c4d8:	1d19      	adds	r1, r3, #4
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	9103      	str	r1, [sp, #12]
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	bfbb      	ittet	lt
 800c4e2:	425b      	neglt	r3, r3
 800c4e4:	f042 0202 	orrlt.w	r2, r2, #2
 800c4e8:	9307      	strge	r3, [sp, #28]
 800c4ea:	9307      	strlt	r3, [sp, #28]
 800c4ec:	bfb8      	it	lt
 800c4ee:	9204      	strlt	r2, [sp, #16]
 800c4f0:	7823      	ldrb	r3, [r4, #0]
 800c4f2:	2b2e      	cmp	r3, #46	@ 0x2e
 800c4f4:	d10a      	bne.n	800c50c <_svfiprintf_r+0x130>
 800c4f6:	7863      	ldrb	r3, [r4, #1]
 800c4f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c4fa:	d132      	bne.n	800c562 <_svfiprintf_r+0x186>
 800c4fc:	9b03      	ldr	r3, [sp, #12]
 800c4fe:	1d1a      	adds	r2, r3, #4
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	9203      	str	r2, [sp, #12]
 800c504:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c508:	3402      	adds	r4, #2
 800c50a:	9305      	str	r3, [sp, #20]
 800c50c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c5d0 <_svfiprintf_r+0x1f4>
 800c510:	7821      	ldrb	r1, [r4, #0]
 800c512:	2203      	movs	r2, #3
 800c514:	4650      	mov	r0, sl
 800c516:	f7f3 fe5b 	bl	80001d0 <memchr>
 800c51a:	b138      	cbz	r0, 800c52c <_svfiprintf_r+0x150>
 800c51c:	9b04      	ldr	r3, [sp, #16]
 800c51e:	eba0 000a 	sub.w	r0, r0, sl
 800c522:	2240      	movs	r2, #64	@ 0x40
 800c524:	4082      	lsls	r2, r0
 800c526:	4313      	orrs	r3, r2
 800c528:	3401      	adds	r4, #1
 800c52a:	9304      	str	r3, [sp, #16]
 800c52c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c530:	4824      	ldr	r0, [pc, #144]	@ (800c5c4 <_svfiprintf_r+0x1e8>)
 800c532:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c536:	2206      	movs	r2, #6
 800c538:	f7f3 fe4a 	bl	80001d0 <memchr>
 800c53c:	2800      	cmp	r0, #0
 800c53e:	d036      	beq.n	800c5ae <_svfiprintf_r+0x1d2>
 800c540:	4b21      	ldr	r3, [pc, #132]	@ (800c5c8 <_svfiprintf_r+0x1ec>)
 800c542:	bb1b      	cbnz	r3, 800c58c <_svfiprintf_r+0x1b0>
 800c544:	9b03      	ldr	r3, [sp, #12]
 800c546:	3307      	adds	r3, #7
 800c548:	f023 0307 	bic.w	r3, r3, #7
 800c54c:	3308      	adds	r3, #8
 800c54e:	9303      	str	r3, [sp, #12]
 800c550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c552:	4433      	add	r3, r6
 800c554:	9309      	str	r3, [sp, #36]	@ 0x24
 800c556:	e76a      	b.n	800c42e <_svfiprintf_r+0x52>
 800c558:	fb0c 3202 	mla	r2, ip, r2, r3
 800c55c:	460c      	mov	r4, r1
 800c55e:	2001      	movs	r0, #1
 800c560:	e7a8      	b.n	800c4b4 <_svfiprintf_r+0xd8>
 800c562:	2300      	movs	r3, #0
 800c564:	3401      	adds	r4, #1
 800c566:	9305      	str	r3, [sp, #20]
 800c568:	4619      	mov	r1, r3
 800c56a:	f04f 0c0a 	mov.w	ip, #10
 800c56e:	4620      	mov	r0, r4
 800c570:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c574:	3a30      	subs	r2, #48	@ 0x30
 800c576:	2a09      	cmp	r2, #9
 800c578:	d903      	bls.n	800c582 <_svfiprintf_r+0x1a6>
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d0c6      	beq.n	800c50c <_svfiprintf_r+0x130>
 800c57e:	9105      	str	r1, [sp, #20]
 800c580:	e7c4      	b.n	800c50c <_svfiprintf_r+0x130>
 800c582:	fb0c 2101 	mla	r1, ip, r1, r2
 800c586:	4604      	mov	r4, r0
 800c588:	2301      	movs	r3, #1
 800c58a:	e7f0      	b.n	800c56e <_svfiprintf_r+0x192>
 800c58c:	ab03      	add	r3, sp, #12
 800c58e:	9300      	str	r3, [sp, #0]
 800c590:	462a      	mov	r2, r5
 800c592:	4b0e      	ldr	r3, [pc, #56]	@ (800c5cc <_svfiprintf_r+0x1f0>)
 800c594:	a904      	add	r1, sp, #16
 800c596:	4638      	mov	r0, r7
 800c598:	f7fd f982 	bl	80098a0 <_printf_float>
 800c59c:	1c42      	adds	r2, r0, #1
 800c59e:	4606      	mov	r6, r0
 800c5a0:	d1d6      	bne.n	800c550 <_svfiprintf_r+0x174>
 800c5a2:	89ab      	ldrh	r3, [r5, #12]
 800c5a4:	065b      	lsls	r3, r3, #25
 800c5a6:	f53f af2d 	bmi.w	800c404 <_svfiprintf_r+0x28>
 800c5aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c5ac:	e72c      	b.n	800c408 <_svfiprintf_r+0x2c>
 800c5ae:	ab03      	add	r3, sp, #12
 800c5b0:	9300      	str	r3, [sp, #0]
 800c5b2:	462a      	mov	r2, r5
 800c5b4:	4b05      	ldr	r3, [pc, #20]	@ (800c5cc <_svfiprintf_r+0x1f0>)
 800c5b6:	a904      	add	r1, sp, #16
 800c5b8:	4638      	mov	r0, r7
 800c5ba:	f7fd fc09 	bl	8009dd0 <_printf_i>
 800c5be:	e7ed      	b.n	800c59c <_svfiprintf_r+0x1c0>
 800c5c0:	0800d244 	.word	0x0800d244
 800c5c4:	0800d24e 	.word	0x0800d24e
 800c5c8:	080098a1 	.word	0x080098a1
 800c5cc:	0800c327 	.word	0x0800c327
 800c5d0:	0800d24a 	.word	0x0800d24a

0800c5d4 <__sflush_r>:
 800c5d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c5d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5dc:	0716      	lsls	r6, r2, #28
 800c5de:	4605      	mov	r5, r0
 800c5e0:	460c      	mov	r4, r1
 800c5e2:	d454      	bmi.n	800c68e <__sflush_r+0xba>
 800c5e4:	684b      	ldr	r3, [r1, #4]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	dc02      	bgt.n	800c5f0 <__sflush_r+0x1c>
 800c5ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	dd48      	ble.n	800c682 <__sflush_r+0xae>
 800c5f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c5f2:	2e00      	cmp	r6, #0
 800c5f4:	d045      	beq.n	800c682 <__sflush_r+0xae>
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c5fc:	682f      	ldr	r7, [r5, #0]
 800c5fe:	6a21      	ldr	r1, [r4, #32]
 800c600:	602b      	str	r3, [r5, #0]
 800c602:	d030      	beq.n	800c666 <__sflush_r+0x92>
 800c604:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c606:	89a3      	ldrh	r3, [r4, #12]
 800c608:	0759      	lsls	r1, r3, #29
 800c60a:	d505      	bpl.n	800c618 <__sflush_r+0x44>
 800c60c:	6863      	ldr	r3, [r4, #4]
 800c60e:	1ad2      	subs	r2, r2, r3
 800c610:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c612:	b10b      	cbz	r3, 800c618 <__sflush_r+0x44>
 800c614:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c616:	1ad2      	subs	r2, r2, r3
 800c618:	2300      	movs	r3, #0
 800c61a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c61c:	6a21      	ldr	r1, [r4, #32]
 800c61e:	4628      	mov	r0, r5
 800c620:	47b0      	blx	r6
 800c622:	1c43      	adds	r3, r0, #1
 800c624:	89a3      	ldrh	r3, [r4, #12]
 800c626:	d106      	bne.n	800c636 <__sflush_r+0x62>
 800c628:	6829      	ldr	r1, [r5, #0]
 800c62a:	291d      	cmp	r1, #29
 800c62c:	d82b      	bhi.n	800c686 <__sflush_r+0xb2>
 800c62e:	4a2a      	ldr	r2, [pc, #168]	@ (800c6d8 <__sflush_r+0x104>)
 800c630:	40ca      	lsrs	r2, r1
 800c632:	07d6      	lsls	r6, r2, #31
 800c634:	d527      	bpl.n	800c686 <__sflush_r+0xb2>
 800c636:	2200      	movs	r2, #0
 800c638:	6062      	str	r2, [r4, #4]
 800c63a:	04d9      	lsls	r1, r3, #19
 800c63c:	6922      	ldr	r2, [r4, #16]
 800c63e:	6022      	str	r2, [r4, #0]
 800c640:	d504      	bpl.n	800c64c <__sflush_r+0x78>
 800c642:	1c42      	adds	r2, r0, #1
 800c644:	d101      	bne.n	800c64a <__sflush_r+0x76>
 800c646:	682b      	ldr	r3, [r5, #0]
 800c648:	b903      	cbnz	r3, 800c64c <__sflush_r+0x78>
 800c64a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c64c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c64e:	602f      	str	r7, [r5, #0]
 800c650:	b1b9      	cbz	r1, 800c682 <__sflush_r+0xae>
 800c652:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c656:	4299      	cmp	r1, r3
 800c658:	d002      	beq.n	800c660 <__sflush_r+0x8c>
 800c65a:	4628      	mov	r0, r5
 800c65c:	f7fe fd60 	bl	800b120 <_free_r>
 800c660:	2300      	movs	r3, #0
 800c662:	6363      	str	r3, [r4, #52]	@ 0x34
 800c664:	e00d      	b.n	800c682 <__sflush_r+0xae>
 800c666:	2301      	movs	r3, #1
 800c668:	4628      	mov	r0, r5
 800c66a:	47b0      	blx	r6
 800c66c:	4602      	mov	r2, r0
 800c66e:	1c50      	adds	r0, r2, #1
 800c670:	d1c9      	bne.n	800c606 <__sflush_r+0x32>
 800c672:	682b      	ldr	r3, [r5, #0]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d0c6      	beq.n	800c606 <__sflush_r+0x32>
 800c678:	2b1d      	cmp	r3, #29
 800c67a:	d001      	beq.n	800c680 <__sflush_r+0xac>
 800c67c:	2b16      	cmp	r3, #22
 800c67e:	d11e      	bne.n	800c6be <__sflush_r+0xea>
 800c680:	602f      	str	r7, [r5, #0]
 800c682:	2000      	movs	r0, #0
 800c684:	e022      	b.n	800c6cc <__sflush_r+0xf8>
 800c686:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c68a:	b21b      	sxth	r3, r3
 800c68c:	e01b      	b.n	800c6c6 <__sflush_r+0xf2>
 800c68e:	690f      	ldr	r7, [r1, #16]
 800c690:	2f00      	cmp	r7, #0
 800c692:	d0f6      	beq.n	800c682 <__sflush_r+0xae>
 800c694:	0793      	lsls	r3, r2, #30
 800c696:	680e      	ldr	r6, [r1, #0]
 800c698:	bf08      	it	eq
 800c69a:	694b      	ldreq	r3, [r1, #20]
 800c69c:	600f      	str	r7, [r1, #0]
 800c69e:	bf18      	it	ne
 800c6a0:	2300      	movne	r3, #0
 800c6a2:	eba6 0807 	sub.w	r8, r6, r7
 800c6a6:	608b      	str	r3, [r1, #8]
 800c6a8:	f1b8 0f00 	cmp.w	r8, #0
 800c6ac:	dde9      	ble.n	800c682 <__sflush_r+0xae>
 800c6ae:	6a21      	ldr	r1, [r4, #32]
 800c6b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c6b2:	4643      	mov	r3, r8
 800c6b4:	463a      	mov	r2, r7
 800c6b6:	4628      	mov	r0, r5
 800c6b8:	47b0      	blx	r6
 800c6ba:	2800      	cmp	r0, #0
 800c6bc:	dc08      	bgt.n	800c6d0 <__sflush_r+0xfc>
 800c6be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6c6:	81a3      	strh	r3, [r4, #12]
 800c6c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c6cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6d0:	4407      	add	r7, r0
 800c6d2:	eba8 0800 	sub.w	r8, r8, r0
 800c6d6:	e7e7      	b.n	800c6a8 <__sflush_r+0xd4>
 800c6d8:	20400001 	.word	0x20400001

0800c6dc <_fflush_r>:
 800c6dc:	b538      	push	{r3, r4, r5, lr}
 800c6de:	690b      	ldr	r3, [r1, #16]
 800c6e0:	4605      	mov	r5, r0
 800c6e2:	460c      	mov	r4, r1
 800c6e4:	b913      	cbnz	r3, 800c6ec <_fflush_r+0x10>
 800c6e6:	2500      	movs	r5, #0
 800c6e8:	4628      	mov	r0, r5
 800c6ea:	bd38      	pop	{r3, r4, r5, pc}
 800c6ec:	b118      	cbz	r0, 800c6f6 <_fflush_r+0x1a>
 800c6ee:	6a03      	ldr	r3, [r0, #32]
 800c6f0:	b90b      	cbnz	r3, 800c6f6 <_fflush_r+0x1a>
 800c6f2:	f7fd fd17 	bl	800a124 <__sinit>
 800c6f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d0f3      	beq.n	800c6e6 <_fflush_r+0xa>
 800c6fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c700:	07d0      	lsls	r0, r2, #31
 800c702:	d404      	bmi.n	800c70e <_fflush_r+0x32>
 800c704:	0599      	lsls	r1, r3, #22
 800c706:	d402      	bmi.n	800c70e <_fflush_r+0x32>
 800c708:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c70a:	f7fd fe8e 	bl	800a42a <__retarget_lock_acquire_recursive>
 800c70e:	4628      	mov	r0, r5
 800c710:	4621      	mov	r1, r4
 800c712:	f7ff ff5f 	bl	800c5d4 <__sflush_r>
 800c716:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c718:	07da      	lsls	r2, r3, #31
 800c71a:	4605      	mov	r5, r0
 800c71c:	d4e4      	bmi.n	800c6e8 <_fflush_r+0xc>
 800c71e:	89a3      	ldrh	r3, [r4, #12]
 800c720:	059b      	lsls	r3, r3, #22
 800c722:	d4e1      	bmi.n	800c6e8 <_fflush_r+0xc>
 800c724:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c726:	f7fd fe81 	bl	800a42c <__retarget_lock_release_recursive>
 800c72a:	e7dd      	b.n	800c6e8 <_fflush_r+0xc>

0800c72c <memmove>:
 800c72c:	4288      	cmp	r0, r1
 800c72e:	b510      	push	{r4, lr}
 800c730:	eb01 0402 	add.w	r4, r1, r2
 800c734:	d902      	bls.n	800c73c <memmove+0x10>
 800c736:	4284      	cmp	r4, r0
 800c738:	4623      	mov	r3, r4
 800c73a:	d807      	bhi.n	800c74c <memmove+0x20>
 800c73c:	1e43      	subs	r3, r0, #1
 800c73e:	42a1      	cmp	r1, r4
 800c740:	d008      	beq.n	800c754 <memmove+0x28>
 800c742:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c746:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c74a:	e7f8      	b.n	800c73e <memmove+0x12>
 800c74c:	4402      	add	r2, r0
 800c74e:	4601      	mov	r1, r0
 800c750:	428a      	cmp	r2, r1
 800c752:	d100      	bne.n	800c756 <memmove+0x2a>
 800c754:	bd10      	pop	{r4, pc}
 800c756:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c75a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c75e:	e7f7      	b.n	800c750 <memmove+0x24>

0800c760 <_sbrk_r>:
 800c760:	b538      	push	{r3, r4, r5, lr}
 800c762:	4d06      	ldr	r5, [pc, #24]	@ (800c77c <_sbrk_r+0x1c>)
 800c764:	2300      	movs	r3, #0
 800c766:	4604      	mov	r4, r0
 800c768:	4608      	mov	r0, r1
 800c76a:	602b      	str	r3, [r5, #0]
 800c76c:	f7f6 f83c 	bl	80027e8 <_sbrk>
 800c770:	1c43      	adds	r3, r0, #1
 800c772:	d102      	bne.n	800c77a <_sbrk_r+0x1a>
 800c774:	682b      	ldr	r3, [r5, #0]
 800c776:	b103      	cbz	r3, 800c77a <_sbrk_r+0x1a>
 800c778:	6023      	str	r3, [r4, #0]
 800c77a:	bd38      	pop	{r3, r4, r5, pc}
 800c77c:	200006e0 	.word	0x200006e0

0800c780 <__assert_func>:
 800c780:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c782:	4614      	mov	r4, r2
 800c784:	461a      	mov	r2, r3
 800c786:	4b09      	ldr	r3, [pc, #36]	@ (800c7ac <__assert_func+0x2c>)
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	4605      	mov	r5, r0
 800c78c:	68d8      	ldr	r0, [r3, #12]
 800c78e:	b14c      	cbz	r4, 800c7a4 <__assert_func+0x24>
 800c790:	4b07      	ldr	r3, [pc, #28]	@ (800c7b0 <__assert_func+0x30>)
 800c792:	9100      	str	r1, [sp, #0]
 800c794:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c798:	4906      	ldr	r1, [pc, #24]	@ (800c7b4 <__assert_func+0x34>)
 800c79a:	462b      	mov	r3, r5
 800c79c:	f000 f850 	bl	800c840 <fiprintf>
 800c7a0:	f000 f860 	bl	800c864 <abort>
 800c7a4:	4b04      	ldr	r3, [pc, #16]	@ (800c7b8 <__assert_func+0x38>)
 800c7a6:	461c      	mov	r4, r3
 800c7a8:	e7f3      	b.n	800c792 <__assert_func+0x12>
 800c7aa:	bf00      	nop
 800c7ac:	200001bc 	.word	0x200001bc
 800c7b0:	0800d255 	.word	0x0800d255
 800c7b4:	0800d262 	.word	0x0800d262
 800c7b8:	0800d290 	.word	0x0800d290

0800c7bc <_calloc_r>:
 800c7bc:	b570      	push	{r4, r5, r6, lr}
 800c7be:	fba1 5402 	umull	r5, r4, r1, r2
 800c7c2:	b934      	cbnz	r4, 800c7d2 <_calloc_r+0x16>
 800c7c4:	4629      	mov	r1, r5
 800c7c6:	f7ff f859 	bl	800b87c <_malloc_r>
 800c7ca:	4606      	mov	r6, r0
 800c7cc:	b928      	cbnz	r0, 800c7da <_calloc_r+0x1e>
 800c7ce:	4630      	mov	r0, r6
 800c7d0:	bd70      	pop	{r4, r5, r6, pc}
 800c7d2:	220c      	movs	r2, #12
 800c7d4:	6002      	str	r2, [r0, #0]
 800c7d6:	2600      	movs	r6, #0
 800c7d8:	e7f9      	b.n	800c7ce <_calloc_r+0x12>
 800c7da:	462a      	mov	r2, r5
 800c7dc:	4621      	mov	r1, r4
 800c7de:	f7fd fd72 	bl	800a2c6 <memset>
 800c7e2:	e7f4      	b.n	800c7ce <_calloc_r+0x12>

0800c7e4 <_realloc_r>:
 800c7e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7e8:	4607      	mov	r7, r0
 800c7ea:	4614      	mov	r4, r2
 800c7ec:	460d      	mov	r5, r1
 800c7ee:	b921      	cbnz	r1, 800c7fa <_realloc_r+0x16>
 800c7f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c7f4:	4611      	mov	r1, r2
 800c7f6:	f7ff b841 	b.w	800b87c <_malloc_r>
 800c7fa:	b92a      	cbnz	r2, 800c808 <_realloc_r+0x24>
 800c7fc:	f7fe fc90 	bl	800b120 <_free_r>
 800c800:	4625      	mov	r5, r4
 800c802:	4628      	mov	r0, r5
 800c804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c808:	f000 f833 	bl	800c872 <_malloc_usable_size_r>
 800c80c:	4284      	cmp	r4, r0
 800c80e:	4606      	mov	r6, r0
 800c810:	d802      	bhi.n	800c818 <_realloc_r+0x34>
 800c812:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c816:	d8f4      	bhi.n	800c802 <_realloc_r+0x1e>
 800c818:	4621      	mov	r1, r4
 800c81a:	4638      	mov	r0, r7
 800c81c:	f7ff f82e 	bl	800b87c <_malloc_r>
 800c820:	4680      	mov	r8, r0
 800c822:	b908      	cbnz	r0, 800c828 <_realloc_r+0x44>
 800c824:	4645      	mov	r5, r8
 800c826:	e7ec      	b.n	800c802 <_realloc_r+0x1e>
 800c828:	42b4      	cmp	r4, r6
 800c82a:	4622      	mov	r2, r4
 800c82c:	4629      	mov	r1, r5
 800c82e:	bf28      	it	cs
 800c830:	4632      	movcs	r2, r6
 800c832:	f7fd fdfc 	bl	800a42e <memcpy>
 800c836:	4629      	mov	r1, r5
 800c838:	4638      	mov	r0, r7
 800c83a:	f7fe fc71 	bl	800b120 <_free_r>
 800c83e:	e7f1      	b.n	800c824 <_realloc_r+0x40>

0800c840 <fiprintf>:
 800c840:	b40e      	push	{r1, r2, r3}
 800c842:	b503      	push	{r0, r1, lr}
 800c844:	4601      	mov	r1, r0
 800c846:	ab03      	add	r3, sp, #12
 800c848:	4805      	ldr	r0, [pc, #20]	@ (800c860 <fiprintf+0x20>)
 800c84a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c84e:	6800      	ldr	r0, [r0, #0]
 800c850:	9301      	str	r3, [sp, #4]
 800c852:	f000 f83f 	bl	800c8d4 <_vfiprintf_r>
 800c856:	b002      	add	sp, #8
 800c858:	f85d eb04 	ldr.w	lr, [sp], #4
 800c85c:	b003      	add	sp, #12
 800c85e:	4770      	bx	lr
 800c860:	200001bc 	.word	0x200001bc

0800c864 <abort>:
 800c864:	b508      	push	{r3, lr}
 800c866:	2006      	movs	r0, #6
 800c868:	f000 fa08 	bl	800cc7c <raise>
 800c86c:	2001      	movs	r0, #1
 800c86e:	f7f5 ff43 	bl	80026f8 <_exit>

0800c872 <_malloc_usable_size_r>:
 800c872:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c876:	1f18      	subs	r0, r3, #4
 800c878:	2b00      	cmp	r3, #0
 800c87a:	bfbc      	itt	lt
 800c87c:	580b      	ldrlt	r3, [r1, r0]
 800c87e:	18c0      	addlt	r0, r0, r3
 800c880:	4770      	bx	lr

0800c882 <__sfputc_r>:
 800c882:	6893      	ldr	r3, [r2, #8]
 800c884:	3b01      	subs	r3, #1
 800c886:	2b00      	cmp	r3, #0
 800c888:	b410      	push	{r4}
 800c88a:	6093      	str	r3, [r2, #8]
 800c88c:	da08      	bge.n	800c8a0 <__sfputc_r+0x1e>
 800c88e:	6994      	ldr	r4, [r2, #24]
 800c890:	42a3      	cmp	r3, r4
 800c892:	db01      	blt.n	800c898 <__sfputc_r+0x16>
 800c894:	290a      	cmp	r1, #10
 800c896:	d103      	bne.n	800c8a0 <__sfputc_r+0x1e>
 800c898:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c89c:	f000 b932 	b.w	800cb04 <__swbuf_r>
 800c8a0:	6813      	ldr	r3, [r2, #0]
 800c8a2:	1c58      	adds	r0, r3, #1
 800c8a4:	6010      	str	r0, [r2, #0]
 800c8a6:	7019      	strb	r1, [r3, #0]
 800c8a8:	4608      	mov	r0, r1
 800c8aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8ae:	4770      	bx	lr

0800c8b0 <__sfputs_r>:
 800c8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8b2:	4606      	mov	r6, r0
 800c8b4:	460f      	mov	r7, r1
 800c8b6:	4614      	mov	r4, r2
 800c8b8:	18d5      	adds	r5, r2, r3
 800c8ba:	42ac      	cmp	r4, r5
 800c8bc:	d101      	bne.n	800c8c2 <__sfputs_r+0x12>
 800c8be:	2000      	movs	r0, #0
 800c8c0:	e007      	b.n	800c8d2 <__sfputs_r+0x22>
 800c8c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8c6:	463a      	mov	r2, r7
 800c8c8:	4630      	mov	r0, r6
 800c8ca:	f7ff ffda 	bl	800c882 <__sfputc_r>
 800c8ce:	1c43      	adds	r3, r0, #1
 800c8d0:	d1f3      	bne.n	800c8ba <__sfputs_r+0xa>
 800c8d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c8d4 <_vfiprintf_r>:
 800c8d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8d8:	460d      	mov	r5, r1
 800c8da:	b09d      	sub	sp, #116	@ 0x74
 800c8dc:	4614      	mov	r4, r2
 800c8de:	4698      	mov	r8, r3
 800c8e0:	4606      	mov	r6, r0
 800c8e2:	b118      	cbz	r0, 800c8ec <_vfiprintf_r+0x18>
 800c8e4:	6a03      	ldr	r3, [r0, #32]
 800c8e6:	b90b      	cbnz	r3, 800c8ec <_vfiprintf_r+0x18>
 800c8e8:	f7fd fc1c 	bl	800a124 <__sinit>
 800c8ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c8ee:	07d9      	lsls	r1, r3, #31
 800c8f0:	d405      	bmi.n	800c8fe <_vfiprintf_r+0x2a>
 800c8f2:	89ab      	ldrh	r3, [r5, #12]
 800c8f4:	059a      	lsls	r2, r3, #22
 800c8f6:	d402      	bmi.n	800c8fe <_vfiprintf_r+0x2a>
 800c8f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c8fa:	f7fd fd96 	bl	800a42a <__retarget_lock_acquire_recursive>
 800c8fe:	89ab      	ldrh	r3, [r5, #12]
 800c900:	071b      	lsls	r3, r3, #28
 800c902:	d501      	bpl.n	800c908 <_vfiprintf_r+0x34>
 800c904:	692b      	ldr	r3, [r5, #16]
 800c906:	b99b      	cbnz	r3, 800c930 <_vfiprintf_r+0x5c>
 800c908:	4629      	mov	r1, r5
 800c90a:	4630      	mov	r0, r6
 800c90c:	f000 f938 	bl	800cb80 <__swsetup_r>
 800c910:	b170      	cbz	r0, 800c930 <_vfiprintf_r+0x5c>
 800c912:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c914:	07dc      	lsls	r4, r3, #31
 800c916:	d504      	bpl.n	800c922 <_vfiprintf_r+0x4e>
 800c918:	f04f 30ff 	mov.w	r0, #4294967295
 800c91c:	b01d      	add	sp, #116	@ 0x74
 800c91e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c922:	89ab      	ldrh	r3, [r5, #12]
 800c924:	0598      	lsls	r0, r3, #22
 800c926:	d4f7      	bmi.n	800c918 <_vfiprintf_r+0x44>
 800c928:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c92a:	f7fd fd7f 	bl	800a42c <__retarget_lock_release_recursive>
 800c92e:	e7f3      	b.n	800c918 <_vfiprintf_r+0x44>
 800c930:	2300      	movs	r3, #0
 800c932:	9309      	str	r3, [sp, #36]	@ 0x24
 800c934:	2320      	movs	r3, #32
 800c936:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c93a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c93e:	2330      	movs	r3, #48	@ 0x30
 800c940:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800caf0 <_vfiprintf_r+0x21c>
 800c944:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c948:	f04f 0901 	mov.w	r9, #1
 800c94c:	4623      	mov	r3, r4
 800c94e:	469a      	mov	sl, r3
 800c950:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c954:	b10a      	cbz	r2, 800c95a <_vfiprintf_r+0x86>
 800c956:	2a25      	cmp	r2, #37	@ 0x25
 800c958:	d1f9      	bne.n	800c94e <_vfiprintf_r+0x7a>
 800c95a:	ebba 0b04 	subs.w	fp, sl, r4
 800c95e:	d00b      	beq.n	800c978 <_vfiprintf_r+0xa4>
 800c960:	465b      	mov	r3, fp
 800c962:	4622      	mov	r2, r4
 800c964:	4629      	mov	r1, r5
 800c966:	4630      	mov	r0, r6
 800c968:	f7ff ffa2 	bl	800c8b0 <__sfputs_r>
 800c96c:	3001      	adds	r0, #1
 800c96e:	f000 80a7 	beq.w	800cac0 <_vfiprintf_r+0x1ec>
 800c972:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c974:	445a      	add	r2, fp
 800c976:	9209      	str	r2, [sp, #36]	@ 0x24
 800c978:	f89a 3000 	ldrb.w	r3, [sl]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	f000 809f 	beq.w	800cac0 <_vfiprintf_r+0x1ec>
 800c982:	2300      	movs	r3, #0
 800c984:	f04f 32ff 	mov.w	r2, #4294967295
 800c988:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c98c:	f10a 0a01 	add.w	sl, sl, #1
 800c990:	9304      	str	r3, [sp, #16]
 800c992:	9307      	str	r3, [sp, #28]
 800c994:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c998:	931a      	str	r3, [sp, #104]	@ 0x68
 800c99a:	4654      	mov	r4, sl
 800c99c:	2205      	movs	r2, #5
 800c99e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9a2:	4853      	ldr	r0, [pc, #332]	@ (800caf0 <_vfiprintf_r+0x21c>)
 800c9a4:	f7f3 fc14 	bl	80001d0 <memchr>
 800c9a8:	9a04      	ldr	r2, [sp, #16]
 800c9aa:	b9d8      	cbnz	r0, 800c9e4 <_vfiprintf_r+0x110>
 800c9ac:	06d1      	lsls	r1, r2, #27
 800c9ae:	bf44      	itt	mi
 800c9b0:	2320      	movmi	r3, #32
 800c9b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9b6:	0713      	lsls	r3, r2, #28
 800c9b8:	bf44      	itt	mi
 800c9ba:	232b      	movmi	r3, #43	@ 0x2b
 800c9bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9c0:	f89a 3000 	ldrb.w	r3, [sl]
 800c9c4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9c6:	d015      	beq.n	800c9f4 <_vfiprintf_r+0x120>
 800c9c8:	9a07      	ldr	r2, [sp, #28]
 800c9ca:	4654      	mov	r4, sl
 800c9cc:	2000      	movs	r0, #0
 800c9ce:	f04f 0c0a 	mov.w	ip, #10
 800c9d2:	4621      	mov	r1, r4
 800c9d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c9d8:	3b30      	subs	r3, #48	@ 0x30
 800c9da:	2b09      	cmp	r3, #9
 800c9dc:	d94b      	bls.n	800ca76 <_vfiprintf_r+0x1a2>
 800c9de:	b1b0      	cbz	r0, 800ca0e <_vfiprintf_r+0x13a>
 800c9e0:	9207      	str	r2, [sp, #28]
 800c9e2:	e014      	b.n	800ca0e <_vfiprintf_r+0x13a>
 800c9e4:	eba0 0308 	sub.w	r3, r0, r8
 800c9e8:	fa09 f303 	lsl.w	r3, r9, r3
 800c9ec:	4313      	orrs	r3, r2
 800c9ee:	9304      	str	r3, [sp, #16]
 800c9f0:	46a2      	mov	sl, r4
 800c9f2:	e7d2      	b.n	800c99a <_vfiprintf_r+0xc6>
 800c9f4:	9b03      	ldr	r3, [sp, #12]
 800c9f6:	1d19      	adds	r1, r3, #4
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	9103      	str	r1, [sp, #12]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	bfbb      	ittet	lt
 800ca00:	425b      	neglt	r3, r3
 800ca02:	f042 0202 	orrlt.w	r2, r2, #2
 800ca06:	9307      	strge	r3, [sp, #28]
 800ca08:	9307      	strlt	r3, [sp, #28]
 800ca0a:	bfb8      	it	lt
 800ca0c:	9204      	strlt	r2, [sp, #16]
 800ca0e:	7823      	ldrb	r3, [r4, #0]
 800ca10:	2b2e      	cmp	r3, #46	@ 0x2e
 800ca12:	d10a      	bne.n	800ca2a <_vfiprintf_r+0x156>
 800ca14:	7863      	ldrb	r3, [r4, #1]
 800ca16:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca18:	d132      	bne.n	800ca80 <_vfiprintf_r+0x1ac>
 800ca1a:	9b03      	ldr	r3, [sp, #12]
 800ca1c:	1d1a      	adds	r2, r3, #4
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	9203      	str	r2, [sp, #12]
 800ca22:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ca26:	3402      	adds	r4, #2
 800ca28:	9305      	str	r3, [sp, #20]
 800ca2a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cb00 <_vfiprintf_r+0x22c>
 800ca2e:	7821      	ldrb	r1, [r4, #0]
 800ca30:	2203      	movs	r2, #3
 800ca32:	4650      	mov	r0, sl
 800ca34:	f7f3 fbcc 	bl	80001d0 <memchr>
 800ca38:	b138      	cbz	r0, 800ca4a <_vfiprintf_r+0x176>
 800ca3a:	9b04      	ldr	r3, [sp, #16]
 800ca3c:	eba0 000a 	sub.w	r0, r0, sl
 800ca40:	2240      	movs	r2, #64	@ 0x40
 800ca42:	4082      	lsls	r2, r0
 800ca44:	4313      	orrs	r3, r2
 800ca46:	3401      	adds	r4, #1
 800ca48:	9304      	str	r3, [sp, #16]
 800ca4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca4e:	4829      	ldr	r0, [pc, #164]	@ (800caf4 <_vfiprintf_r+0x220>)
 800ca50:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ca54:	2206      	movs	r2, #6
 800ca56:	f7f3 fbbb 	bl	80001d0 <memchr>
 800ca5a:	2800      	cmp	r0, #0
 800ca5c:	d03f      	beq.n	800cade <_vfiprintf_r+0x20a>
 800ca5e:	4b26      	ldr	r3, [pc, #152]	@ (800caf8 <_vfiprintf_r+0x224>)
 800ca60:	bb1b      	cbnz	r3, 800caaa <_vfiprintf_r+0x1d6>
 800ca62:	9b03      	ldr	r3, [sp, #12]
 800ca64:	3307      	adds	r3, #7
 800ca66:	f023 0307 	bic.w	r3, r3, #7
 800ca6a:	3308      	adds	r3, #8
 800ca6c:	9303      	str	r3, [sp, #12]
 800ca6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca70:	443b      	add	r3, r7
 800ca72:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca74:	e76a      	b.n	800c94c <_vfiprintf_r+0x78>
 800ca76:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca7a:	460c      	mov	r4, r1
 800ca7c:	2001      	movs	r0, #1
 800ca7e:	e7a8      	b.n	800c9d2 <_vfiprintf_r+0xfe>
 800ca80:	2300      	movs	r3, #0
 800ca82:	3401      	adds	r4, #1
 800ca84:	9305      	str	r3, [sp, #20]
 800ca86:	4619      	mov	r1, r3
 800ca88:	f04f 0c0a 	mov.w	ip, #10
 800ca8c:	4620      	mov	r0, r4
 800ca8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca92:	3a30      	subs	r2, #48	@ 0x30
 800ca94:	2a09      	cmp	r2, #9
 800ca96:	d903      	bls.n	800caa0 <_vfiprintf_r+0x1cc>
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d0c6      	beq.n	800ca2a <_vfiprintf_r+0x156>
 800ca9c:	9105      	str	r1, [sp, #20]
 800ca9e:	e7c4      	b.n	800ca2a <_vfiprintf_r+0x156>
 800caa0:	fb0c 2101 	mla	r1, ip, r1, r2
 800caa4:	4604      	mov	r4, r0
 800caa6:	2301      	movs	r3, #1
 800caa8:	e7f0      	b.n	800ca8c <_vfiprintf_r+0x1b8>
 800caaa:	ab03      	add	r3, sp, #12
 800caac:	9300      	str	r3, [sp, #0]
 800caae:	462a      	mov	r2, r5
 800cab0:	4b12      	ldr	r3, [pc, #72]	@ (800cafc <_vfiprintf_r+0x228>)
 800cab2:	a904      	add	r1, sp, #16
 800cab4:	4630      	mov	r0, r6
 800cab6:	f7fc fef3 	bl	80098a0 <_printf_float>
 800caba:	4607      	mov	r7, r0
 800cabc:	1c78      	adds	r0, r7, #1
 800cabe:	d1d6      	bne.n	800ca6e <_vfiprintf_r+0x19a>
 800cac0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cac2:	07d9      	lsls	r1, r3, #31
 800cac4:	d405      	bmi.n	800cad2 <_vfiprintf_r+0x1fe>
 800cac6:	89ab      	ldrh	r3, [r5, #12]
 800cac8:	059a      	lsls	r2, r3, #22
 800caca:	d402      	bmi.n	800cad2 <_vfiprintf_r+0x1fe>
 800cacc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cace:	f7fd fcad 	bl	800a42c <__retarget_lock_release_recursive>
 800cad2:	89ab      	ldrh	r3, [r5, #12]
 800cad4:	065b      	lsls	r3, r3, #25
 800cad6:	f53f af1f 	bmi.w	800c918 <_vfiprintf_r+0x44>
 800cada:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cadc:	e71e      	b.n	800c91c <_vfiprintf_r+0x48>
 800cade:	ab03      	add	r3, sp, #12
 800cae0:	9300      	str	r3, [sp, #0]
 800cae2:	462a      	mov	r2, r5
 800cae4:	4b05      	ldr	r3, [pc, #20]	@ (800cafc <_vfiprintf_r+0x228>)
 800cae6:	a904      	add	r1, sp, #16
 800cae8:	4630      	mov	r0, r6
 800caea:	f7fd f971 	bl	8009dd0 <_printf_i>
 800caee:	e7e4      	b.n	800caba <_vfiprintf_r+0x1e6>
 800caf0:	0800d244 	.word	0x0800d244
 800caf4:	0800d24e 	.word	0x0800d24e
 800caf8:	080098a1 	.word	0x080098a1
 800cafc:	0800c8b1 	.word	0x0800c8b1
 800cb00:	0800d24a 	.word	0x0800d24a

0800cb04 <__swbuf_r>:
 800cb04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb06:	460e      	mov	r6, r1
 800cb08:	4614      	mov	r4, r2
 800cb0a:	4605      	mov	r5, r0
 800cb0c:	b118      	cbz	r0, 800cb16 <__swbuf_r+0x12>
 800cb0e:	6a03      	ldr	r3, [r0, #32]
 800cb10:	b90b      	cbnz	r3, 800cb16 <__swbuf_r+0x12>
 800cb12:	f7fd fb07 	bl	800a124 <__sinit>
 800cb16:	69a3      	ldr	r3, [r4, #24]
 800cb18:	60a3      	str	r3, [r4, #8]
 800cb1a:	89a3      	ldrh	r3, [r4, #12]
 800cb1c:	071a      	lsls	r2, r3, #28
 800cb1e:	d501      	bpl.n	800cb24 <__swbuf_r+0x20>
 800cb20:	6923      	ldr	r3, [r4, #16]
 800cb22:	b943      	cbnz	r3, 800cb36 <__swbuf_r+0x32>
 800cb24:	4621      	mov	r1, r4
 800cb26:	4628      	mov	r0, r5
 800cb28:	f000 f82a 	bl	800cb80 <__swsetup_r>
 800cb2c:	b118      	cbz	r0, 800cb36 <__swbuf_r+0x32>
 800cb2e:	f04f 37ff 	mov.w	r7, #4294967295
 800cb32:	4638      	mov	r0, r7
 800cb34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb36:	6823      	ldr	r3, [r4, #0]
 800cb38:	6922      	ldr	r2, [r4, #16]
 800cb3a:	1a98      	subs	r0, r3, r2
 800cb3c:	6963      	ldr	r3, [r4, #20]
 800cb3e:	b2f6      	uxtb	r6, r6
 800cb40:	4283      	cmp	r3, r0
 800cb42:	4637      	mov	r7, r6
 800cb44:	dc05      	bgt.n	800cb52 <__swbuf_r+0x4e>
 800cb46:	4621      	mov	r1, r4
 800cb48:	4628      	mov	r0, r5
 800cb4a:	f7ff fdc7 	bl	800c6dc <_fflush_r>
 800cb4e:	2800      	cmp	r0, #0
 800cb50:	d1ed      	bne.n	800cb2e <__swbuf_r+0x2a>
 800cb52:	68a3      	ldr	r3, [r4, #8]
 800cb54:	3b01      	subs	r3, #1
 800cb56:	60a3      	str	r3, [r4, #8]
 800cb58:	6823      	ldr	r3, [r4, #0]
 800cb5a:	1c5a      	adds	r2, r3, #1
 800cb5c:	6022      	str	r2, [r4, #0]
 800cb5e:	701e      	strb	r6, [r3, #0]
 800cb60:	6962      	ldr	r2, [r4, #20]
 800cb62:	1c43      	adds	r3, r0, #1
 800cb64:	429a      	cmp	r2, r3
 800cb66:	d004      	beq.n	800cb72 <__swbuf_r+0x6e>
 800cb68:	89a3      	ldrh	r3, [r4, #12]
 800cb6a:	07db      	lsls	r3, r3, #31
 800cb6c:	d5e1      	bpl.n	800cb32 <__swbuf_r+0x2e>
 800cb6e:	2e0a      	cmp	r6, #10
 800cb70:	d1df      	bne.n	800cb32 <__swbuf_r+0x2e>
 800cb72:	4621      	mov	r1, r4
 800cb74:	4628      	mov	r0, r5
 800cb76:	f7ff fdb1 	bl	800c6dc <_fflush_r>
 800cb7a:	2800      	cmp	r0, #0
 800cb7c:	d0d9      	beq.n	800cb32 <__swbuf_r+0x2e>
 800cb7e:	e7d6      	b.n	800cb2e <__swbuf_r+0x2a>

0800cb80 <__swsetup_r>:
 800cb80:	b538      	push	{r3, r4, r5, lr}
 800cb82:	4b29      	ldr	r3, [pc, #164]	@ (800cc28 <__swsetup_r+0xa8>)
 800cb84:	4605      	mov	r5, r0
 800cb86:	6818      	ldr	r0, [r3, #0]
 800cb88:	460c      	mov	r4, r1
 800cb8a:	b118      	cbz	r0, 800cb94 <__swsetup_r+0x14>
 800cb8c:	6a03      	ldr	r3, [r0, #32]
 800cb8e:	b90b      	cbnz	r3, 800cb94 <__swsetup_r+0x14>
 800cb90:	f7fd fac8 	bl	800a124 <__sinit>
 800cb94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb98:	0719      	lsls	r1, r3, #28
 800cb9a:	d422      	bmi.n	800cbe2 <__swsetup_r+0x62>
 800cb9c:	06da      	lsls	r2, r3, #27
 800cb9e:	d407      	bmi.n	800cbb0 <__swsetup_r+0x30>
 800cba0:	2209      	movs	r2, #9
 800cba2:	602a      	str	r2, [r5, #0]
 800cba4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cba8:	81a3      	strh	r3, [r4, #12]
 800cbaa:	f04f 30ff 	mov.w	r0, #4294967295
 800cbae:	e033      	b.n	800cc18 <__swsetup_r+0x98>
 800cbb0:	0758      	lsls	r0, r3, #29
 800cbb2:	d512      	bpl.n	800cbda <__swsetup_r+0x5a>
 800cbb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cbb6:	b141      	cbz	r1, 800cbca <__swsetup_r+0x4a>
 800cbb8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cbbc:	4299      	cmp	r1, r3
 800cbbe:	d002      	beq.n	800cbc6 <__swsetup_r+0x46>
 800cbc0:	4628      	mov	r0, r5
 800cbc2:	f7fe faad 	bl	800b120 <_free_r>
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	6363      	str	r3, [r4, #52]	@ 0x34
 800cbca:	89a3      	ldrh	r3, [r4, #12]
 800cbcc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cbd0:	81a3      	strh	r3, [r4, #12]
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	6063      	str	r3, [r4, #4]
 800cbd6:	6923      	ldr	r3, [r4, #16]
 800cbd8:	6023      	str	r3, [r4, #0]
 800cbda:	89a3      	ldrh	r3, [r4, #12]
 800cbdc:	f043 0308 	orr.w	r3, r3, #8
 800cbe0:	81a3      	strh	r3, [r4, #12]
 800cbe2:	6923      	ldr	r3, [r4, #16]
 800cbe4:	b94b      	cbnz	r3, 800cbfa <__swsetup_r+0x7a>
 800cbe6:	89a3      	ldrh	r3, [r4, #12]
 800cbe8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cbec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cbf0:	d003      	beq.n	800cbfa <__swsetup_r+0x7a>
 800cbf2:	4621      	mov	r1, r4
 800cbf4:	4628      	mov	r0, r5
 800cbf6:	f000 f883 	bl	800cd00 <__smakebuf_r>
 800cbfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbfe:	f013 0201 	ands.w	r2, r3, #1
 800cc02:	d00a      	beq.n	800cc1a <__swsetup_r+0x9a>
 800cc04:	2200      	movs	r2, #0
 800cc06:	60a2      	str	r2, [r4, #8]
 800cc08:	6962      	ldr	r2, [r4, #20]
 800cc0a:	4252      	negs	r2, r2
 800cc0c:	61a2      	str	r2, [r4, #24]
 800cc0e:	6922      	ldr	r2, [r4, #16]
 800cc10:	b942      	cbnz	r2, 800cc24 <__swsetup_r+0xa4>
 800cc12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cc16:	d1c5      	bne.n	800cba4 <__swsetup_r+0x24>
 800cc18:	bd38      	pop	{r3, r4, r5, pc}
 800cc1a:	0799      	lsls	r1, r3, #30
 800cc1c:	bf58      	it	pl
 800cc1e:	6962      	ldrpl	r2, [r4, #20]
 800cc20:	60a2      	str	r2, [r4, #8]
 800cc22:	e7f4      	b.n	800cc0e <__swsetup_r+0x8e>
 800cc24:	2000      	movs	r0, #0
 800cc26:	e7f7      	b.n	800cc18 <__swsetup_r+0x98>
 800cc28:	200001bc 	.word	0x200001bc

0800cc2c <_raise_r>:
 800cc2c:	291f      	cmp	r1, #31
 800cc2e:	b538      	push	{r3, r4, r5, lr}
 800cc30:	4605      	mov	r5, r0
 800cc32:	460c      	mov	r4, r1
 800cc34:	d904      	bls.n	800cc40 <_raise_r+0x14>
 800cc36:	2316      	movs	r3, #22
 800cc38:	6003      	str	r3, [r0, #0]
 800cc3a:	f04f 30ff 	mov.w	r0, #4294967295
 800cc3e:	bd38      	pop	{r3, r4, r5, pc}
 800cc40:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cc42:	b112      	cbz	r2, 800cc4a <_raise_r+0x1e>
 800cc44:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cc48:	b94b      	cbnz	r3, 800cc5e <_raise_r+0x32>
 800cc4a:	4628      	mov	r0, r5
 800cc4c:	f000 f830 	bl	800ccb0 <_getpid_r>
 800cc50:	4622      	mov	r2, r4
 800cc52:	4601      	mov	r1, r0
 800cc54:	4628      	mov	r0, r5
 800cc56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc5a:	f000 b817 	b.w	800cc8c <_kill_r>
 800cc5e:	2b01      	cmp	r3, #1
 800cc60:	d00a      	beq.n	800cc78 <_raise_r+0x4c>
 800cc62:	1c59      	adds	r1, r3, #1
 800cc64:	d103      	bne.n	800cc6e <_raise_r+0x42>
 800cc66:	2316      	movs	r3, #22
 800cc68:	6003      	str	r3, [r0, #0]
 800cc6a:	2001      	movs	r0, #1
 800cc6c:	e7e7      	b.n	800cc3e <_raise_r+0x12>
 800cc6e:	2100      	movs	r1, #0
 800cc70:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cc74:	4620      	mov	r0, r4
 800cc76:	4798      	blx	r3
 800cc78:	2000      	movs	r0, #0
 800cc7a:	e7e0      	b.n	800cc3e <_raise_r+0x12>

0800cc7c <raise>:
 800cc7c:	4b02      	ldr	r3, [pc, #8]	@ (800cc88 <raise+0xc>)
 800cc7e:	4601      	mov	r1, r0
 800cc80:	6818      	ldr	r0, [r3, #0]
 800cc82:	f7ff bfd3 	b.w	800cc2c <_raise_r>
 800cc86:	bf00      	nop
 800cc88:	200001bc 	.word	0x200001bc

0800cc8c <_kill_r>:
 800cc8c:	b538      	push	{r3, r4, r5, lr}
 800cc8e:	4d07      	ldr	r5, [pc, #28]	@ (800ccac <_kill_r+0x20>)
 800cc90:	2300      	movs	r3, #0
 800cc92:	4604      	mov	r4, r0
 800cc94:	4608      	mov	r0, r1
 800cc96:	4611      	mov	r1, r2
 800cc98:	602b      	str	r3, [r5, #0]
 800cc9a:	f7f5 fd1d 	bl	80026d8 <_kill>
 800cc9e:	1c43      	adds	r3, r0, #1
 800cca0:	d102      	bne.n	800cca8 <_kill_r+0x1c>
 800cca2:	682b      	ldr	r3, [r5, #0]
 800cca4:	b103      	cbz	r3, 800cca8 <_kill_r+0x1c>
 800cca6:	6023      	str	r3, [r4, #0]
 800cca8:	bd38      	pop	{r3, r4, r5, pc}
 800ccaa:	bf00      	nop
 800ccac:	200006e0 	.word	0x200006e0

0800ccb0 <_getpid_r>:
 800ccb0:	f7f5 bd0a 	b.w	80026c8 <_getpid>

0800ccb4 <__swhatbuf_r>:
 800ccb4:	b570      	push	{r4, r5, r6, lr}
 800ccb6:	460c      	mov	r4, r1
 800ccb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccbc:	2900      	cmp	r1, #0
 800ccbe:	b096      	sub	sp, #88	@ 0x58
 800ccc0:	4615      	mov	r5, r2
 800ccc2:	461e      	mov	r6, r3
 800ccc4:	da0d      	bge.n	800cce2 <__swhatbuf_r+0x2e>
 800ccc6:	89a3      	ldrh	r3, [r4, #12]
 800ccc8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cccc:	f04f 0100 	mov.w	r1, #0
 800ccd0:	bf14      	ite	ne
 800ccd2:	2340      	movne	r3, #64	@ 0x40
 800ccd4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ccd8:	2000      	movs	r0, #0
 800ccda:	6031      	str	r1, [r6, #0]
 800ccdc:	602b      	str	r3, [r5, #0]
 800ccde:	b016      	add	sp, #88	@ 0x58
 800cce0:	bd70      	pop	{r4, r5, r6, pc}
 800cce2:	466a      	mov	r2, sp
 800cce4:	f000 f848 	bl	800cd78 <_fstat_r>
 800cce8:	2800      	cmp	r0, #0
 800ccea:	dbec      	blt.n	800ccc6 <__swhatbuf_r+0x12>
 800ccec:	9901      	ldr	r1, [sp, #4]
 800ccee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ccf2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ccf6:	4259      	negs	r1, r3
 800ccf8:	4159      	adcs	r1, r3
 800ccfa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ccfe:	e7eb      	b.n	800ccd8 <__swhatbuf_r+0x24>

0800cd00 <__smakebuf_r>:
 800cd00:	898b      	ldrh	r3, [r1, #12]
 800cd02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd04:	079d      	lsls	r5, r3, #30
 800cd06:	4606      	mov	r6, r0
 800cd08:	460c      	mov	r4, r1
 800cd0a:	d507      	bpl.n	800cd1c <__smakebuf_r+0x1c>
 800cd0c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cd10:	6023      	str	r3, [r4, #0]
 800cd12:	6123      	str	r3, [r4, #16]
 800cd14:	2301      	movs	r3, #1
 800cd16:	6163      	str	r3, [r4, #20]
 800cd18:	b003      	add	sp, #12
 800cd1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd1c:	ab01      	add	r3, sp, #4
 800cd1e:	466a      	mov	r2, sp
 800cd20:	f7ff ffc8 	bl	800ccb4 <__swhatbuf_r>
 800cd24:	9f00      	ldr	r7, [sp, #0]
 800cd26:	4605      	mov	r5, r0
 800cd28:	4639      	mov	r1, r7
 800cd2a:	4630      	mov	r0, r6
 800cd2c:	f7fe fda6 	bl	800b87c <_malloc_r>
 800cd30:	b948      	cbnz	r0, 800cd46 <__smakebuf_r+0x46>
 800cd32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd36:	059a      	lsls	r2, r3, #22
 800cd38:	d4ee      	bmi.n	800cd18 <__smakebuf_r+0x18>
 800cd3a:	f023 0303 	bic.w	r3, r3, #3
 800cd3e:	f043 0302 	orr.w	r3, r3, #2
 800cd42:	81a3      	strh	r3, [r4, #12]
 800cd44:	e7e2      	b.n	800cd0c <__smakebuf_r+0xc>
 800cd46:	89a3      	ldrh	r3, [r4, #12]
 800cd48:	6020      	str	r0, [r4, #0]
 800cd4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd4e:	81a3      	strh	r3, [r4, #12]
 800cd50:	9b01      	ldr	r3, [sp, #4]
 800cd52:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cd56:	b15b      	cbz	r3, 800cd70 <__smakebuf_r+0x70>
 800cd58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd5c:	4630      	mov	r0, r6
 800cd5e:	f000 f81d 	bl	800cd9c <_isatty_r>
 800cd62:	b128      	cbz	r0, 800cd70 <__smakebuf_r+0x70>
 800cd64:	89a3      	ldrh	r3, [r4, #12]
 800cd66:	f023 0303 	bic.w	r3, r3, #3
 800cd6a:	f043 0301 	orr.w	r3, r3, #1
 800cd6e:	81a3      	strh	r3, [r4, #12]
 800cd70:	89a3      	ldrh	r3, [r4, #12]
 800cd72:	431d      	orrs	r5, r3
 800cd74:	81a5      	strh	r5, [r4, #12]
 800cd76:	e7cf      	b.n	800cd18 <__smakebuf_r+0x18>

0800cd78 <_fstat_r>:
 800cd78:	b538      	push	{r3, r4, r5, lr}
 800cd7a:	4d07      	ldr	r5, [pc, #28]	@ (800cd98 <_fstat_r+0x20>)
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	4604      	mov	r4, r0
 800cd80:	4608      	mov	r0, r1
 800cd82:	4611      	mov	r1, r2
 800cd84:	602b      	str	r3, [r5, #0]
 800cd86:	f7f5 fd07 	bl	8002798 <_fstat>
 800cd8a:	1c43      	adds	r3, r0, #1
 800cd8c:	d102      	bne.n	800cd94 <_fstat_r+0x1c>
 800cd8e:	682b      	ldr	r3, [r5, #0]
 800cd90:	b103      	cbz	r3, 800cd94 <_fstat_r+0x1c>
 800cd92:	6023      	str	r3, [r4, #0]
 800cd94:	bd38      	pop	{r3, r4, r5, pc}
 800cd96:	bf00      	nop
 800cd98:	200006e0 	.word	0x200006e0

0800cd9c <_isatty_r>:
 800cd9c:	b538      	push	{r3, r4, r5, lr}
 800cd9e:	4d06      	ldr	r5, [pc, #24]	@ (800cdb8 <_isatty_r+0x1c>)
 800cda0:	2300      	movs	r3, #0
 800cda2:	4604      	mov	r4, r0
 800cda4:	4608      	mov	r0, r1
 800cda6:	602b      	str	r3, [r5, #0]
 800cda8:	f7f5 fd06 	bl	80027b8 <_isatty>
 800cdac:	1c43      	adds	r3, r0, #1
 800cdae:	d102      	bne.n	800cdb6 <_isatty_r+0x1a>
 800cdb0:	682b      	ldr	r3, [r5, #0]
 800cdb2:	b103      	cbz	r3, 800cdb6 <_isatty_r+0x1a>
 800cdb4:	6023      	str	r3, [r4, #0]
 800cdb6:	bd38      	pop	{r3, r4, r5, pc}
 800cdb8:	200006e0 	.word	0x200006e0

0800cdbc <_init>:
 800cdbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdbe:	bf00      	nop
 800cdc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdc2:	bc08      	pop	{r3}
 800cdc4:	469e      	mov	lr, r3
 800cdc6:	4770      	bx	lr

0800cdc8 <_fini>:
 800cdc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdca:	bf00      	nop
 800cdcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdce:	bc08      	pop	{r3}
 800cdd0:	469e      	mov	lr, r3
 800cdd2:	4770      	bx	lr
