$date
	Mon Dec 09 23:37:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module matrixops_tb $end
$var wire 1 ! Z $end
$var reg 2 " X [1:0] $end
$var reg 2 # Y [1:0] $end
$var reg 1 $ clk $end
$var reg 1 % enter $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 2 ' X [1:0] $end
$var wire 2 ( Y [1:0] $end
$var wire 1 $ clk $end
$var wire 1 % enter $end
$var wire 1 & rst $end
$var reg 1 ! Z $end
$var reg 3 ) counter [2:0] $end
$var reg 2 * current_X [1:0] $end
$var reg 2 + current_Y [1:0] $end
$var reg 1 , is_active $end
$var reg 16 - mat [15:0] $end
$var reg 1 . process_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
b0 -
0,
b0 +
b0 *
b0 )
b0 (
b0 '
1&
0%
1$
b0 #
b0 "
0!
$end
#5
0$
#9
1%
0&
#10
1,
1$
#15
0$
#20
b1 )
b1 -
1$
#25
0$
#29
b1 #
b1 (
#30
b10 )
b11 -
1$
#35
0$
#39
b11 #
b11 (
b10 "
b10 '
#40
b11 )
b100000000011 -
1$
#45
0$
#49
0%
b1 #
b1 (
b1 "
b1 '
#50
1$
#55
0$
#59
1%
b10 #
b10 (
b11 "
b11 '
#60
b100 )
b100100000000011 -
1$
#65
0$
#69
b0 #
b0 (
b1 "
b1 '
#70
b101 )
b100100000010011 -
1$
#75
0$
#79
b10 #
b10 (
b10 "
b10 '
#80
1.
b10 +
b10 *
1$
#85
0$
#89
b1 #
b1 (
b1 "
b1 '
#90
b1 +
b1 *
1.
1$
#95
0$
#99
0%
#100
0.
1$
#105
0$
#110
1$
#115
0$
#119
b0 #
b0 (
b0 "
b0 '
#120
1$
#125
0$
#129
1%
#130
1.
b0 +
b0 *
1$
#135
0$
#139
b10 "
b10 '
#140
b10 *
1.
1!
1$
#145
0$
#149
0%
#150
0.
0!
1$
#155
0$
#159
