\section{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def Struct Reference}
\label{structSAI__Block__TypeDef}\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}


{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R1}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+R\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+L\+O\+TR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+MR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+L\+R\+FR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line \textbf{ 806} of file \textbf{ stm32f429xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structSAI__Block__TypeDef_aa46ece753867049c7643819478b8330b}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!C\+L\+R\+FR@{C\+L\+R\+FR}}
\index{C\+L\+R\+FR@{C\+L\+R\+FR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{C\+L\+R\+FR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+L\+R\+FR}

S\+AI block x clear flag register, Address offset\+: 0x1C 

Definition at line \textbf{ 814} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSAI__Block__TypeDef_ab0ec7102960640751d44e92ddac994f0}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{C\+R1}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R1}

S\+AI block x configuration register 1, Address offset\+: 0x04 

Definition at line \textbf{ 808} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSAI__Block__TypeDef_afdfa307571967afb1d97943e982b6586}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{C\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+R2}

S\+AI block x configuration register 2, Address offset\+: 0x08 

Definition at line \textbf{ 809} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSAI__Block__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{DR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t DR}

S\+AI block x data register, Address offset\+: 0x20 

Definition at line \textbf{ 815} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSAI__Block__TypeDef_ae307d5a553582e6c9717f50037245710}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!F\+R\+CR@{F\+R\+CR}}
\index{F\+R\+CR@{F\+R\+CR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{F\+R\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+R\+CR}

S\+AI block x frame configuration register, Address offset\+: 0x0C 

Definition at line \textbf{ 810} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSAI__Block__TypeDef_ae845b86e973b4bf8a33c447c261633f6}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{I\+MR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+MR}

S\+AI block x interrupt mask register, Address offset\+: 0x14 

Definition at line \textbf{ 812} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSAI__Block__TypeDef_ad30f20f612dacf85a5bb7f9f97cf0772}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!S\+L\+O\+TR@{S\+L\+O\+TR}}
\index{S\+L\+O\+TR@{S\+L\+O\+TR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{S\+L\+O\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+L\+O\+TR}

S\+AI block x slot register, Address offset\+: 0x10 

Definition at line \textbf{ 811} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structSAI__Block__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def@{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}}
\subsubsection{SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t SR}

S\+AI block x status register, Address offset\+: 0x18 

Definition at line \textbf{ 813} of file \textbf{ stm32f429xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
