Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c00d15654868464fa1ba3eae8adcbba4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot encoder_tb_behav xil_defaultlib.encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture logic_operators of entity xil_defaultlib.encoder_d [encoder_d_default]
Compiling architecture logic_operators of entity xil_defaultlib.encoder_tb
Built simulation snapshot encoder_tb_behav
