<h1 align="center">Application Acceleration with High-Level Synthesis</h1>

<h3 align="center">National Taiwan University, 2022 Full</h3>



## Table of Content

- [About This Repository](#about-this-repository)
- [Lab #A - UG871](#lab-a---ug871)
- [Lab #A - Vitis Tutorials](#lab-A---vitis-tutorials)
- [Lab #B - Vitis Tutorial and PP4 FPGAs](#lab-B---vitis-tutorial-and-pp4-fpgas)
- [Lab #C - Customized Computing Challenge](#lab-c---customized-computing-challenge)
- [Final Projects](#final-projects)
- [References](#references)



## About This Repository

This repository is a collection of students' labs and final projects from the course ***"Application Acceleration with High-Level Synthesis"*** taught in the Graduate Institute of Electrical Engineering, National Taiwan University.

Files in this repository are snapshots of their original repositories at the end of the semester, in case the original links are failed. 

See the tables below for the links to their original repositories.

**Note:** Platforms used by these projects include **TUL PYNQ-Z2** and **Xilinx Alveo U50**.



## Lab #A - UG871

For Lab #A, students practiced the labs in UG871 [[1]](#[1]) and tried to analyze the designs or improve them.

|             Topics              |                       Students (Links)                       |
| :-----------------------------: | :----------------------------------------------------------: |
|       Interface Synthesis       |      [王景平](https://github.com/lspss9950101/HLS-LabA-Interface-Synthesis)      |
|         Design Analysis         | [王婕恩](https://github.com/chiehenwang/HLS) |
|       Design Optimization       |   [張承洋](https://github.com/b04901056/AAHLS_LabA)   |



## Lab #A - Vitis Tutorials

For Lab #A, students practiced the labs in Vitis-Tutorials [[2]](#[2]) and tried to analyze the designs or improve them.

|   Topics (Links to folders in Xilinx official repository)    |                       Students (Links)                       |
| :----------------------------------------------------------: | :----------------------------------------------------------: |
| [RTL kernel workflow and Mixing C++ and RTL Kernels](https://github.com/Xilinx/Vitis-Tutorials/tree/2022.1/Hardware_Acceleration/Feature_Tutorials/02-mixing-c-rtl-kernels) | [郭霖璟](https://github.com/alankuo04/AAHLS_LabA) |
| [Dataflow Debug and Optimization](https://github.com/Xilinx/Vitis-Tutorials/tree/2022.1/Hardware_Acceleration/Feature_Tutorials/03-dataflow_debug_and_optimization) |       [許家維](https://github.com/Jarwy/2022HLS_LabA)        |
| [Host Code Optimization](https://github.com/Xilinx/Vitis-Tutorials/tree/2022.1/Hardware_Acceleration/Design_Tutorials/07-host-code-opt) | [陳奕達](https://github.com/poppin-mice/LabA_Host_Code_Optimization.git) |

## Lab #B - Vitis Tutorial and PP4 FPGAs

For Lab #B, students practiced the labs in Vitis-Tutorials [[2]](#[2]) & pp4 fpgas [[3]](#[3]) and tried to analyze the designs or improve them.

|          Topics (Links to folders in Xilinx official repository)          |                       Students (Links)                       |
| :----------------------------------------------------------: | :----------------------------------------------------------: |
| [systolic_array](https://github.com/Xilinx/Vitis_Accel_Examples/tree/master/cpp_kernels/systolic_array) | [陳奕達](https://github.com/poppin-mice/LabB_Systolic_Array) |
| [Cholesky Algorithm](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.2/Hardware_Acceleration/Design_Tutorials/06-cholesky-accel) | [黃其澤](https://github.com/ChiTseHuang/LabB_Cholesky_Algorithm/tree/master) |
| [Bloom Filter](https://github.com/Xilinx/Vitis-Tutorials/tree/2022.1/Hardware_Acceleration/Design_Tutorials/02-bloom) | [張惇宥](https://github.com/Chang-Tun-Yu/AAHLS-LAB-B) |
| [Convolution Filtering](https://github.com/Xilinx/Vitis-Tutorials/blob/2022.1/Hardware_Acceleration/Design_Tutorials/01-convolution-tutorial/README.md) | [吳泓毅](https://github.com/Anderson-Wu/AAHLS_LAB_B) | 
|           [FIR](https://pp4fpgas.readthedocs.io/en/latest/project1.html)            |    [蔡岳峰](https://github.com/yuehfeng1114/2022HLS-LAB-B-FIR-design)     |
|          [CORDIC](https://github.com/KastnerRG/Read_the_docs/tree/master/project_files/project2/cordic)          |    [許家維](https://github.com/Jarwy/2022FALL_HLS_LabB)     |
|           [DFT](https://github.com/KastnerRG/Read_the_docs/tree/master/project_files/project3)            |     [朱怡蓁](https://github.com/piggy0622/Lab-B)     |
|  [FFT](https://pp4fpgas.readthedocs.io/en/latest/project4.html)   | [王景平](https://github.com/lspss9950101/HLS-LabB-Fast-Fourier-Transform) |
| [Sparse Matrix Vector Multiplication](https://github.com/KastnerRG/pp4fpgas/tree/master/examples) | [范育瑋]() |
|      [Matrix Multiplication](https://github.com/KastnerRG/Read_the_docs/tree/master/project_files/matrix_mul_dpcpp)       | [張承洋](https://github.com/b04901056/AAHLS_LabB) |

## Lab #C - Customized Computing Challenge

For Lab #C, students compete on the Customized Computing Challenge (CCC) [[4]](#[4]) and tried to analyze the designs or improve them.

|                        Topics (Links)                        |        Students         |
| :----------------------------------------------------------: | :---------------------: |
| [Cordic](https://github.com/yochenglin/HLS_LabC_cordic), [CANNY](https://github.com/yochenglin/HLS_LabC_canny), [Betweenness](https://github.com/yochenglin/HLS_LabC_betweenness) | 林亮昕、林祐丞 |
| [Cordic, FAST, Serialization](https://github.com/alanlo980510/HLS_LabC) | 羅翊誠、張承洋、王婕恩 |
| [DFT, CANNY, Serialization](https://github.com/lspss9950101/HLS-LabC) | 王景平、黃其澤、陳維隆 |
| [DFT, HARRIS, Betweenness](https://github.com/Chang-Tun-Yu/HLS-Team4-LabC) | 朱怡蓁、張惇宥 |


## Final Projects

|                        Topics (Links)                        |        Students         |
| :----------------------------------------------------------: | :---------------------: |
| [Cordic](https://github.com/yochenglin/HLS_LabC_cordic), [CANNY](https://github.com/yochenglin/HLS_LabC_canny), [Betweenness](https://github.com/yochenglin/HLS_LabC_betweenness) | 林亮昕、林祐丞 |
| [Cordic, FAST, Serialization](https://github.com/alanlo980510/HLS_LabC) | 羅翊誠、張承洋、王婕恩 |
| [DFT, CANNY, Serialization](https://github.com/lspss9950101/HLS-LabC) | 王景平、黃其澤、陳維隆 |
| [DFT, HARRIS, Betweenness](https://github.com/Chang-Tun-Yu/HLS-Team4-LabC) | 朱怡蓁、張惇宥 |


## References

<a id="[1]">[1]</a> Xilinx UG871 - Vivado Design Suite Tutorial: High-Level Synthesis

<a id="[2]">[2]</a> Xilinx Vitis-Tutorials (https://github.com/Xilinx/Vitis-Tutorials)

<a id="[3]">[3]</a> PP4 FPGAs (https://github.com/KastnerRG/pp4fpgas/tree/master/examples)

<a id="[4]">[4]</a> Customized Computing Challenge (CCC) (https://xupsh.github.io/ccc/)
