0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sim_1/new/clk9600_test.v,1586740209,verilog,,,,clk9600_test,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sim_1/new/mod10_test.v,1586741228,verilog,,,,mod10_test,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sim_1/new/parity_test.v,1586742475,verilog,,,,parity_test,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sim_1/new/shift_test.v,1586743976,verilog,,,,shift_test,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/clk9600.v,1586753426,verilog,,C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/mod11.v,,clk9600,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/mod10.v,1586741596,verilog,,C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sim_1/new/mod10_test.v,,mod10,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/mod11.v,1586753699,verilog,,C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/parity_gen.v,,mod11,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/parity_gen.v,1586742229,verilog,,C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/shift_reg.v,,parity_gen,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/shift_reg.v,1586752236,verilog,,C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/uart_transmit.v,,shift_reg,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/uart.v,1586752885,verilog,,C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/uart_transmit.v,,uart,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/uart_test.v,1586752863,verilog,,,,uart_test,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/uart_transmit.v,1586753252,verilog,,C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/uart_test.v,,uart_transmit,,,,,,,,
C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/vga_test.v,1586722775,verilog,,,,vga_test,,,,,,,,
