
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102535                       # Number of seconds simulated
sim_ticks                                102534559161                       # Number of ticks simulated
final_tick                               632172276471                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138379                       # Simulator instruction rate (inst/s)
host_op_rate                                   174718                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6421186                       # Simulator tick rate (ticks/s)
host_mem_usage                               16900548                       # Number of bytes of host memory used
host_seconds                                 15968.17                       # Real time elapsed on the host
sim_insts                                  2209659250                       # Number of instructions simulated
sim_ops                                    2789923292                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       577280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       280576                       # Number of bytes read from this memory
system.physmem.bytes_read::total               861056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       701696                       # Number of bytes written to this memory
system.physmem.bytes_written::total            701696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst            9                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4510                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2192                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6727                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5482                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5482                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5630102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2736404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8397715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11235                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19974                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31209                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6843507                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6843507                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6843507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5630102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19974                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2736404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               15241222                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               245886234                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21387203                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17424339                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906824                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8424355                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8101681                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230895                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86427                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192893079                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120298837                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21387203                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10332576                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25418549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5675679                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7205329                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11796354                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1904384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229257739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.634728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.006025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       203839190     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2720857      1.19%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133456      0.93%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2293140      1.00%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953967      0.85%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1089606      0.48%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746719      0.33%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1941461      0.85%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12539343      5.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229257739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086980                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.489246                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190636074                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9501307                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25269165                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116936                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3734253                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3641957                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6529                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145234675                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51711                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3734253                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190894750                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6331409                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2050744                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25134444                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1112127                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145022314                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        429393                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2280                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202916519                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675860193                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675860193                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34465813                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32545                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16465                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3588952                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13957057                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7840467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295577                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1732024                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144503751                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32543                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137153790                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        78510                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20045848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41481095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          383                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229257739                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598252                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303362                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171421624     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24362715     10.63%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12302564      5.37%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7995500      3.49%     94.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6579523      2.87%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2579959      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3182713      1.39%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779846      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53295      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229257739                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962156     75.19%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        147894     11.56%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169579     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113725255     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007073      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13603786      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7801596      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137153790                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.557794                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1279629                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009330                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504923458                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164582849                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133348392                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138433419                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       148706                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1805457                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          707                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       130901                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          550                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3734253                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5607949                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       301867                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144536294                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13957057                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7840467                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16463                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        237463                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12495                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          707                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1135935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2200751                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134570264                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13475232                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583526                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21276588                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19209441                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7801356                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.547287                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133351706                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133348392                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79201107                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213487367                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.542317                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370987                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22078785                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927811                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225523486                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396912                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175755914     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23321409     10.34%     88.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10816378      4.80%     93.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816851      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657719      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545974      0.69%     97.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1536963      0.68%     98.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099103      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973175      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225523486                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973175                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367095459                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292824620                       # The number of ROB writes
system.switch_cpus0.timesIdled                2836992                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               16628495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.458862                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.458862                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406692                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406692                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608355734                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183747055                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137901094                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               245886234                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22062402                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18105363                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2063620                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9256798                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8680229                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2201380                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96613                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197750441                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121007085                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22062402                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10881609                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26095162                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5724529                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4966156                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11962225                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2054380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    232454829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.638753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.001365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       206359667     88.77%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1943416      0.84%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3517340      1.51%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2080232      0.89%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1705678      0.73%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1523990      0.66%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          841482      0.36%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2093360      0.90%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12389664      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    232454829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089726                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.492126                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       196124025                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6605671                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26017790                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        64547                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3642793                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3624989                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148413613                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3642793                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       196415659                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         679346                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5037280                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25773850                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       905898                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148364500                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         98854                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       522835                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    209021709                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    688541596                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    688541596                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177544874                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31476824                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35320                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17683                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2622654                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13800686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7424517                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        72218                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1679483                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147234211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35319                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140382054                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        65779                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17452885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36088698                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    232454829                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.603911                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.290784                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174001923     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23258880     10.01%     84.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12172649      5.24%     90.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8577069      3.69%     93.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8583117      3.69%     97.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3071680      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2343540      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       273207      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       172764      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232454829                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          51475     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167585     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       156664     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118456161     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1920073      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17637      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12582553      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7405630      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140382054                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.570923                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             375724                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    513660440                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    164722655                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137986021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140757778                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285340                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2264131                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        88451                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3642793                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         475436                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55568                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147269530                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15787                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13800686                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7424517                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17683                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1187727                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1080197                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2267924                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138781105                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12486612                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1600949                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19892237                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19666976                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7405625                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.564412                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137986085                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137986021                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80755884                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219949466                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.561178                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367157                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103229188                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127244415                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20025322                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2081026                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    228812036                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.556109                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.407924                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    176863794     77.30%     77.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25341567     11.08%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9720549      4.25%     92.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5116345      2.24%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4346103      1.90%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2061173      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       975126      0.43%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1527350      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2860029      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    228812036                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103229188                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127244415                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18872621                       # Number of memory references committed
system.switch_cpus1.commit.loads             11536555                       # Number of loads committed
system.switch_cpus1.commit.membars              17636                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18461846                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114552663                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2631748                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2860029                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           373221744                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          298182275                       # The number of ROB writes
system.switch_cpus1.timesIdled                2919337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13431405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103229188                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127244415                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103229188                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.381945                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.381945                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419825                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419825                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       624014224                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192749633                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137401470                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35272                       # number of misc regfile writes
system.l2.replacements                           6727                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1462219                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72263                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.234684                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         15814.567021                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.997207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2336.394460                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.033237                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1105.177491                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             58.309991                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          28301.709720                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             92.107480                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          17803.703394                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.241311                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000137                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.035651                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.016864                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000890                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.431850                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001405                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.271663                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        90667                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31608                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  122275                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            46276                       # number of Writeback hits
system.l2.Writeback_hits::total                 46276                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        90667                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31608                       # number of demand (read+write) hits
system.l2.demand_hits::total                   122275                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        90667                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31608                       # number of overall hits
system.l2.overall_hits::total                  122275                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst            9                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4510                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2192                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6727                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4510                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2192                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6727                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4510                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2192                       # number of overall misses
system.l2.overall_misses::total                  6727                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1282940                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    741623043                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2429821                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    365836408                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1111172212                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1282940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    741623043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2429821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    365836408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1111172212                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1282940                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    741623043                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2429821                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    365836408                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1111172212                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33800                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              129002                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        46276                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             46276                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95177                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33800                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               129002                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95177                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33800                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              129002                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.047385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.064852                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.052146                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.047385                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.064852                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052146                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.047385                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.064852                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052146                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 142548.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164439.699113                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151863.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166896.171533                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165180.944254                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 142548.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164439.699113                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151863.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166896.171533                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165180.944254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 142548.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164439.699113                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151863.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166896.171533                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165180.944254                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5482                       # number of writebacks
system.l2.writebacks::total                      5482                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4510                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2192                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6727                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6727                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6727                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       757698                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    478804402                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1497793                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    238169507                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    719229400                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       757698                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    478804402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1497793                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    238169507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    719229400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       757698                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    478804402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1497793                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    238169507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    719229400                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.047385                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.064852                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.052146                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.047385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.064852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052146                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.047385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.064852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.052146                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84188.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106165.055876                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93612.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108653.972172                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106916.812844                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 84188.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106165.055876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93612.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108653.972172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106916.812844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 84188.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106165.055876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93612.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108653.972172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106916.812844                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               545.997202                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011803995                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   546                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1853120.869963                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     8.997202                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.014419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.874996                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11796345                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11796345                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11796345                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11796345                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11796345                       # number of overall hits
system.cpu0.icache.overall_hits::total       11796345                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst            9                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst            9                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst            9                       # number of overall misses
system.cpu0.icache.overall_misses::total            9                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1452140                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1452140                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1452140                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1452140                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1452140                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1452140                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11796354                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11796354                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11796354                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11796354                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11796354                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11796354                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161348.888889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161348.888889                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161348.888889                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161348.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161348.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161348.888889                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst            9                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst            9                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst            9                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1357640                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1357640                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1357640                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1357640                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1357640                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1357640                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 150848.888889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 150848.888889                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 150848.888889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 150848.888889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 150848.888889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 150848.888889                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95177                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190962590                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95433                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.012124                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.585840                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.414160                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916351                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083649                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10378468                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10378468                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677237                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16312                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16312                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18055705                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18055705                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18055705                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18055705                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       396609                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       396609                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       396684                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        396684                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       396684                       # number of overall misses
system.cpu0.dcache.overall_misses::total       396684                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  32774919197                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  32774919197                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6652015                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6652015                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  32781571212                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  32781571212                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  32781571212                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  32781571212                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10775077                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10775077                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18452389                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18452389                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18452389                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18452389                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036808                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036808                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021498                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021498                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021498                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021498                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 82637.860455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82637.860455                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 88693.533333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88693.533333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 82639.005385                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82639.005385                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 82639.005385                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82639.005385                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        35357                       # number of writebacks
system.cpu0.dcache.writebacks::total            35357                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301432                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301507                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301507                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301507                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301507                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95177                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95177                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95177                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95177                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95177                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95177                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6941891606                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6941891606                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6941891606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6941891606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6941891606                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6941891606                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008833                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008833                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005158                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005158                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005158                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005158                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 72936.650724                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72936.650724                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 72936.650724                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72936.650724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 72936.650724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72936.650724                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.033227                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018399922                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2204328.835498                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.033227                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024092                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738835                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11962209                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11962209                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11962209                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11962209                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11962209                       # number of overall hits
system.cpu1.icache.overall_hits::total       11962209                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2730621                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2730621                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2730621                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2730621                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2730621                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2730621                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11962225                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11962225                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11962225                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11962225                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11962225                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11962225                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 170663.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 170663.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 170663.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 170663.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 170663.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 170663.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2562821                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2562821                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2562821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2562821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2562821                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2562821                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160176.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160176.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160176.312500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160176.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160176.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160176.312500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33800                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163871175                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34056                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4811.815099                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.438627                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.561373                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904057                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095943                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9305733                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9305733                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7300793                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7300793                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17666                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17666                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17636                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17636                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16606526                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16606526                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16606526                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16606526                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        86846                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        86846                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        86846                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         86846                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        86846                       # number of overall misses
system.cpu1.dcache.overall_misses::total        86846                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7324977022                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7324977022                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7324977022                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7324977022                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7324977022                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7324977022                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9392579                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9392579                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7300793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7300793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16693372                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16693372                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16693372                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16693372                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009246                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009246                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005202                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005202                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005202                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005202                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 84344.437533                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84344.437533                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 84344.437533                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84344.437533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 84344.437533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84344.437533                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10919                       # number of writebacks
system.cpu1.dcache.writebacks::total            10919                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53046                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53046                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53046                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53046                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53046                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53046                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33800                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33800                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33800                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33800                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33800                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33800                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2456768176                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2456768176                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2456768176                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2456768176                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2456768176                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2456768176                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002025                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002025                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002025                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002025                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 72685.448994                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72685.448994                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72685.448994                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72685.448994                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72685.448994                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72685.448994                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
