Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'IFU'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o IFU_map.ncd IFU.ngd IFU.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Sat Nov 09 20:23:17 2019

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7a100t' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "clk" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "clk" is not constrained (LOC) to a specific
   location.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2d0d5) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2d0d5) REAL time: 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2d0d5) REAL time: 25 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f85b125c) REAL time: 30 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:f85b125c) REAL time: 30 secs 

Phase 6.3  Local Placement Optimization
...
....
Phase 6.3  Local Placement Optimization (Checksum:8caddc0c) REAL time: 34 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:8caddc0c) REAL time: 34 secs 

Phase 8.8  Global Placement
......
.................
..........................
Phase 8.8  Global Placement (Checksum:faea9a9d) REAL time: 34 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:faea9a9d) REAL time: 34 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:413e6b0d) REAL time: 36 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:413e6b0d) REAL time: 37 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:413e6b0d) REAL time: 37 secs 

Total REAL time to Placer completion: 37 secs 
Total CPU  time to Placer completion: 29 secs 
Running post-placement packing...
Writing output files...
