#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jul 10 14:56:29 2021
# Process ID: 8796
# Current directory: D:/code/RISCV/RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13668 D:\code\RISCV\RISCV\RISCV.xpr
# Log file: D:/code/RISCV/RISCV/vivado.log
# Journal file: D:/code/RISCV/RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/code/RISCV/RISCV/RISCV.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/code/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 690.324 ; gain = 106.531
update_compile_order -fileset sources_1
reset_run prgrom_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
[Sat Jul 10 15:04:42 2021] Launched prgrom_synth_1, synth_1...
Run output will be captured here:
prgrom_synth_1: D:/code/RISCV/RISCV/RISCV.runs/prgrom_synth_1/runme.log
synth_1: D:/code/RISCV/RISCV/RISCV.runs/synth_1/runme.log
[Sat Jul 10 15:04:42 2021] Launched impl_1...
Run output will be captured here: D:/code/RISCV/RISCV/RISCV.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jul 10 15:25:15 2021] Launched synth_1...
Run output will be captured here: D:/code/RISCV/RISCV/RISCV.runs/synth_1/runme.log
[Sat Jul 10 15:25:15 2021] Launched impl_1...
Run output will be captured here: D:/code/RISCV/RISCV/RISCV.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0011.Hub_#0001
set_property PROGRAM.FILE {D:/code/RISCV/RISCV/RISCV.runs/impl_1/display_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/code/RISCV/RISCV/RISCV.runs/impl_1/display_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.004 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpuclk]
generate_target all [get_files  D:/code/RISCV/RISCV/RISCV.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/code/RISCV/RISCV/RISCV.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 4 cpuclk_synth_1
[Sat Jul 10 15:33:16 2021] Launched cpuclk_synth_1...
Run output will be captured here: D:/code/RISCV/RISCV/RISCV.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files D:/code/RISCV/RISCV/RISCV.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/code/RISCV/RISCV/RISCV.ip_user_files/sim_scripts -ip_user_files_dir D:/code/RISCV/RISCV/RISCV.ip_user_files -ipstatic_source_dir D:/code/RISCV/RISCV/RISCV.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/code/RISCV/RISCV/RISCV.cache/compile_simlib/modelsim} {questa=D:/code/RISCV/RISCV/RISCV.cache/compile_simlib/questa} {riviera=D:/code/RISCV/RISCV/RISCV.cache/compile_simlib/riviera} {activehdl=D:/code/RISCV/RISCV/RISCV.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/code/RISCV/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jul 10 15:33:28 2021] Launched cpuclk_synth_1, synth_1...
Run output will be captured here:
cpuclk_synth_1: D:/code/RISCV/RISCV/RISCV.runs/cpuclk_synth_1/runme.log
synth_1: D:/code/RISCV/RISCV/RISCV.runs/synth_1/runme.log
[Sat Jul 10 15:33:28 2021] Launched impl_1...
Run output will be captured here: D:/code/RISCV/RISCV/RISCV.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0011.Hub_#0001
set_property PROGRAM.FILE {D:/code/RISCV/RISCV/RISCV.runs/impl_1/display_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/code/RISCV/RISCV/RISCV.runs/impl_1/display_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.004 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42} CONFIG.MMCM_CLKOUT0_DIVIDE_F {21} CONFIG.CLKOUT1_JITTER {338.471} CONFIG.CLKOUT1_PHASE_ERROR {310.955}] [get_ips cpuclk]
generate_target all [get_files  D:/code/RISCV/RISCV/RISCV.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/code/RISCV/RISCV/RISCV.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 4 cpuclk_synth_1
[Sat Jul 10 15:49:21 2021] Launched cpuclk_synth_1...
Run output will be captured here: D:/code/RISCV/RISCV/RISCV.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files D:/code/RISCV/RISCV/RISCV.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/code/RISCV/RISCV/RISCV.ip_user_files/sim_scripts -ip_user_files_dir D:/code/RISCV/RISCV/RISCV.ip_user_files -ipstatic_source_dir D:/code/RISCV/RISCV/RISCV.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/code/RISCV/RISCV/RISCV.cache/compile_simlib/modelsim} {questa=D:/code/RISCV/RISCV/RISCV.cache/compile_simlib/questa} {riviera=D:/code/RISCV/RISCV/RISCV.cache/compile_simlib/riviera} {activehdl=D:/code/RISCV/RISCV/RISCV.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/code/RISCV/RISCV/RISCV.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Jul 10 15:49:33 2021] Launched cpuclk_synth_1, synth_1...
Run output will be captured here:
cpuclk_synth_1: D:/code/RISCV/RISCV/RISCV.runs/cpuclk_synth_1/runme.log
synth_1: D:/code/RISCV/RISCV/RISCV.runs/synth_1/runme.log
[Sat Jul 10 15:49:33 2021] Launched impl_1...
Run output will be captured here: D:/code/RISCV/RISCV/RISCV.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0011.Hub_#0001
set_property PROGRAM.FILE {D:/code/RISCV/RISCV/RISCV.runs/impl_1/display_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/code/RISCV/RISCV/RISCV.runs/impl_1/display_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.004 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 10 16:20:03 2021...
