vendor_name = ModelSim
source_file = 1, /home/tyler/verilib/true_dual_port_ram_dual_clock/true_dual_port_ram_dual_clock.v
source_file = 1, /home/tyler/verilib/ram_delay/ram_delay.v
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/tyler/verilib/ram_delay/fpga/5cefa5f23i7/db/altsyncram_6rt1.tdf
source_file = 1, /home/tyler/verilib/ram_delay/fpga/5cefa5f23i7/db/test.ram0_true_dual_port_ram_dual_clock_f471eff2.hdl.mif
design_name = ram_delay
instance = comp, \qo[0]~output , qo[0]~output, ram_delay, 1
instance = comp, \qo[1]~output , qo[1]~output, ram_delay, 1
instance = comp, \qo[2]~output , qo[2]~output, ram_delay, 1
instance = comp, \qo[3]~output , qo[3]~output, ram_delay, 1
instance = comp, \qo[4]~output , qo[4]~output, ram_delay, 1
instance = comp, \qo[5]~output , qo[5]~output, ram_delay, 1
instance = comp, \qo[6]~output , qo[6]~output, ram_delay, 1
instance = comp, \qo[7]~output , qo[7]~output, ram_delay, 1
instance = comp, \qo[8]~output , qo[8]~output, ram_delay, 1
instance = comp, \qo[9]~output , qo[9]~output, ram_delay, 1
instance = comp, \qo[10]~output , qo[10]~output, ram_delay, 1
instance = comp, \qo[11]~output , qo[11]~output, ram_delay, 1
instance = comp, \qo[12]~output , qo[12]~output, ram_delay, 1
instance = comp, \qo[13]~output , qo[13]~output, ram_delay, 1
instance = comp, \qn[0]~output , qn[0]~output, ram_delay, 1
instance = comp, \qn[1]~output , qn[1]~output, ram_delay, 1
instance = comp, \qn[2]~output , qn[2]~output, ram_delay, 1
instance = comp, \qn[3]~output , qn[3]~output, ram_delay, 1
instance = comp, \qn[4]~output , qn[4]~output, ram_delay, 1
instance = comp, \qn[5]~output , qn[5]~output, ram_delay, 1
instance = comp, \qn[6]~output , qn[6]~output, ram_delay, 1
instance = comp, \qn[7]~output , qn[7]~output, ram_delay, 1
instance = comp, \qn[8]~output , qn[8]~output, ram_delay, 1
instance = comp, \qn[9]~output , qn[9]~output, ram_delay, 1
instance = comp, \qn[10]~output , qn[10]~output, ram_delay, 1
instance = comp, \qn[11]~output , qn[11]~output, ram_delay, 1
instance = comp, \qn[12]~output , qn[12]~output, ram_delay, 1
instance = comp, \qn[13]~output , qn[13]~output, ram_delay, 1
instance = comp, \valid~output , valid~output, ram_delay, 1
instance = comp, \clk~input , clk~input, ram_delay, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, ram_delay, 1
instance = comp, \d[0]~input , d[0]~input, ram_delay, 1
instance = comp, \i_d_0[0]~feeder , i_d_0[0]~feeder, ram_delay, 1
instance = comp, \wr~input , wr~input, ram_delay, 1
instance = comp, \i_d_0[0] , i_d_0[0], ram_delay, 1
instance = comp, \i_d_1[0]~feeder , i_d_1[0]~feeder, ram_delay, 1
instance = comp, \i_d_1[0] , i_d_1[0], ram_delay, 1
instance = comp, \d[1]~input , d[1]~input, ram_delay, 1
instance = comp, \i_d_0[1]~feeder , i_d_0[1]~feeder, ram_delay, 1
instance = comp, \i_d_0[1] , i_d_0[1], ram_delay, 1
instance = comp, \i_d_1[1]~feeder , i_d_1[1]~feeder, ram_delay, 1
instance = comp, \i_d_1[1] , i_d_1[1], ram_delay, 1
instance = comp, \d[2]~input , d[2]~input, ram_delay, 1
instance = comp, \i_d_0[2] , i_d_0[2], ram_delay, 1
instance = comp, \i_d_1[2]~feeder , i_d_1[2]~feeder, ram_delay, 1
instance = comp, \i_d_1[2] , i_d_1[2], ram_delay, 1
instance = comp, \d[3]~input , d[3]~input, ram_delay, 1
instance = comp, \i_d_0[3] , i_d_0[3], ram_delay, 1
instance = comp, \i_d_1[3] , i_d_1[3], ram_delay, 1
instance = comp, \d[4]~input , d[4]~input, ram_delay, 1
instance = comp, \i_d_0[4]~feeder , i_d_0[4]~feeder, ram_delay, 1
instance = comp, \i_d_0[4] , i_d_0[4], ram_delay, 1
instance = comp, \i_d_1[4]~feeder , i_d_1[4]~feeder, ram_delay, 1
instance = comp, \i_d_1[4] , i_d_1[4], ram_delay, 1
instance = comp, \d[5]~input , d[5]~input, ram_delay, 1
instance = comp, \i_d_0[5]~feeder , i_d_0[5]~feeder, ram_delay, 1
instance = comp, \i_d_0[5] , i_d_0[5], ram_delay, 1
instance = comp, \i_d_1[5]~feeder , i_d_1[5]~feeder, ram_delay, 1
instance = comp, \i_d_1[5] , i_d_1[5], ram_delay, 1
instance = comp, \d[6]~input , d[6]~input, ram_delay, 1
instance = comp, \i_d_0[6] , i_d_0[6], ram_delay, 1
instance = comp, \i_d_1[6]~feeder , i_d_1[6]~feeder, ram_delay, 1
instance = comp, \i_d_1[6] , i_d_1[6], ram_delay, 1
instance = comp, \d[7]~input , d[7]~input, ram_delay, 1
instance = comp, \i_d_0[7]~feeder , i_d_0[7]~feeder, ram_delay, 1
instance = comp, \i_d_0[7] , i_d_0[7], ram_delay, 1
instance = comp, \i_d_1[7]~feeder , i_d_1[7]~feeder, ram_delay, 1
instance = comp, \i_d_1[7] , i_d_1[7], ram_delay, 1
instance = comp, \d[8]~input , d[8]~input, ram_delay, 1
instance = comp, \i_d_0[8]~feeder , i_d_0[8]~feeder, ram_delay, 1
instance = comp, \i_d_0[8] , i_d_0[8], ram_delay, 1
instance = comp, \i_d_1[8]~feeder , i_d_1[8]~feeder, ram_delay, 1
instance = comp, \i_d_1[8] , i_d_1[8], ram_delay, 1
instance = comp, \d[9]~input , d[9]~input, ram_delay, 1
instance = comp, \i_d_0[9]~feeder , i_d_0[9]~feeder, ram_delay, 1
instance = comp, \i_d_0[9] , i_d_0[9], ram_delay, 1
instance = comp, \i_d_1[9]~feeder , i_d_1[9]~feeder, ram_delay, 1
instance = comp, \i_d_1[9] , i_d_1[9], ram_delay, 1
instance = comp, \d[10]~input , d[10]~input, ram_delay, 1
instance = comp, \i_d_0[10] , i_d_0[10], ram_delay, 1
instance = comp, \i_d_1[10]~feeder , i_d_1[10]~feeder, ram_delay, 1
instance = comp, \i_d_1[10] , i_d_1[10], ram_delay, 1
instance = comp, \d[11]~input , d[11]~input, ram_delay, 1
instance = comp, \i_d_0[11] , i_d_0[11], ram_delay, 1
instance = comp, \i_d_1[11]~feeder , i_d_1[11]~feeder, ram_delay, 1
instance = comp, \i_d_1[11] , i_d_1[11], ram_delay, 1
instance = comp, \d[12]~input , d[12]~input, ram_delay, 1
instance = comp, \i_d_0[12]~feeder , i_d_0[12]~feeder, ram_delay, 1
instance = comp, \i_d_0[12] , i_d_0[12], ram_delay, 1
instance = comp, \i_d_1[12]~feeder , i_d_1[12]~feeder, ram_delay, 1
instance = comp, \i_d_1[12] , i_d_1[12], ram_delay, 1
instance = comp, \d[13]~input , d[13]~input, ram_delay, 1
instance = comp, \i_d_0[13]~feeder , i_d_0[13]~feeder, ram_delay, 1
instance = comp, \i_d_0[13] , i_d_0[13], ram_delay, 1
instance = comp, \i_d_1[13]~feeder , i_d_1[13]~feeder, ram_delay, 1
instance = comp, \i_d_1[13] , i_d_1[13], ram_delay, 1
instance = comp, \i_wr_0~feeder , i_wr_0~feeder, ram_delay, 1
instance = comp, \i_d_2[0]~feeder , i_d_2[0]~feeder, ram_delay, 1
instance = comp, \i_d_2[0] , i_d_2[0], ram_delay, 1
instance = comp, \addr_en~input , addr_en~input, ram_delay, 1
instance = comp, \addr[0]~input , addr[0]~input, ram_delay, 1
instance = comp, \Add1~1 , Add1~1, ram_delay, 1
instance = comp, \n[7]~input , n[7]~input, ram_delay, 1
instance = comp, \n[6]~input , n[6]~input, ram_delay, 1
instance = comp, \n[5]~input , n[5]~input, ram_delay, 1
instance = comp, \n[4]~input , n[4]~input, ram_delay, 1
instance = comp, \n[3]~input , n[3]~input, ram_delay, 1
instance = comp, \n[2]~input , n[2]~input, ram_delay, 1
instance = comp, \n[1]~input , n[1]~input, ram_delay, 1
instance = comp, \n[0]~input , n[0]~input, ram_delay, 1
instance = comp, \Add3~25 , Add3~25, ram_delay, 1
instance = comp, \Add3~29 , Add3~29, ram_delay, 1
instance = comp, \Add3~33 , Add3~33, ram_delay, 1
instance = comp, \Add3~13 , Add3~13, ram_delay, 1
instance = comp, \Add3~17 , Add3~17, ram_delay, 1
instance = comp, \Add3~21 , Add3~21, ram_delay, 1
instance = comp, \Add3~1 , Add3~1, ram_delay, 1
instance = comp, \Add3~5 , Add3~5, ram_delay, 1
instance = comp, \Add3~9 , Add3~9, ram_delay, 1
instance = comp, \addr[6]~input , addr[6]~input, ram_delay, 1
instance = comp, \Add1~5 , Add1~5, ram_delay, 1
instance = comp, \i_addr_in[1] , i_addr_in[1], ram_delay, 1
instance = comp, \Add1~9 , Add1~9, ram_delay, 1
instance = comp, \i_addr_in[2] , i_addr_in[2], ram_delay, 1
instance = comp, \Add1~13 , Add1~13, ram_delay, 1
instance = comp, \i_addr_in[3] , i_addr_in[3], ram_delay, 1
instance = comp, \Add1~17 , Add1~17, ram_delay, 1
instance = comp, \i_addr_in[4] , i_addr_in[4], ram_delay, 1
instance = comp, \Add1~21 , Add1~21, ram_delay, 1
instance = comp, \i_addr_in[5] , i_addr_in[5], ram_delay, 1
instance = comp, \Add1~25 , Add1~25, ram_delay, 1
instance = comp, \i_addr_in[6] , i_addr_in[6], ram_delay, 1
instance = comp, \Equal2~0 , Equal2~0, ram_delay, 1
instance = comp, \addr[7]~input , addr[7]~input, ram_delay, 1
instance = comp, \Add1~29 , Add1~29, ram_delay, 1
instance = comp, \i_addr_in[7] , i_addr_in[7], ram_delay, 1
instance = comp, \i_addr_in_0[7]~7 , i_addr_in_0[7]~7, ram_delay, 1
instance = comp, \addr[3]~input , addr[3]~input, ram_delay, 1
instance = comp, \i_addr_in_0[3]~3 , i_addr_in_0[3]~3, ram_delay, 1
instance = comp, \addr[5]~input , addr[5]~input, ram_delay, 1
instance = comp, \i_addr_in_0[5]~5 , i_addr_in_0[5]~5, ram_delay, 1
instance = comp, \addr[4]~input , addr[4]~input, ram_delay, 1
instance = comp, \i_addr_in_0[4]~4 , i_addr_in_0[4]~4, ram_delay, 1
instance = comp, \Equal2~1 , Equal2~1, ram_delay, 1
instance = comp, \addr[2]~input , addr[2]~input, ram_delay, 1
instance = comp, \i_addr_in_0[2]~2 , i_addr_in_0[2]~2, ram_delay, 1
instance = comp, \addr[1]~input , addr[1]~input, ram_delay, 1
instance = comp, \i_addr_in_0[1]~1 , i_addr_in_0[1]~1, ram_delay, 1
instance = comp, \Equal2~2 , Equal2~2, ram_delay, 1
instance = comp, \Equal2~3 , Equal2~3, ram_delay, 1
instance = comp, \i_addr_in[0] , i_addr_in[0], ram_delay, 1
instance = comp, \i_addr_in_0[0]~0 , i_addr_in_0[0]~0, ram_delay, 1
instance = comp, \i_addr_in_0[6]~6 , i_addr_in_0[6]~6, ram_delay, 1
instance = comp, \Equal2~4 , Equal2~4, ram_delay, 1
instance = comp, \Add2~1 , Add2~1, ram_delay, 1
instance = comp, \Add2~5 , Add2~5, ram_delay, 1
instance = comp, \Add2~9 , Add2~9, ram_delay, 1
instance = comp, \i_addr_out~2 , i_addr_out~2, ram_delay, 1
instance = comp, \i_addr_out[2] , i_addr_out[2], ram_delay, 1
instance = comp, \Add2~13 , Add2~13, ram_delay, 1
instance = comp, \i_addr_out~3 , i_addr_out~3, ram_delay, 1
instance = comp, \i_addr_out[3] , i_addr_out[3], ram_delay, 1
instance = comp, \Add2~17 , Add2~17, ram_delay, 1
instance = comp, \i_addr_out~4 , i_addr_out~4, ram_delay, 1
instance = comp, \i_addr_out[4] , i_addr_out[4], ram_delay, 1
instance = comp, \Add2~21 , Add2~21, ram_delay, 1
instance = comp, \i_addr_out~5 , i_addr_out~5, ram_delay, 1
instance = comp, \i_addr_out[5] , i_addr_out[5], ram_delay, 1
instance = comp, \Equal3~0 , Equal3~0, ram_delay, 1
instance = comp, \i_addr_out~1 , i_addr_out~1, ram_delay, 1
instance = comp, \i_addr_out[1] , i_addr_out[1], ram_delay, 1
instance = comp, \Equal3~1 , Equal3~1, ram_delay, 1
instance = comp, \Add2~25 , Add2~25, ram_delay, 1
instance = comp, \i_addr_out~6 , i_addr_out~6, ram_delay, 1
instance = comp, \i_addr_out[6] , i_addr_out[6], ram_delay, 1
instance = comp, \Add2~29 , Add2~29, ram_delay, 1
instance = comp, \i_addr_out~7 , i_addr_out~7, ram_delay, 1
instance = comp, \i_addr_out[7] , i_addr_out[7], ram_delay, 1
instance = comp, \Equal3~2 , Equal3~2, ram_delay, 1
instance = comp, \i_addr_out~0 , i_addr_out~0, ram_delay, 1
instance = comp, \i_addr_out[0] , i_addr_out[0], ram_delay, 1
instance = comp, \i_addr_out[1]~_wirecell , i_addr_out[1]~_wirecell, ram_delay, 1
instance = comp, \i_d_2[1]~feeder , i_d_2[1]~feeder, ram_delay, 1
instance = comp, \i_d_2[1] , i_d_2[1], ram_delay, 1
instance = comp, \i_d_2[2]~feeder , i_d_2[2]~feeder, ram_delay, 1
instance = comp, \i_d_2[2] , i_d_2[2], ram_delay, 1
instance = comp, \i_d_2[3] , i_d_2[3], ram_delay, 1
instance = comp, \i_d_2[4]~feeder , i_d_2[4]~feeder, ram_delay, 1
instance = comp, \i_d_2[4] , i_d_2[4], ram_delay, 1
instance = comp, \i_d_2[5]~feeder , i_d_2[5]~feeder, ram_delay, 1
instance = comp, \i_d_2[5] , i_d_2[5], ram_delay, 1
instance = comp, \i_d_2[6]~feeder , i_d_2[6]~feeder, ram_delay, 1
instance = comp, \i_d_2[6] , i_d_2[6], ram_delay, 1
instance = comp, \i_d_2[7]~feeder , i_d_2[7]~feeder, ram_delay, 1
instance = comp, \i_d_2[7] , i_d_2[7], ram_delay, 1
instance = comp, \i_d_2[8] , i_d_2[8], ram_delay, 1
instance = comp, \i_d_2[9]~feeder , i_d_2[9]~feeder, ram_delay, 1
instance = comp, \i_d_2[9] , i_d_2[9], ram_delay, 1
instance = comp, \i_d_2[10]~feeder , i_d_2[10]~feeder, ram_delay, 1
instance = comp, \i_d_2[10] , i_d_2[10], ram_delay, 1
instance = comp, \i_d_2[11]~feeder , i_d_2[11]~feeder, ram_delay, 1
instance = comp, \i_d_2[11] , i_d_2[11], ram_delay, 1
instance = comp, \i_d_2[12]~feeder , i_d_2[12]~feeder, ram_delay, 1
instance = comp, \i_d_2[12] , i_d_2[12], ram_delay, 1
instance = comp, \i_d_2[13] , i_d_2[13], ram_delay, 1
instance = comp, \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 , TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0, ram_delay, 1
instance = comp, \Add0~13 , Add0~13, ram_delay, 1
instance = comp, \rst~input , rst~input, ram_delay, 1
instance = comp, \prime_cnt[6]~0 , prime_cnt[6]~0, ram_delay, 1
instance = comp, \state~1 , state~1, ram_delay, 1
instance = comp, \Add0~17 , Add0~17, ram_delay, 1
instance = comp, \Add0~21 , Add0~21, ram_delay, 1
instance = comp, \prime_cnt[2] , prime_cnt[2], ram_delay, 1
instance = comp, \Add0~25 , Add0~25, ram_delay, 1
instance = comp, \prime_cnt[3] , prime_cnt[3], ram_delay, 1
instance = comp, \Add0~29 , Add0~29, ram_delay, 1
instance = comp, \prime_cnt[4] , prime_cnt[4], ram_delay, 1
instance = comp, \state~2 , state~2, ram_delay, 1
instance = comp, \Add0~1 , Add0~1, ram_delay, 1
instance = comp, \prime_cnt[5] , prime_cnt[5], ram_delay, 1
instance = comp, \Add0~5 , Add0~5, ram_delay, 1
instance = comp, \prime_cnt[6] , prime_cnt[6], ram_delay, 1
instance = comp, \Add0~9 , Add0~9, ram_delay, 1
instance = comp, \prime_cnt[7] , prime_cnt[7], ram_delay, 1
instance = comp, \state~0 , state~0, ram_delay, 1
instance = comp, \prime_cnt[6]~1 , prime_cnt[6]~1, ram_delay, 1
instance = comp, \prime_cnt[0] , prime_cnt[0], ram_delay, 1
instance = comp, \prime_cnt[1] , prime_cnt[1], ram_delay, 1
instance = comp, \state~5 , state~5, ram_delay, 1
instance = comp, \state~4 , state~4, ram_delay, 1
instance = comp, \state~3 , state~3, ram_delay, 1
instance = comp, \state~6 , state~6, ram_delay, 1
instance = comp, \valid~0 , valid~0, ram_delay, 1
instance = comp, \valid~reg0 , valid~reg0, ram_delay, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ram_delay, 1
