library ieee;
use ieee.std_logic_1164.all;

entity display2 is 
port( 
 e: in std_logic_vector(3 downto 0);
 b1,b2: out std_logic_vector (6 downto 0));
end entity display2;

architecture arqdis2 of display2 is 
begin 
with e select
	b1 <= "1000000" when "0000",
		"1111001" when "0001" ,
		"0100100" when "0010",
		"0110000" when "0011",
		"0011001" when "0100",
		"0010010" when "0101",
		"0000010" when "0110",
		"1111000" when "0111",
		"0000000" when "1000",
		"0011000" when "1001", --9
		"1000000" when "1010",
		"1111001" when "1011",
		"0100100" when "1100",
		"0110000" when "1101",
		"0011001" when "1110",
		"0010010" when "1111",
		"1111111" when others;

with e select
	b2 <= "1000000" when "0000",
		"1000000" when "0001" ,
		"1000000" when "0010",
		"1000000" when "0011",
		"1000000" when "0100",
		"1000000" when "0101",
		"1000000" when "0110",
		"1000000" when "0111",
		"1000000" when "1000",
		"1000000" when "1001", --9
		"1111001" when "1010",
		"1111001" when "1011",
		"1111001" when "1100",
		"1111001" when "1101",
		"1111001" when "1110",
		"1111001" when "1111",
		"1111001" when others;
		
		
end architecture arqdis2;