
nucleo-pwm2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000593c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08005b1c  08005b1c  00006b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005c04  08005c04  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005c04  08005c04  00006c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005c0c  08005c0c  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005c0c  08005c0c  00006c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005c10  08005c10  00006c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005c14  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000068  08005c7c  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08005c7c  000072b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012a3a  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002645  00000000  00000000  00019ad2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001108  00000000  00000000  0001c118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d4b  00000000  00000000  0001d220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f204  00000000  00000000  0001df6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012a28  00000000  00000000  0003d16f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7f12  00000000  00000000  0004fb97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00117aa9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fe8  00000000  00000000  00117aec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0011cad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005b04 	.word	0x08005b04

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08005b04 	.word	0x08005b04

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Send printf to uart1
int _write(int fd, char* ptr, int len)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == 1 || fd == 2) {
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	2b01      	cmp	r3, #1
 80005fc:	d002      	beq.n	8000604 <_write+0x18>
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	2b02      	cmp	r3, #2
 8000602:	d111      	bne.n	8000628 <_write+0x3c>
    hstatus = HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	b29a      	uxth	r2, r3
 8000608:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800060c:	68b9      	ldr	r1, [r7, #8]
 800060e:	4809      	ldr	r0, [pc, #36]	@ (8000634 <_write+0x48>)
 8000610:	f003 f8b2 	bl	8003778 <HAL_UART_Transmit>
 8000614:	4603      	mov	r3, r0
 8000616:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000618:	7dfb      	ldrb	r3, [r7, #23]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d101      	bne.n	8000622 <_write+0x36>
      return len;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	e004      	b.n	800062c <_write+0x40>
    else
      return -1;
 8000622:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000626:	e001      	b.n	800062c <_write+0x40>
  }
  return -1;
 8000628:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800062c:	4618      	mov	r0, r3
 800062e:	3718      	adds	r7, #24
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	200000d0 	.word	0x200000d0

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b086      	sub	sp, #24
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063e:	f000 fc1a 	bl	8000e76 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000642:	f000 f88b 	bl	800075c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000646:	f000 f9b9 	bl	80009bc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800064a:	f000 f96b 	bl	8000924 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800064e:	f000 f8d1 	bl	80007f4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  printf("\n\n");
 8000652:	483a      	ldr	r0, [pc, #232]	@ (800073c <main+0x104>)
 8000654:	f004 fbf4 	bl	8004e40 <puts>
  printf("Starting Nucleo-PWM2\n");
 8000658:	4839      	ldr	r0, [pc, #228]	@ (8000740 <main+0x108>)
 800065a:	f004 fbf1 	bl	8004e40 <puts>
  printf("--------------------\n");
 800065e:	4839      	ldr	r0, [pc, #228]	@ (8000744 <main+0x10c>)
 8000660:	f004 fbee 	bl	8004e40 <puts>

  printf("Starting timer channel\n");
 8000664:	4838      	ldr	r0, [pc, #224]	@ (8000748 <main+0x110>)
 8000666:	f004 fbeb 	bl	8004e40 <puts>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800066a:	2100      	movs	r1, #0
 800066c:	4837      	ldr	r0, [pc, #220]	@ (800074c <main+0x114>)
 800066e:	f002 f84f 	bl	8002710 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000672:	2104      	movs	r1, #4
 8000674:	4835      	ldr	r0, [pc, #212]	@ (800074c <main+0x114>)
 8000676:	f002 f84b 	bl	8002710 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800067a:	2108      	movs	r1, #8
 800067c:	4833      	ldr	r0, [pc, #204]	@ (800074c <main+0x114>)
 800067e:	f002 f847 	bl	8002710 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000682:	210c      	movs	r1, #12
 8000684:	4831      	ldr	r0, [pc, #196]	@ (800074c <main+0x114>)
 8000686:	f002 f843 	bl	8002710 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t now = 0;
 800068a:	2300      	movs	r3, #0
 800068c:	607b      	str	r3, [r7, #4]
  uint32_t next_tick = 1000;
 800068e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000692:	617b      	str	r3, [r7, #20]
  uint32_t loop_count = 0;
 8000694:	2300      	movs	r3, #0
 8000696:	613b      	str	r3, [r7, #16]
  uint32_t next_change = 0;
 8000698:	2300      	movs	r3, #0
 800069a:	60fb      	str	r3, [r7, #12]

  uint16_t pwm_value = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	817b      	strh	r3, [r7, #10]
  int8_t pwm_change = 1;
 80006a0:	2301      	movs	r3, #1
 80006a2:	727b      	strb	r3, [r7, #9]

  while (1)
  {
	  now = HAL_GetTick();
 80006a4:	f000 fc4c 	bl	8000f40 <HAL_GetTick>
 80006a8:	6078      	str	r0, [r7, #4]

	  if(now >= next_tick) {
 80006aa:	687a      	ldr	r2, [r7, #4]
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	429a      	cmp	r2, r3
 80006b0:	d314      	bcc.n	80006dc <main+0xa4>
		  printf("Tick %lu (loop = %lu)\n", now / 1000, loop_count);
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	4a26      	ldr	r2, [pc, #152]	@ (8000750 <main+0x118>)
 80006b6:	fba2 2303 	umull	r2, r3, r2, r3
 80006ba:	099b      	lsrs	r3, r3, #6
 80006bc:	693a      	ldr	r2, [r7, #16]
 80006be:	4619      	mov	r1, r3
 80006c0:	4824      	ldr	r0, [pc, #144]	@ (8000754 <main+0x11c>)
 80006c2:	f004 fb55 	bl	8004d70 <iprintf>
		  printf("PWM value %u\n", pwm_value);
 80006c6:	897b      	ldrh	r3, [r7, #10]
 80006c8:	4619      	mov	r1, r3
 80006ca:	4823      	ldr	r0, [pc, #140]	@ (8000758 <main+0x120>)
 80006cc:	f004 fb50 	bl	8004d70 <iprintf>

		  loop_count = 0;
 80006d0:	2300      	movs	r3, #0
 80006d2:	613b      	str	r3, [r7, #16]
		  next_tick = now + 1000;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80006da:	617b      	str	r3, [r7, #20]
	  }

	  if(now >= next_change) {
 80006dc:	687a      	ldr	r2, [r7, #4]
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	429a      	cmp	r2, r3
 80006e2:	d327      	bcc.n	8000734 <main+0xfc>

		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1000 - pwm_value);
 80006e4:	897b      	ldrh	r3, [r7, #10]
 80006e6:	f5c3 727a 	rsb	r2, r3, #1000	@ 0x3e8
 80006ea:	4b18      	ldr	r3, [pc, #96]	@ (800074c <main+0x114>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	635a      	str	r2, [r3, #52]	@ 0x34
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pwm_value);
 80006f0:	4b16      	ldr	r3, [pc, #88]	@ (800074c <main+0x114>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	897a      	ldrh	r2, [r7, #10]
 80006f6:	639a      	str	r2, [r3, #56]	@ 0x38
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 1000 - pwm_value);
 80006f8:	897b      	ldrh	r3, [r7, #10]
 80006fa:	f5c3 727a 	rsb	r2, r3, #1000	@ 0x3e8
 80006fe:	4b13      	ldr	r3, [pc, #76]	@ (800074c <main+0x114>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	63da      	str	r2, [r3, #60]	@ 0x3c
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, pwm_value);
 8000704:	4b11      	ldr	r3, [pc, #68]	@ (800074c <main+0x114>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	897a      	ldrh	r2, [r7, #10]
 800070a:	641a      	str	r2, [r3, #64]	@ 0x40

		  pwm_value += pwm_change;
 800070c:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8000710:	b29a      	uxth	r2, r3
 8000712:	897b      	ldrh	r3, [r7, #10]
 8000714:	4413      	add	r3, r2
 8000716:	817b      	strh	r3, [r7, #10]

		  if(pwm_value == 0) pwm_change = 1;
 8000718:	897b      	ldrh	r3, [r7, #10]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d101      	bne.n	8000722 <main+0xea>
 800071e:	2301      	movs	r3, #1
 8000720:	727b      	strb	r3, [r7, #9]
		  if(pwm_value == 1000) pwm_change = -1;
 8000722:	897b      	ldrh	r3, [r7, #10]
 8000724:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000728:	d101      	bne.n	800072e <main+0xf6>
 800072a:	23ff      	movs	r3, #255	@ 0xff
 800072c:	727b      	strb	r3, [r7, #9]

		  next_change = now + 10;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	330a      	adds	r3, #10
 8000732:	60fb      	str	r3, [r7, #12]
	  }

	  ++loop_count;
 8000734:	693b      	ldr	r3, [r7, #16]
 8000736:	3301      	adds	r3, #1
 8000738:	613b      	str	r3, [r7, #16]
	  now = HAL_GetTick();
 800073a:	e7b3      	b.n	80006a4 <main+0x6c>
 800073c:	08005b1c 	.word	0x08005b1c
 8000740:	08005b20 	.word	0x08005b20
 8000744:	08005b38 	.word	0x08005b38
 8000748:	08005b50 	.word	0x08005b50
 800074c:	20000084 	.word	0x20000084
 8000750:	10624dd3 	.word	0x10624dd3
 8000754:	08005b68 	.word	0x08005b68
 8000758:	08005b80 	.word	0x08005b80

0800075c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b094      	sub	sp, #80	@ 0x50
 8000760:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000762:	f107 0318 	add.w	r3, r7, #24
 8000766:	2238      	movs	r2, #56	@ 0x38
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f004 fc48 	bl	8005000 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	605a      	str	r2, [r3, #4]
 8000778:	609a      	str	r2, [r3, #8]
 800077a:	60da      	str	r2, [r3, #12]
 800077c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800077e:	2000      	movs	r0, #0
 8000780:	f000 ff3c 	bl	80015fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000784:	2302      	movs	r3, #2
 8000786:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000788:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800078c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800078e:	2340      	movs	r3, #64	@ 0x40
 8000790:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000792:	2302      	movs	r3, #2
 8000794:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000796:	2302      	movs	r3, #2
 8000798:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800079a:	2304      	movs	r3, #4
 800079c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800079e:	2355      	movs	r3, #85	@ 0x55
 80007a0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007a2:	2302      	movs	r3, #2
 80007a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007a6:	2302      	movs	r3, #2
 80007a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007aa:	2302      	movs	r3, #2
 80007ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ae:	f107 0318 	add.w	r3, r7, #24
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 ffd6 	bl	8001764 <HAL_RCC_OscConfig>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80007be:	f000 f94f 	bl	8000a60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c2:	230f      	movs	r3, #15
 80007c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007c6:	2303      	movs	r3, #3
 80007c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ca:	2300      	movs	r3, #0
 80007cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007ce:	2300      	movs	r3, #0
 80007d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007d2:	2300      	movs	r3, #0
 80007d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007d6:	1d3b      	adds	r3, r7, #4
 80007d8:	2104      	movs	r1, #4
 80007da:	4618      	mov	r0, r3
 80007dc:	f001 fad4 	bl	8001d88 <HAL_RCC_ClockConfig>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007e6:	f000 f93b 	bl	8000a60 <Error_Handler>
  }
}
 80007ea:	bf00      	nop
 80007ec:	3750      	adds	r7, #80	@ 0x50
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
	...

080007f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08e      	sub	sp, #56	@ 0x38
 80007f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000808:	f107 031c 	add.w	r3, r7, #28
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
 8000810:	605a      	str	r2, [r3, #4]
 8000812:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000814:	463b      	mov	r3, r7
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	605a      	str	r2, [r3, #4]
 800081c:	609a      	str	r2, [r3, #8]
 800081e:	60da      	str	r2, [r3, #12]
 8000820:	611a      	str	r2, [r3, #16]
 8000822:	615a      	str	r2, [r3, #20]
 8000824:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000826:	4b3e      	ldr	r3, [pc, #248]	@ (8000920 <MX_TIM2_Init+0x12c>)
 8000828:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800082c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1700-1;
 800082e:	4b3c      	ldr	r3, [pc, #240]	@ (8000920 <MX_TIM2_Init+0x12c>)
 8000830:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 8000834:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000836:	4b3a      	ldr	r3, [pc, #232]	@ (8000920 <MX_TIM2_Init+0x12c>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800083c:	4b38      	ldr	r3, [pc, #224]	@ (8000920 <MX_TIM2_Init+0x12c>)
 800083e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000842:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000844:	4b36      	ldr	r3, [pc, #216]	@ (8000920 <MX_TIM2_Init+0x12c>)
 8000846:	2200      	movs	r2, #0
 8000848:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800084a:	4b35      	ldr	r3, [pc, #212]	@ (8000920 <MX_TIM2_Init+0x12c>)
 800084c:	2200      	movs	r2, #0
 800084e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000850:	4833      	ldr	r0, [pc, #204]	@ (8000920 <MX_TIM2_Init+0x12c>)
 8000852:	f001 fea5 	bl	80025a0 <HAL_TIM_Base_Init>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 800085c:	f000 f900 	bl	8000a60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000860:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000864:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000866:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800086a:	4619      	mov	r1, r3
 800086c:	482c      	ldr	r0, [pc, #176]	@ (8000920 <MX_TIM2_Init+0x12c>)
 800086e:	f002 f963 	bl	8002b38 <HAL_TIM_ConfigClockSource>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000878:	f000 f8f2 	bl	8000a60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800087c:	4828      	ldr	r0, [pc, #160]	@ (8000920 <MX_TIM2_Init+0x12c>)
 800087e:	f001 fee6 	bl	800264e <HAL_TIM_PWM_Init>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000888:	f000 f8ea 	bl	8000a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800088c:	2300      	movs	r3, #0
 800088e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000890:	2300      	movs	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000894:	f107 031c 	add.w	r3, r7, #28
 8000898:	4619      	mov	r1, r3
 800089a:	4821      	ldr	r0, [pc, #132]	@ (8000920 <MX_TIM2_Init+0x12c>)
 800089c:	f002 fe9a 	bl	80035d4 <HAL_TIMEx_MasterConfigSynchronization>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80008a6:	f000 f8db 	bl	8000a60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008aa:	2360      	movs	r3, #96	@ 0x60
 80008ac:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008b2:	2300      	movs	r3, #0
 80008b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008b6:	2300      	movs	r3, #0
 80008b8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008ba:	463b      	mov	r3, r7
 80008bc:	2200      	movs	r2, #0
 80008be:	4619      	mov	r1, r3
 80008c0:	4817      	ldr	r0, [pc, #92]	@ (8000920 <MX_TIM2_Init+0x12c>)
 80008c2:	f002 f825 	bl	8002910 <HAL_TIM_PWM_ConfigChannel>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80008cc:	f000 f8c8 	bl	8000a60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008d0:	463b      	mov	r3, r7
 80008d2:	2204      	movs	r2, #4
 80008d4:	4619      	mov	r1, r3
 80008d6:	4812      	ldr	r0, [pc, #72]	@ (8000920 <MX_TIM2_Init+0x12c>)
 80008d8:	f002 f81a 	bl	8002910 <HAL_TIM_PWM_ConfigChannel>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_TIM2_Init+0xf2>
  {
    Error_Handler();
 80008e2:	f000 f8bd 	bl	8000a60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80008e6:	463b      	mov	r3, r7
 80008e8:	2208      	movs	r2, #8
 80008ea:	4619      	mov	r1, r3
 80008ec:	480c      	ldr	r0, [pc, #48]	@ (8000920 <MX_TIM2_Init+0x12c>)
 80008ee:	f002 f80f 	bl	8002910 <HAL_TIM_PWM_ConfigChannel>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 80008f8:	f000 f8b2 	bl	8000a60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80008fc:	463b      	mov	r3, r7
 80008fe:	220c      	movs	r2, #12
 8000900:	4619      	mov	r1, r3
 8000902:	4807      	ldr	r0, [pc, #28]	@ (8000920 <MX_TIM2_Init+0x12c>)
 8000904:	f002 f804 	bl	8002910 <HAL_TIM_PWM_ConfigChannel>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_TIM2_Init+0x11e>
  {
    Error_Handler();
 800090e:	f000 f8a7 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000912:	4803      	ldr	r0, [pc, #12]	@ (8000920 <MX_TIM2_Init+0x12c>)
 8000914:	f000 f8ec 	bl	8000af0 <HAL_TIM_MspPostInit>

}
 8000918:	bf00      	nop
 800091a:	3738      	adds	r7, #56	@ 0x38
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	20000084 	.word	0x20000084

08000924 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000928:	4b22      	ldr	r3, [pc, #136]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 800092a:	4a23      	ldr	r2, [pc, #140]	@ (80009b8 <MX_USART2_UART_Init+0x94>)
 800092c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 800092e:	4b21      	ldr	r3, [pc, #132]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 8000930:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8000934:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000936:	4b1f      	ldr	r3, [pc, #124]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800093c:	4b1d      	ldr	r3, [pc, #116]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000942:	4b1c      	ldr	r3, [pc, #112]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000948:	4b1a      	ldr	r3, [pc, #104]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 800094a:	220c      	movs	r2, #12
 800094c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094e:	4b19      	ldr	r3, [pc, #100]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 8000950:	2200      	movs	r2, #0
 8000952:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000954:	4b17      	ldr	r3, [pc, #92]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800095a:	4b16      	ldr	r3, [pc, #88]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 800095c:	2200      	movs	r2, #0
 800095e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000960:	4b14      	ldr	r3, [pc, #80]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 8000962:	2200      	movs	r2, #0
 8000964:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000966:	4b13      	ldr	r3, [pc, #76]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 8000968:	2200      	movs	r2, #0
 800096a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800096c:	4811      	ldr	r0, [pc, #68]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 800096e:	f002 feb3 	bl	80036d8 <HAL_UART_Init>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000978:	f000 f872 	bl	8000a60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800097c:	2100      	movs	r1, #0
 800097e:	480d      	ldr	r0, [pc, #52]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 8000980:	f004 f869 	bl	8004a56 <HAL_UARTEx_SetTxFifoThreshold>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800098a:	f000 f869 	bl	8000a60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800098e:	2100      	movs	r1, #0
 8000990:	4808      	ldr	r0, [pc, #32]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 8000992:	f004 f89e 	bl	8004ad2 <HAL_UARTEx_SetRxFifoThreshold>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800099c:	f000 f860 	bl	8000a60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80009a0:	4804      	ldr	r0, [pc, #16]	@ (80009b4 <MX_USART2_UART_Init+0x90>)
 80009a2:	f004 f81f 	bl	80049e4 <HAL_UARTEx_DisableFifoMode>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80009ac:	f000 f858 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	200000d0 	.word	0x200000d0
 80009b8:	40004400 	.word	0x40004400

080009bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b08a      	sub	sp, #40	@ 0x28
 80009c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c2:	f107 0314 	add.w	r3, r7, #20
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	605a      	str	r2, [r3, #4]
 80009cc:	609a      	str	r2, [r3, #8]
 80009ce:	60da      	str	r2, [r3, #12]
 80009d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d2:	4b21      	ldr	r3, [pc, #132]	@ (8000a58 <MX_GPIO_Init+0x9c>)
 80009d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d6:	4a20      	ldr	r2, [pc, #128]	@ (8000a58 <MX_GPIO_Init+0x9c>)
 80009d8:	f043 0304 	orr.w	r3, r3, #4
 80009dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009de:	4b1e      	ldr	r3, [pc, #120]	@ (8000a58 <MX_GPIO_Init+0x9c>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e2:	f003 0304 	and.w	r3, r3, #4
 80009e6:	613b      	str	r3, [r7, #16]
 80009e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <MX_GPIO_Init+0x9c>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	4a1a      	ldr	r2, [pc, #104]	@ (8000a58 <MX_GPIO_Init+0x9c>)
 80009f0:	f043 0320 	orr.w	r3, r3, #32
 80009f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009f6:	4b18      	ldr	r3, [pc, #96]	@ (8000a58 <MX_GPIO_Init+0x9c>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fa:	f003 0320 	and.w	r3, r3, #32
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a02:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <MX_GPIO_Init+0x9c>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a06:	4a14      	ldr	r2, [pc, #80]	@ (8000a58 <MX_GPIO_Init+0x9c>)
 8000a08:	f043 0301 	orr.w	r3, r3, #1
 8000a0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a0e:	4b12      	ldr	r3, [pc, #72]	@ (8000a58 <MX_GPIO_Init+0x9c>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a58 <MX_GPIO_Init+0x9c>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1e:	4a0e      	ldr	r2, [pc, #56]	@ (8000a58 <MX_GPIO_Init+0x9c>)
 8000a20:	f043 0302 	orr.w	r3, r3, #2
 8000a24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a26:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <MX_GPIO_Init+0x9c>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2a:	f003 0302 	and.w	r3, r3, #2
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a38:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a42:	f107 0314 	add.w	r3, r7, #20
 8000a46:	4619      	mov	r1, r3
 8000a48:	4804      	ldr	r0, [pc, #16]	@ (8000a5c <MX_GPIO_Init+0xa0>)
 8000a4a:	f000 fc55 	bl	80012f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a4e:	bf00      	nop
 8000a50:	3728      	adds	r7, #40	@ 0x28
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	40021000 	.word	0x40021000
 8000a5c:	48000800 	.word	0x48000800

08000a60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a64:	b672      	cpsid	i
}
 8000a66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a68:	bf00      	nop
 8000a6a:	e7fd      	b.n	8000a68 <Error_Handler+0x8>

08000a6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a72:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab0 <HAL_MspInit+0x44>)
 8000a74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a76:	4a0e      	ldr	r2, [pc, #56]	@ (8000ab0 <HAL_MspInit+0x44>)
 8000a78:	f043 0301 	orr.w	r3, r3, #1
 8000a7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab0 <HAL_MspInit+0x44>)
 8000a80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a82:	f003 0301 	and.w	r3, r3, #1
 8000a86:	607b      	str	r3, [r7, #4]
 8000a88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8a:	4b09      	ldr	r3, [pc, #36]	@ (8000ab0 <HAL_MspInit+0x44>)
 8000a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a8e:	4a08      	ldr	r2, [pc, #32]	@ (8000ab0 <HAL_MspInit+0x44>)
 8000a90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a94:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a96:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <HAL_MspInit+0x44>)
 8000a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a9e:	603b      	str	r3, [r7, #0]
 8000aa0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000aa2:	f000 fe4f 	bl	8001744 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40021000 	.word	0x40021000

08000ab4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ac4:	d10b      	bne.n	8000ade <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ac6:	4b09      	ldr	r3, [pc, #36]	@ (8000aec <HAL_TIM_Base_MspInit+0x38>)
 8000ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aca:	4a08      	ldr	r2, [pc, #32]	@ (8000aec <HAL_TIM_Base_MspInit+0x38>)
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ad2:	4b06      	ldr	r3, [pc, #24]	@ (8000aec <HAL_TIM_Base_MspInit+0x38>)
 8000ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ad6:	f003 0301 	and.w	r3, r3, #1
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000ade:	bf00      	nop
 8000ae0:	3714      	adds	r7, #20
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	40021000 	.word	0x40021000

08000af0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b08a      	sub	sp, #40	@ 0x28
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af8:	f107 0314 	add.w	r3, r7, #20
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b10:	d14b      	bne.n	8000baa <HAL_TIM_MspPostInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b12:	4b28      	ldr	r3, [pc, #160]	@ (8000bb4 <HAL_TIM_MspPostInit+0xc4>)
 8000b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b16:	4a27      	ldr	r2, [pc, #156]	@ (8000bb4 <HAL_TIM_MspPostInit+0xc4>)
 8000b18:	f043 0301 	orr.w	r3, r3, #1
 8000b1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b1e:	4b25      	ldr	r3, [pc, #148]	@ (8000bb4 <HAL_TIM_MspPostInit+0xc4>)
 8000b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b22:	f003 0301 	and.w	r3, r3, #1
 8000b26:	613b      	str	r3, [r7, #16]
 8000b28:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b2a:	4b22      	ldr	r3, [pc, #136]	@ (8000bb4 <HAL_TIM_MspPostInit+0xc4>)
 8000b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2e:	4a21      	ldr	r2, [pc, #132]	@ (8000bb4 <HAL_TIM_MspPostInit+0xc4>)
 8000b30:	f043 0302 	orr.w	r3, r3, #2
 8000b34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b36:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb4 <HAL_TIM_MspPostInit+0xc4>)
 8000b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3a:	f003 0302 	and.w	r3, r3, #2
 8000b3e:	60fb      	str	r3, [r7, #12]
 8000b40:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    PA10     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b42:	2303      	movs	r3, #3
 8000b44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b46:	2302      	movs	r3, #2
 8000b48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b52:	2301      	movs	r3, #1
 8000b54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b56:	f107 0314 	add.w	r3, r7, #20
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b60:	f000 fbca 	bl	80012f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b72:	2300      	movs	r3, #0
 8000b74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b76:	2301      	movs	r3, #1
 8000b78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b7a:	f107 0314 	add.w	r3, r7, #20
 8000b7e:	4619      	mov	r1, r3
 8000b80:	480d      	ldr	r0, [pc, #52]	@ (8000bb8 <HAL_TIM_MspPostInit+0xc8>)
 8000b82:	f000 fbb9 	bl	80012f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b90:	2300      	movs	r3, #0
 8000b92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b94:	2300      	movs	r3, #0
 8000b96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8000b98:	230a      	movs	r3, #10
 8000b9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ba6:	f000 fba7 	bl	80012f8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000baa:	bf00      	nop
 8000bac:	3728      	adds	r7, #40	@ 0x28
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40021000 	.word	0x40021000
 8000bb8:	48000400 	.word	0x48000400

08000bbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b09a      	sub	sp, #104	@ 0x68
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000bc8:	2200      	movs	r2, #0
 8000bca:	601a      	str	r2, [r3, #0]
 8000bcc:	605a      	str	r2, [r3, #4]
 8000bce:	609a      	str	r2, [r3, #8]
 8000bd0:	60da      	str	r2, [r3, #12]
 8000bd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bd4:	f107 0310 	add.w	r3, r7, #16
 8000bd8:	2244      	movs	r2, #68	@ 0x44
 8000bda:	2100      	movs	r1, #0
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f004 fa0f 	bl	8005000 <memset>
  if(huart->Instance==USART2)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a23      	ldr	r2, [pc, #140]	@ (8000c74 <HAL_UART_MspInit+0xb8>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d13e      	bne.n	8000c6a <HAL_UART_MspInit+0xae>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000bec:	2302      	movs	r3, #2
 8000bee:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bf4:	f107 0310 	add.w	r3, r7, #16
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f001 fae1 	bl	80021c0 <HAL_RCCEx_PeriphCLKConfig>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c04:	f7ff ff2c 	bl	8000a60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c08:	4b1b      	ldr	r3, [pc, #108]	@ (8000c78 <HAL_UART_MspInit+0xbc>)
 8000c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c0c:	4a1a      	ldr	r2, [pc, #104]	@ (8000c78 <HAL_UART_MspInit+0xbc>)
 8000c0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c12:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c14:	4b18      	ldr	r3, [pc, #96]	@ (8000c78 <HAL_UART_MspInit+0xbc>)
 8000c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c1c:	60fb      	str	r3, [r7, #12]
 8000c1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c20:	4b15      	ldr	r3, [pc, #84]	@ (8000c78 <HAL_UART_MspInit+0xbc>)
 8000c22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c24:	4a14      	ldr	r2, [pc, #80]	@ (8000c78 <HAL_UART_MspInit+0xbc>)
 8000c26:	f043 0301 	orr.w	r3, r3, #1
 8000c2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c2c:	4b12      	ldr	r3, [pc, #72]	@ (8000c78 <HAL_UART_MspInit+0xbc>)
 8000c2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c30:	f003 0301 	and.w	r3, r3, #1
 8000c34:	60bb      	str	r3, [r7, #8]
 8000c36:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c38:	230c      	movs	r3, #12
 8000c3a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c44:	2300      	movs	r3, #0
 8000c46:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c48:	2307      	movs	r3, #7
 8000c4a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000c50:	4619      	mov	r1, r3
 8000c52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c56:	f000 fb4f 	bl	80012f8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	2026      	movs	r0, #38	@ 0x26
 8000c60:	f000 fa55 	bl	800110e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c64:	2026      	movs	r0, #38	@ 0x26
 8000c66:	f000 fa6c 	bl	8001142 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c6a:	bf00      	nop
 8000c6c:	3768      	adds	r7, #104	@ 0x68
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40004400 	.word	0x40004400
 8000c78:	40021000 	.word	0x40021000

08000c7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c80:	bf00      	nop
 8000c82:	e7fd      	b.n	8000c80 <NMI_Handler+0x4>

08000c84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c88:	bf00      	nop
 8000c8a:	e7fd      	b.n	8000c88 <HardFault_Handler+0x4>

08000c8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c90:	bf00      	nop
 8000c92:	e7fd      	b.n	8000c90 <MemManage_Handler+0x4>

08000c94 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c98:	bf00      	nop
 8000c9a:	e7fd      	b.n	8000c98 <BusFault_Handler+0x4>

08000c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ca0:	bf00      	nop
 8000ca2:	e7fd      	b.n	8000ca0 <UsageFault_Handler+0x4>

08000ca4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr

08000cb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cb6:	bf00      	nop
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr

08000cc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr

08000cce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cd2:	f000 f923 	bl	8000f1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
	...

08000cdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ce0:	4802      	ldr	r0, [pc, #8]	@ (8000cec <USART2_IRQHandler+0x10>)
 8000ce2:	f002 fdd7 	bl	8003894 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	200000d0 	.word	0x200000d0

08000cf0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	60f8      	str	r0, [r7, #12]
 8000cf8:	60b9      	str	r1, [r7, #8]
 8000cfa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	617b      	str	r3, [r7, #20]
 8000d00:	e00a      	b.n	8000d18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d02:	f3af 8000 	nop.w
 8000d06:	4601      	mov	r1, r0
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	1c5a      	adds	r2, r3, #1
 8000d0c:	60ba      	str	r2, [r7, #8]
 8000d0e:	b2ca      	uxtb	r2, r1
 8000d10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	3301      	adds	r3, #1
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	697a      	ldr	r2, [r7, #20]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	dbf0      	blt.n	8000d02 <_read+0x12>
  }

  return len;
 8000d20:	687b      	ldr	r3, [r7, #4]
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3718      	adds	r7, #24
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000d2a:	b480      	push	{r7}
 8000d2c:	b083      	sub	sp, #12
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	370c      	adds	r7, #12
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr

08000d42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d42:	b480      	push	{r7}
 8000d44:	b083      	sub	sp, #12
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
 8000d4a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d52:	605a      	str	r2, [r3, #4]
  return 0;
 8000d54:	2300      	movs	r3, #0
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr

08000d62 <_isatty>:

int _isatty(int file)
{
 8000d62:	b480      	push	{r7}
 8000d64:	b083      	sub	sp, #12
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d6a:	2301      	movs	r3, #1
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b085      	sub	sp, #20
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	60f8      	str	r0, [r7, #12]
 8000d80:	60b9      	str	r1, [r7, #8]
 8000d82:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3714      	adds	r7, #20
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
	...

08000d94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b086      	sub	sp, #24
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d9c:	4a14      	ldr	r2, [pc, #80]	@ (8000df0 <_sbrk+0x5c>)
 8000d9e:	4b15      	ldr	r3, [pc, #84]	@ (8000df4 <_sbrk+0x60>)
 8000da0:	1ad3      	subs	r3, r2, r3
 8000da2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000da8:	4b13      	ldr	r3, [pc, #76]	@ (8000df8 <_sbrk+0x64>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d102      	bne.n	8000db6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000db0:	4b11      	ldr	r3, [pc, #68]	@ (8000df8 <_sbrk+0x64>)
 8000db2:	4a12      	ldr	r2, [pc, #72]	@ (8000dfc <_sbrk+0x68>)
 8000db4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000db6:	4b10      	ldr	r3, [pc, #64]	@ (8000df8 <_sbrk+0x64>)
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d207      	bcs.n	8000dd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dc4:	f004 f96a 	bl	800509c <__errno>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	220c      	movs	r2, #12
 8000dcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dd2:	e009      	b.n	8000de8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dd4:	4b08      	ldr	r3, [pc, #32]	@ (8000df8 <_sbrk+0x64>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dda:	4b07      	ldr	r3, [pc, #28]	@ (8000df8 <_sbrk+0x64>)
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4413      	add	r3, r2
 8000de2:	4a05      	ldr	r2, [pc, #20]	@ (8000df8 <_sbrk+0x64>)
 8000de4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000de6:	68fb      	ldr	r3, [r7, #12]
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3718      	adds	r7, #24
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	20008000 	.word	0x20008000
 8000df4:	00000400 	.word	0x00000400
 8000df8:	20000164 	.word	0x20000164
 8000dfc:	200002b8 	.word	0x200002b8

08000e00 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e04:	4b06      	ldr	r3, [pc, #24]	@ (8000e20 <SystemInit+0x20>)
 8000e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e0a:	4a05      	ldr	r2, [pc, #20]	@ (8000e20 <SystemInit+0x20>)
 8000e0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	e000ed00 	.word	0xe000ed00

08000e24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e24:	480d      	ldr	r0, [pc, #52]	@ (8000e5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e26:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e28:	f7ff ffea 	bl	8000e00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e2c:	480c      	ldr	r0, [pc, #48]	@ (8000e60 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e2e:	490d      	ldr	r1, [pc, #52]	@ (8000e64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e30:	4a0d      	ldr	r2, [pc, #52]	@ (8000e68 <LoopForever+0xe>)
  movs r3, #0
 8000e32:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000e34:	e002      	b.n	8000e3c <LoopCopyDataInit>

08000e36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e3a:	3304      	adds	r3, #4

08000e3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e40:	d3f9      	bcc.n	8000e36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e42:	4a0a      	ldr	r2, [pc, #40]	@ (8000e6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e44:	4c0a      	ldr	r4, [pc, #40]	@ (8000e70 <LoopForever+0x16>)
  movs r3, #0
 8000e46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e48:	e001      	b.n	8000e4e <LoopFillZerobss>

08000e4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e4c:	3204      	adds	r2, #4

08000e4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e50:	d3fb      	bcc.n	8000e4a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000e52:	f004 f929 	bl	80050a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e56:	f7ff fbef 	bl	8000638 <main>

08000e5a <LoopForever>:

LoopForever:
    b LoopForever
 8000e5a:	e7fe      	b.n	8000e5a <LoopForever>
  ldr   r0, =_estack
 8000e5c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000e60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e64:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e68:	08005c14 	.word	0x08005c14
  ldr r2, =_sbss
 8000e6c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e70:	200002b8 	.word	0x200002b8

08000e74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e74:	e7fe      	b.n	8000e74 <ADC1_2_IRQHandler>

08000e76 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b082      	sub	sp, #8
 8000e7a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e80:	2003      	movs	r0, #3
 8000e82:	f000 f939 	bl	80010f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e86:	2000      	movs	r0, #0
 8000e88:	f000 f80e 	bl	8000ea8 <HAL_InitTick>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d002      	beq.n	8000e98 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	71fb      	strb	r3, [r7, #7]
 8000e96:	e001      	b.n	8000e9c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e98:	f7ff fde8 	bl	8000a6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e9c:	79fb      	ldrb	r3, [r7, #7]

}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
	...

08000ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000eb4:	4b16      	ldr	r3, [pc, #88]	@ (8000f10 <HAL_InitTick+0x68>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d022      	beq.n	8000f02 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ebc:	4b15      	ldr	r3, [pc, #84]	@ (8000f14 <HAL_InitTick+0x6c>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	4b13      	ldr	r3, [pc, #76]	@ (8000f10 <HAL_InitTick+0x68>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ec8:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 f944 	bl	800115e <HAL_SYSTICK_Config>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d10f      	bne.n	8000efc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2b0f      	cmp	r3, #15
 8000ee0:	d809      	bhi.n	8000ef6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	6879      	ldr	r1, [r7, #4]
 8000ee6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000eea:	f000 f910 	bl	800110e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eee:	4a0a      	ldr	r2, [pc, #40]	@ (8000f18 <HAL_InitTick+0x70>)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6013      	str	r3, [r2, #0]
 8000ef4:	e007      	b.n	8000f06 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	73fb      	strb	r3, [r7, #15]
 8000efa:	e004      	b.n	8000f06 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000efc:	2301      	movs	r3, #1
 8000efe:	73fb      	strb	r3, [r7, #15]
 8000f00:	e001      	b.n	8000f06 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
 8000f04:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3710      	adds	r7, #16
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20000008 	.word	0x20000008
 8000f14:	20000000 	.word	0x20000000
 8000f18:	20000004 	.word	0x20000004

08000f1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f20:	4b05      	ldr	r3, [pc, #20]	@ (8000f38 <HAL_IncTick+0x1c>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	4b05      	ldr	r3, [pc, #20]	@ (8000f3c <HAL_IncTick+0x20>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4413      	add	r3, r2
 8000f2a:	4a03      	ldr	r2, [pc, #12]	@ (8000f38 <HAL_IncTick+0x1c>)
 8000f2c:	6013      	str	r3, [r2, #0]
}
 8000f2e:	bf00      	nop
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr
 8000f38:	20000168 	.word	0x20000168
 8000f3c:	20000008 	.word	0x20000008

08000f40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return uwTick;
 8000f44:	4b03      	ldr	r3, [pc, #12]	@ (8000f54 <HAL_GetTick+0x14>)
 8000f46:	681b      	ldr	r3, [r3, #0]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	20000168 	.word	0x20000168

08000f58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f68:	4b0c      	ldr	r3, [pc, #48]	@ (8000f9c <__NVIC_SetPriorityGrouping+0x44>)
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f6e:	68ba      	ldr	r2, [r7, #8]
 8000f70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f74:	4013      	ands	r3, r2
 8000f76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f8a:	4a04      	ldr	r2, [pc, #16]	@ (8000f9c <__NVIC_SetPriorityGrouping+0x44>)
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	60d3      	str	r3, [r2, #12]
}
 8000f90:	bf00      	nop
 8000f92:	3714      	adds	r7, #20
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr
 8000f9c:	e000ed00 	.word	0xe000ed00

08000fa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fa4:	4b04      	ldr	r3, [pc, #16]	@ (8000fb8 <__NVIC_GetPriorityGrouping+0x18>)
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	0a1b      	lsrs	r3, r3, #8
 8000faa:	f003 0307 	and.w	r3, r3, #7
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	e000ed00 	.word	0xe000ed00

08000fbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	db0b      	blt.n	8000fe6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	f003 021f 	and.w	r2, r3, #31
 8000fd4:	4907      	ldr	r1, [pc, #28]	@ (8000ff4 <__NVIC_EnableIRQ+0x38>)
 8000fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fda:	095b      	lsrs	r3, r3, #5
 8000fdc:	2001      	movs	r0, #1
 8000fde:	fa00 f202 	lsl.w	r2, r0, r2
 8000fe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fe6:	bf00      	nop
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	e000e100 	.word	0xe000e100

08000ff8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	6039      	str	r1, [r7, #0]
 8001002:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001004:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001008:	2b00      	cmp	r3, #0
 800100a:	db0a      	blt.n	8001022 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	b2da      	uxtb	r2, r3
 8001010:	490c      	ldr	r1, [pc, #48]	@ (8001044 <__NVIC_SetPriority+0x4c>)
 8001012:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001016:	0112      	lsls	r2, r2, #4
 8001018:	b2d2      	uxtb	r2, r2
 800101a:	440b      	add	r3, r1
 800101c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001020:	e00a      	b.n	8001038 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	b2da      	uxtb	r2, r3
 8001026:	4908      	ldr	r1, [pc, #32]	@ (8001048 <__NVIC_SetPriority+0x50>)
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	f003 030f 	and.w	r3, r3, #15
 800102e:	3b04      	subs	r3, #4
 8001030:	0112      	lsls	r2, r2, #4
 8001032:	b2d2      	uxtb	r2, r2
 8001034:	440b      	add	r3, r1
 8001036:	761a      	strb	r2, [r3, #24]
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	e000e100 	.word	0xe000e100
 8001048:	e000ed00 	.word	0xe000ed00

0800104c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800104c:	b480      	push	{r7}
 800104e:	b089      	sub	sp, #36	@ 0x24
 8001050:	af00      	add	r7, sp, #0
 8001052:	60f8      	str	r0, [r7, #12]
 8001054:	60b9      	str	r1, [r7, #8]
 8001056:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	f003 0307 	and.w	r3, r3, #7
 800105e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	f1c3 0307 	rsb	r3, r3, #7
 8001066:	2b04      	cmp	r3, #4
 8001068:	bf28      	it	cs
 800106a:	2304      	movcs	r3, #4
 800106c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	3304      	adds	r3, #4
 8001072:	2b06      	cmp	r3, #6
 8001074:	d902      	bls.n	800107c <NVIC_EncodePriority+0x30>
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	3b03      	subs	r3, #3
 800107a:	e000      	b.n	800107e <NVIC_EncodePriority+0x32>
 800107c:	2300      	movs	r3, #0
 800107e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001080:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	43da      	mvns	r2, r3
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	401a      	ands	r2, r3
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001094:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	fa01 f303 	lsl.w	r3, r1, r3
 800109e:	43d9      	mvns	r1, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a4:	4313      	orrs	r3, r2
         );
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3724      	adds	r7, #36	@ 0x24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
	...

080010b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	3b01      	subs	r3, #1
 80010c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010c4:	d301      	bcc.n	80010ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010c6:	2301      	movs	r3, #1
 80010c8:	e00f      	b.n	80010ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010ca:	4a0a      	ldr	r2, [pc, #40]	@ (80010f4 <SysTick_Config+0x40>)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010d2:	210f      	movs	r1, #15
 80010d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010d8:	f7ff ff8e 	bl	8000ff8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010dc:	4b05      	ldr	r3, [pc, #20]	@ (80010f4 <SysTick_Config+0x40>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010e2:	4b04      	ldr	r3, [pc, #16]	@ (80010f4 <SysTick_Config+0x40>)
 80010e4:	2207      	movs	r2, #7
 80010e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010e8:	2300      	movs	r3, #0
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	e000e010 	.word	0xe000e010

080010f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f7ff ff29 	bl	8000f58 <__NVIC_SetPriorityGrouping>
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	b086      	sub	sp, #24
 8001112:	af00      	add	r7, sp, #0
 8001114:	4603      	mov	r3, r0
 8001116:	60b9      	str	r1, [r7, #8]
 8001118:	607a      	str	r2, [r7, #4]
 800111a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800111c:	f7ff ff40 	bl	8000fa0 <__NVIC_GetPriorityGrouping>
 8001120:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	68b9      	ldr	r1, [r7, #8]
 8001126:	6978      	ldr	r0, [r7, #20]
 8001128:	f7ff ff90 	bl	800104c <NVIC_EncodePriority>
 800112c:	4602      	mov	r2, r0
 800112e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001132:	4611      	mov	r1, r2
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff ff5f 	bl	8000ff8 <__NVIC_SetPriority>
}
 800113a:	bf00      	nop
 800113c:	3718      	adds	r7, #24
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	b082      	sub	sp, #8
 8001146:	af00      	add	r7, sp, #0
 8001148:	4603      	mov	r3, r0
 800114a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800114c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff ff33 	bl	8000fbc <__NVIC_EnableIRQ>
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	b082      	sub	sp, #8
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f7ff ffa4 	bl	80010b4 <SysTick_Config>
 800116c:	4603      	mov	r3, r0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001176:	b480      	push	{r7}
 8001178:	b085      	sub	sp, #20
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800117e:	2300      	movs	r3, #0
 8001180:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001188:	b2db      	uxtb	r3, r3
 800118a:	2b02      	cmp	r3, #2
 800118c:	d005      	beq.n	800119a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2204      	movs	r2, #4
 8001192:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	73fb      	strb	r3, [r7, #15]
 8001198:	e037      	b.n	800120a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f022 020e 	bic.w	r2, r2, #14
 80011a8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80011b8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f022 0201 	bic.w	r2, r2, #1
 80011c8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ce:	f003 021f 	and.w	r2, r3, #31
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d6:	2101      	movs	r1, #1
 80011d8:	fa01 f202 	lsl.w	r2, r1, r2
 80011dc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80011e6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d00c      	beq.n	800120a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80011fe:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001204:	687a      	ldr	r2, [r7, #4]
 8001206:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001208:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2201      	movs	r2, #1
 800120e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2200      	movs	r2, #0
 8001216:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800121a:	7bfb      	ldrb	r3, [r7, #15]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3714      	adds	r7, #20
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001230:	2300      	movs	r3, #0
 8001232:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800123a:	b2db      	uxtb	r3, r3
 800123c:	2b02      	cmp	r3, #2
 800123e:	d00d      	beq.n	800125c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2204      	movs	r2, #4
 8001244:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2201      	movs	r2, #1
 800124a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2200      	movs	r2, #0
 8001252:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	73fb      	strb	r3, [r7, #15]
 800125a:	e047      	b.n	80012ec <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f022 020e 	bic.w	r2, r2, #14
 800126a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f022 0201 	bic.w	r2, r2, #1
 800127a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001286:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800128a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001290:	f003 021f 	and.w	r2, r3, #31
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001298:	2101      	movs	r1, #1
 800129a:	fa01 f202 	lsl.w	r2, r1, r2
 800129e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80012a8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d00c      	beq.n	80012cc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80012c0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80012ca:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2201      	movs	r2, #1
 80012d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2200      	movs	r2, #0
 80012d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d003      	beq.n	80012ec <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	4798      	blx	r3
    }
  }
  return status;
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
	...

080012f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b087      	sub	sp, #28
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001302:	2300      	movs	r3, #0
 8001304:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001306:	e15a      	b.n	80015be <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	2101      	movs	r1, #1
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	fa01 f303 	lsl.w	r3, r1, r3
 8001314:	4013      	ands	r3, r2
 8001316:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	2b00      	cmp	r3, #0
 800131c:	f000 814c 	beq.w	80015b8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f003 0303 	and.w	r3, r3, #3
 8001328:	2b01      	cmp	r3, #1
 800132a:	d005      	beq.n	8001338 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001334:	2b02      	cmp	r3, #2
 8001336:	d130      	bne.n	800139a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	2203      	movs	r2, #3
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	43db      	mvns	r3, r3
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	4013      	ands	r3, r2
 800134e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	68da      	ldr	r2, [r3, #12]
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	fa02 f303 	lsl.w	r3, r2, r3
 800135c:	693a      	ldr	r2, [r7, #16]
 800135e:	4313      	orrs	r3, r2
 8001360:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	693a      	ldr	r2, [r7, #16]
 8001366:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800136e:	2201      	movs	r2, #1
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	fa02 f303 	lsl.w	r3, r2, r3
 8001376:	43db      	mvns	r3, r3
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	4013      	ands	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	091b      	lsrs	r3, r3, #4
 8001384:	f003 0201 	and.w	r2, r3, #1
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	4313      	orrs	r3, r2
 8001392:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f003 0303 	and.w	r3, r3, #3
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d017      	beq.n	80013d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	68db      	ldr	r3, [r3, #12]
 80013aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	2203      	movs	r2, #3
 80013b2:	fa02 f303 	lsl.w	r3, r2, r3
 80013b6:	43db      	mvns	r3, r3
 80013b8:	693a      	ldr	r2, [r7, #16]
 80013ba:	4013      	ands	r3, r2
 80013bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	689a      	ldr	r2, [r3, #8]
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f003 0303 	and.w	r3, r3, #3
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d123      	bne.n	800142a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	08da      	lsrs	r2, r3, #3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	3208      	adds	r2, #8
 80013ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	220f      	movs	r2, #15
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	43db      	mvns	r3, r3
 8001400:	693a      	ldr	r2, [r7, #16]
 8001402:	4013      	ands	r3, r2
 8001404:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	691a      	ldr	r2, [r3, #16]
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	f003 0307 	and.w	r3, r3, #7
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
 8001416:	693a      	ldr	r2, [r7, #16]
 8001418:	4313      	orrs	r3, r2
 800141a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	08da      	lsrs	r2, r3, #3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	3208      	adds	r2, #8
 8001424:	6939      	ldr	r1, [r7, #16]
 8001426:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	2203      	movs	r2, #3
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43db      	mvns	r3, r3
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	4013      	ands	r3, r2
 8001440:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	f003 0203 	and.w	r2, r3, #3
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	693a      	ldr	r2, [r7, #16]
 8001454:	4313      	orrs	r3, r2
 8001456:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	693a      	ldr	r2, [r7, #16]
 800145c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001466:	2b00      	cmp	r3, #0
 8001468:	f000 80a6 	beq.w	80015b8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800146c:	4b5b      	ldr	r3, [pc, #364]	@ (80015dc <HAL_GPIO_Init+0x2e4>)
 800146e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001470:	4a5a      	ldr	r2, [pc, #360]	@ (80015dc <HAL_GPIO_Init+0x2e4>)
 8001472:	f043 0301 	orr.w	r3, r3, #1
 8001476:	6613      	str	r3, [r2, #96]	@ 0x60
 8001478:	4b58      	ldr	r3, [pc, #352]	@ (80015dc <HAL_GPIO_Init+0x2e4>)
 800147a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800147c:	f003 0301 	and.w	r3, r3, #1
 8001480:	60bb      	str	r3, [r7, #8]
 8001482:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001484:	4a56      	ldr	r2, [pc, #344]	@ (80015e0 <HAL_GPIO_Init+0x2e8>)
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	089b      	lsrs	r3, r3, #2
 800148a:	3302      	adds	r3, #2
 800148c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001490:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	f003 0303 	and.w	r3, r3, #3
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	220f      	movs	r2, #15
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	43db      	mvns	r3, r3
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	4013      	ands	r3, r2
 80014a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80014ae:	d01f      	beq.n	80014f0 <HAL_GPIO_Init+0x1f8>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a4c      	ldr	r2, [pc, #304]	@ (80015e4 <HAL_GPIO_Init+0x2ec>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d019      	beq.n	80014ec <HAL_GPIO_Init+0x1f4>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	4a4b      	ldr	r2, [pc, #300]	@ (80015e8 <HAL_GPIO_Init+0x2f0>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d013      	beq.n	80014e8 <HAL_GPIO_Init+0x1f0>
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	4a4a      	ldr	r2, [pc, #296]	@ (80015ec <HAL_GPIO_Init+0x2f4>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d00d      	beq.n	80014e4 <HAL_GPIO_Init+0x1ec>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	4a49      	ldr	r2, [pc, #292]	@ (80015f0 <HAL_GPIO_Init+0x2f8>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d007      	beq.n	80014e0 <HAL_GPIO_Init+0x1e8>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	4a48      	ldr	r2, [pc, #288]	@ (80015f4 <HAL_GPIO_Init+0x2fc>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d101      	bne.n	80014dc <HAL_GPIO_Init+0x1e4>
 80014d8:	2305      	movs	r3, #5
 80014da:	e00a      	b.n	80014f2 <HAL_GPIO_Init+0x1fa>
 80014dc:	2306      	movs	r3, #6
 80014de:	e008      	b.n	80014f2 <HAL_GPIO_Init+0x1fa>
 80014e0:	2304      	movs	r3, #4
 80014e2:	e006      	b.n	80014f2 <HAL_GPIO_Init+0x1fa>
 80014e4:	2303      	movs	r3, #3
 80014e6:	e004      	b.n	80014f2 <HAL_GPIO_Init+0x1fa>
 80014e8:	2302      	movs	r3, #2
 80014ea:	e002      	b.n	80014f2 <HAL_GPIO_Init+0x1fa>
 80014ec:	2301      	movs	r3, #1
 80014ee:	e000      	b.n	80014f2 <HAL_GPIO_Init+0x1fa>
 80014f0:	2300      	movs	r3, #0
 80014f2:	697a      	ldr	r2, [r7, #20]
 80014f4:	f002 0203 	and.w	r2, r2, #3
 80014f8:	0092      	lsls	r2, r2, #2
 80014fa:	4093      	lsls	r3, r2
 80014fc:	693a      	ldr	r2, [r7, #16]
 80014fe:	4313      	orrs	r3, r2
 8001500:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001502:	4937      	ldr	r1, [pc, #220]	@ (80015e0 <HAL_GPIO_Init+0x2e8>)
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	089b      	lsrs	r3, r3, #2
 8001508:	3302      	adds	r3, #2
 800150a:	693a      	ldr	r2, [r7, #16]
 800150c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001510:	4b39      	ldr	r3, [pc, #228]	@ (80015f8 <HAL_GPIO_Init+0x300>)
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	43db      	mvns	r3, r3
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	4013      	ands	r3, r2
 800151e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001528:	2b00      	cmp	r3, #0
 800152a:	d003      	beq.n	8001534 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800152c:	693a      	ldr	r2, [r7, #16]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	4313      	orrs	r3, r2
 8001532:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001534:	4a30      	ldr	r2, [pc, #192]	@ (80015f8 <HAL_GPIO_Init+0x300>)
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800153a:	4b2f      	ldr	r3, [pc, #188]	@ (80015f8 <HAL_GPIO_Init+0x300>)
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	43db      	mvns	r3, r3
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	4013      	ands	r3, r2
 8001548:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d003      	beq.n	800155e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	4313      	orrs	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800155e:	4a26      	ldr	r2, [pc, #152]	@ (80015f8 <HAL_GPIO_Init+0x300>)
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001564:	4b24      	ldr	r3, [pc, #144]	@ (80015f8 <HAL_GPIO_Init+0x300>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	43db      	mvns	r3, r3
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	4013      	ands	r3, r2
 8001572:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d003      	beq.n	8001588 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001580:	693a      	ldr	r2, [r7, #16]
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	4313      	orrs	r3, r2
 8001586:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001588:	4a1b      	ldr	r2, [pc, #108]	@ (80015f8 <HAL_GPIO_Init+0x300>)
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800158e:	4b1a      	ldr	r3, [pc, #104]	@ (80015f8 <HAL_GPIO_Init+0x300>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	43db      	mvns	r3, r3
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	4013      	ands	r3, r2
 800159c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80015aa:	693a      	ldr	r2, [r7, #16]
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015b2:	4a11      	ldr	r2, [pc, #68]	@ (80015f8 <HAL_GPIO_Init+0x300>)
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	3301      	adds	r3, #1
 80015bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	fa22 f303 	lsr.w	r3, r2, r3
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	f47f ae9d 	bne.w	8001308 <HAL_GPIO_Init+0x10>
  }
}
 80015ce:	bf00      	nop
 80015d0:	bf00      	nop
 80015d2:	371c      	adds	r7, #28
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	40021000 	.word	0x40021000
 80015e0:	40010000 	.word	0x40010000
 80015e4:	48000400 	.word	0x48000400
 80015e8:	48000800 	.word	0x48000800
 80015ec:	48000c00 	.word	0x48000c00
 80015f0:	48001000 	.word	0x48001000
 80015f4:	48001400 	.word	0x48001400
 80015f8:	40010400 	.word	0x40010400

080015fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d141      	bne.n	800168e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800160a:	4b4b      	ldr	r3, [pc, #300]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001612:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001616:	d131      	bne.n	800167c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001618:	4b47      	ldr	r3, [pc, #284]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800161a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800161e:	4a46      	ldr	r2, [pc, #280]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001620:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001624:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001628:	4b43      	ldr	r3, [pc, #268]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001630:	4a41      	ldr	r2, [pc, #260]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001632:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001636:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001638:	4b40      	ldr	r3, [pc, #256]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2232      	movs	r2, #50	@ 0x32
 800163e:	fb02 f303 	mul.w	r3, r2, r3
 8001642:	4a3f      	ldr	r2, [pc, #252]	@ (8001740 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001644:	fba2 2303 	umull	r2, r3, r2, r3
 8001648:	0c9b      	lsrs	r3, r3, #18
 800164a:	3301      	adds	r3, #1
 800164c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800164e:	e002      	b.n	8001656 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	3b01      	subs	r3, #1
 8001654:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001656:	4b38      	ldr	r3, [pc, #224]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001658:	695b      	ldr	r3, [r3, #20]
 800165a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800165e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001662:	d102      	bne.n	800166a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d1f2      	bne.n	8001650 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800166a:	4b33      	ldr	r3, [pc, #204]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800166c:	695b      	ldr	r3, [r3, #20]
 800166e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001672:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001676:	d158      	bne.n	800172a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e057      	b.n	800172c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800167c:	4b2e      	ldr	r3, [pc, #184]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800167e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001682:	4a2d      	ldr	r2, [pc, #180]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001684:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001688:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800168c:	e04d      	b.n	800172a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001694:	d141      	bne.n	800171a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001696:	4b28      	ldr	r3, [pc, #160]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800169e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016a2:	d131      	bne.n	8001708 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80016a4:	4b24      	ldr	r3, [pc, #144]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016aa:	4a23      	ldr	r2, [pc, #140]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80016b4:	4b20      	ldr	r3, [pc, #128]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80016bc:	4a1e      	ldr	r2, [pc, #120]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80016c4:	4b1d      	ldr	r3, [pc, #116]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2232      	movs	r2, #50	@ 0x32
 80016ca:	fb02 f303 	mul.w	r3, r2, r3
 80016ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001740 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80016d0:	fba2 2303 	umull	r2, r3, r2, r3
 80016d4:	0c9b      	lsrs	r3, r3, #18
 80016d6:	3301      	adds	r3, #1
 80016d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016da:	e002      	b.n	80016e2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	3b01      	subs	r3, #1
 80016e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016e2:	4b15      	ldr	r3, [pc, #84]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016e4:	695b      	ldr	r3, [r3, #20]
 80016e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016ee:	d102      	bne.n	80016f6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1f2      	bne.n	80016dc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016f6:	4b10      	ldr	r3, [pc, #64]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016f8:	695b      	ldr	r3, [r3, #20]
 80016fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001702:	d112      	bne.n	800172a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001704:	2303      	movs	r3, #3
 8001706:	e011      	b.n	800172c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001708:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800170a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800170e:	4a0a      	ldr	r2, [pc, #40]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001710:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001714:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001718:	e007      	b.n	800172a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800171a:	4b07      	ldr	r3, [pc, #28]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001722:	4a05      	ldr	r2, [pc, #20]	@ (8001738 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001724:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001728:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800172a:	2300      	movs	r3, #0
}
 800172c:	4618      	mov	r0, r3
 800172e:	3714      	adds	r7, #20
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	40007000 	.word	0x40007000
 800173c:	20000000 	.word	0x20000000
 8001740:	431bde83 	.word	0x431bde83

08001744 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001748:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	4a04      	ldr	r2, [pc, #16]	@ (8001760 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800174e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001752:	6093      	str	r3, [r2, #8]
}
 8001754:	bf00      	nop
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	40007000 	.word	0x40007000

08001764 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b088      	sub	sp, #32
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d101      	bne.n	8001776 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e2fe      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	2b00      	cmp	r3, #0
 8001780:	d075      	beq.n	800186e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001782:	4b97      	ldr	r3, [pc, #604]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	f003 030c 	and.w	r3, r3, #12
 800178a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800178c:	4b94      	ldr	r3, [pc, #592]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	f003 0303 	and.w	r3, r3, #3
 8001794:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	2b0c      	cmp	r3, #12
 800179a:	d102      	bne.n	80017a2 <HAL_RCC_OscConfig+0x3e>
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	2b03      	cmp	r3, #3
 80017a0:	d002      	beq.n	80017a8 <HAL_RCC_OscConfig+0x44>
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	2b08      	cmp	r3, #8
 80017a6:	d10b      	bne.n	80017c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a8:	4b8d      	ldr	r3, [pc, #564]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d05b      	beq.n	800186c <HAL_RCC_OscConfig+0x108>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d157      	bne.n	800186c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80017bc:	2301      	movs	r3, #1
 80017be:	e2d9      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017c8:	d106      	bne.n	80017d8 <HAL_RCC_OscConfig+0x74>
 80017ca:	4b85      	ldr	r3, [pc, #532]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a84      	ldr	r2, [pc, #528]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80017d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	e01d      	b.n	8001814 <HAL_RCC_OscConfig+0xb0>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017e0:	d10c      	bne.n	80017fc <HAL_RCC_OscConfig+0x98>
 80017e2:	4b7f      	ldr	r3, [pc, #508]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a7e      	ldr	r2, [pc, #504]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80017e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017ec:	6013      	str	r3, [r2, #0]
 80017ee:	4b7c      	ldr	r3, [pc, #496]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a7b      	ldr	r2, [pc, #492]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80017f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017f8:	6013      	str	r3, [r2, #0]
 80017fa:	e00b      	b.n	8001814 <HAL_RCC_OscConfig+0xb0>
 80017fc:	4b78      	ldr	r3, [pc, #480]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a77      	ldr	r2, [pc, #476]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 8001802:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001806:	6013      	str	r3, [r2, #0]
 8001808:	4b75      	ldr	r3, [pc, #468]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a74      	ldr	r2, [pc, #464]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 800180e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001812:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d013      	beq.n	8001844 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800181c:	f7ff fb90 	bl	8000f40 <HAL_GetTick>
 8001820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001824:	f7ff fb8c 	bl	8000f40 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b64      	cmp	r3, #100	@ 0x64
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e29e      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001836:	4b6a      	ldr	r3, [pc, #424]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d0f0      	beq.n	8001824 <HAL_RCC_OscConfig+0xc0>
 8001842:	e014      	b.n	800186e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001844:	f7ff fb7c 	bl	8000f40 <HAL_GetTick>
 8001848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800184a:	e008      	b.n	800185e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800184c:	f7ff fb78 	bl	8000f40 <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	2b64      	cmp	r3, #100	@ 0x64
 8001858:	d901      	bls.n	800185e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	e28a      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800185e:	4b60      	ldr	r3, [pc, #384]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1f0      	bne.n	800184c <HAL_RCC_OscConfig+0xe8>
 800186a:	e000      	b.n	800186e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800186c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d075      	beq.n	8001966 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800187a:	4b59      	ldr	r3, [pc, #356]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 030c 	and.w	r3, r3, #12
 8001882:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001884:	4b56      	ldr	r3, [pc, #344]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	f003 0303 	and.w	r3, r3, #3
 800188c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	2b0c      	cmp	r3, #12
 8001892:	d102      	bne.n	800189a <HAL_RCC_OscConfig+0x136>
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	2b02      	cmp	r3, #2
 8001898:	d002      	beq.n	80018a0 <HAL_RCC_OscConfig+0x13c>
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	2b04      	cmp	r3, #4
 800189e:	d11f      	bne.n	80018e0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018a0:	4b4f      	ldr	r3, [pc, #316]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d005      	beq.n	80018b8 <HAL_RCC_OscConfig+0x154>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d101      	bne.n	80018b8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e25d      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b8:	4b49      	ldr	r3, [pc, #292]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	691b      	ldr	r3, [r3, #16]
 80018c4:	061b      	lsls	r3, r3, #24
 80018c6:	4946      	ldr	r1, [pc, #280]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80018c8:	4313      	orrs	r3, r2
 80018ca:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80018cc:	4b45      	ldr	r3, [pc, #276]	@ (80019e4 <HAL_RCC_OscConfig+0x280>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fae9 	bl	8000ea8 <HAL_InitTick>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d043      	beq.n	8001964 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e249      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d023      	beq.n	8001930 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018e8:	4b3d      	ldr	r3, [pc, #244]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a3c      	ldr	r2, [pc, #240]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80018ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018f4:	f7ff fb24 	bl	8000f40 <HAL_GetTick>
 80018f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018fa:	e008      	b.n	800190e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018fc:	f7ff fb20 	bl	8000f40 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b02      	cmp	r3, #2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e232      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800190e:	4b34      	ldr	r3, [pc, #208]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0f0      	beq.n	80018fc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800191a:	4b31      	ldr	r3, [pc, #196]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	061b      	lsls	r3, r3, #24
 8001928:	492d      	ldr	r1, [pc, #180]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 800192a:	4313      	orrs	r3, r2
 800192c:	604b      	str	r3, [r1, #4]
 800192e:	e01a      	b.n	8001966 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001930:	4b2b      	ldr	r3, [pc, #172]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a2a      	ldr	r2, [pc, #168]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 8001936:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800193a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800193c:	f7ff fb00 	bl	8000f40 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001944:	f7ff fafc 	bl	8000f40 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e20e      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001956:	4b22      	ldr	r3, [pc, #136]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1f0      	bne.n	8001944 <HAL_RCC_OscConfig+0x1e0>
 8001962:	e000      	b.n	8001966 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001964:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 0308 	and.w	r3, r3, #8
 800196e:	2b00      	cmp	r3, #0
 8001970:	d041      	beq.n	80019f6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	695b      	ldr	r3, [r3, #20]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d01c      	beq.n	80019b4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800197a:	4b19      	ldr	r3, [pc, #100]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 800197c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001980:	4a17      	ldr	r2, [pc, #92]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 8001982:	f043 0301 	orr.w	r3, r3, #1
 8001986:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800198a:	f7ff fad9 	bl	8000f40 <HAL_GetTick>
 800198e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001992:	f7ff fad5 	bl	8000f40 <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e1e7      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019a4:	4b0e      	ldr	r3, [pc, #56]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80019a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d0ef      	beq.n	8001992 <HAL_RCC_OscConfig+0x22e>
 80019b2:	e020      	b.n	80019f6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019b4:	4b0a      	ldr	r3, [pc, #40]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80019b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019ba:	4a09      	ldr	r2, [pc, #36]	@ (80019e0 <HAL_RCC_OscConfig+0x27c>)
 80019bc:	f023 0301 	bic.w	r3, r3, #1
 80019c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c4:	f7ff fabc 	bl	8000f40 <HAL_GetTick>
 80019c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019ca:	e00d      	b.n	80019e8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019cc:	f7ff fab8 	bl	8000f40 <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d906      	bls.n	80019e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e1ca      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
 80019de:	bf00      	nop
 80019e0:	40021000 	.word	0x40021000
 80019e4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019e8:	4b8c      	ldr	r3, [pc, #560]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 80019ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019ee:	f003 0302 	and.w	r3, r3, #2
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d1ea      	bne.n	80019cc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0304 	and.w	r3, r3, #4
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f000 80a6 	beq.w	8001b50 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a04:	2300      	movs	r3, #0
 8001a06:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001a08:	4b84      	ldr	r3, [pc, #528]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d101      	bne.n	8001a18 <HAL_RCC_OscConfig+0x2b4>
 8001a14:	2301      	movs	r3, #1
 8001a16:	e000      	b.n	8001a1a <HAL_RCC_OscConfig+0x2b6>
 8001a18:	2300      	movs	r3, #0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d00d      	beq.n	8001a3a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a1e:	4b7f      	ldr	r3, [pc, #508]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a22:	4a7e      	ldr	r2, [pc, #504]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001a24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a28:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a2a:	4b7c      	ldr	r3, [pc, #496]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001a36:	2301      	movs	r3, #1
 8001a38:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a3a:	4b79      	ldr	r3, [pc, #484]	@ (8001c20 <HAL_RCC_OscConfig+0x4bc>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d118      	bne.n	8001a78 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a46:	4b76      	ldr	r3, [pc, #472]	@ (8001c20 <HAL_RCC_OscConfig+0x4bc>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a75      	ldr	r2, [pc, #468]	@ (8001c20 <HAL_RCC_OscConfig+0x4bc>)
 8001a4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a52:	f7ff fa75 	bl	8000f40 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a5a:	f7ff fa71 	bl	8000f40 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e183      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a6c:	4b6c      	ldr	r3, [pc, #432]	@ (8001c20 <HAL_RCC_OscConfig+0x4bc>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d108      	bne.n	8001a92 <HAL_RCC_OscConfig+0x32e>
 8001a80:	4b66      	ldr	r3, [pc, #408]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a86:	4a65      	ldr	r2, [pc, #404]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001a88:	f043 0301 	orr.w	r3, r3, #1
 8001a8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a90:	e024      	b.n	8001adc <HAL_RCC_OscConfig+0x378>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	2b05      	cmp	r3, #5
 8001a98:	d110      	bne.n	8001abc <HAL_RCC_OscConfig+0x358>
 8001a9a:	4b60      	ldr	r3, [pc, #384]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aa0:	4a5e      	ldr	r2, [pc, #376]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001aa2:	f043 0304 	orr.w	r3, r3, #4
 8001aa6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001aaa:	4b5c      	ldr	r3, [pc, #368]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ab0:	4a5a      	ldr	r2, [pc, #360]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001ab2:	f043 0301 	orr.w	r3, r3, #1
 8001ab6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001aba:	e00f      	b.n	8001adc <HAL_RCC_OscConfig+0x378>
 8001abc:	4b57      	ldr	r3, [pc, #348]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ac2:	4a56      	ldr	r2, [pc, #344]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001ac4:	f023 0301 	bic.w	r3, r3, #1
 8001ac8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001acc:	4b53      	ldr	r3, [pc, #332]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ad2:	4a52      	ldr	r2, [pc, #328]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001ad4:	f023 0304 	bic.w	r3, r3, #4
 8001ad8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d016      	beq.n	8001b12 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ae4:	f7ff fa2c 	bl	8000f40 <HAL_GetTick>
 8001ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001aea:	e00a      	b.n	8001b02 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aec:	f7ff fa28 	bl	8000f40 <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e138      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b02:	4b46      	ldr	r3, [pc, #280]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001b04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d0ed      	beq.n	8001aec <HAL_RCC_OscConfig+0x388>
 8001b10:	e015      	b.n	8001b3e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b12:	f7ff fa15 	bl	8000f40 <HAL_GetTick>
 8001b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b18:	e00a      	b.n	8001b30 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b1a:	f7ff fa11 	bl	8000f40 <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d901      	bls.n	8001b30 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e121      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b30:	4b3a      	ldr	r3, [pc, #232]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b36:	f003 0302 	and.w	r3, r3, #2
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1ed      	bne.n	8001b1a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b3e:	7ffb      	ldrb	r3, [r7, #31]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d105      	bne.n	8001b50 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b44:	4b35      	ldr	r3, [pc, #212]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b48:	4a34      	ldr	r2, [pc, #208]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001b4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b4e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0320 	and.w	r3, r3, #32
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d03c      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d01c      	beq.n	8001b9e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b64:	4b2d      	ldr	r3, [pc, #180]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001b66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b6a:	4a2c      	ldr	r2, [pc, #176]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b74:	f7ff f9e4 	bl	8000f40 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b7c:	f7ff f9e0 	bl	8000f40 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e0f2      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b8e:	4b23      	ldr	r3, [pc, #140]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001b90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b94:	f003 0302 	and.w	r3, r3, #2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d0ef      	beq.n	8001b7c <HAL_RCC_OscConfig+0x418>
 8001b9c:	e01b      	b.n	8001bd6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001b9e:	4b1f      	ldr	r3, [pc, #124]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001ba0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ba4:	4a1d      	ldr	r2, [pc, #116]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001ba6:	f023 0301 	bic.w	r3, r3, #1
 8001baa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bae:	f7ff f9c7 	bl	8000f40 <HAL_GetTick>
 8001bb2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001bb4:	e008      	b.n	8001bc8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bb6:	f7ff f9c3 	bl	8000f40 <HAL_GetTick>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d901      	bls.n	8001bc8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e0d5      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001bc8:	4b14      	ldr	r3, [pc, #80]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001bca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1ef      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	f000 80c9 	beq.w	8001d72 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001be0:	4b0e      	ldr	r3, [pc, #56]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	f003 030c 	and.w	r3, r3, #12
 8001be8:	2b0c      	cmp	r3, #12
 8001bea:	f000 8083 	beq.w	8001cf4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d15e      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bf6:	4b09      	ldr	r3, [pc, #36]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a08      	ldr	r2, [pc, #32]	@ (8001c1c <HAL_RCC_OscConfig+0x4b8>)
 8001bfc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c02:	f7ff f99d 	bl	8000f40 <HAL_GetTick>
 8001c06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c08:	e00c      	b.n	8001c24 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c0a:	f7ff f999 	bl	8000f40 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d905      	bls.n	8001c24 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e0ab      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c24:	4b55      	ldr	r3, [pc, #340]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d1ec      	bne.n	8001c0a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c30:	4b52      	ldr	r3, [pc, #328]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001c32:	68da      	ldr	r2, [r3, #12]
 8001c34:	4b52      	ldr	r3, [pc, #328]	@ (8001d80 <HAL_RCC_OscConfig+0x61c>)
 8001c36:	4013      	ands	r3, r2
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	6a11      	ldr	r1, [r2, #32]
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c40:	3a01      	subs	r2, #1
 8001c42:	0112      	lsls	r2, r2, #4
 8001c44:	4311      	orrs	r1, r2
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001c4a:	0212      	lsls	r2, r2, #8
 8001c4c:	4311      	orrs	r1, r2
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001c52:	0852      	lsrs	r2, r2, #1
 8001c54:	3a01      	subs	r2, #1
 8001c56:	0552      	lsls	r2, r2, #21
 8001c58:	4311      	orrs	r1, r2
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c5e:	0852      	lsrs	r2, r2, #1
 8001c60:	3a01      	subs	r2, #1
 8001c62:	0652      	lsls	r2, r2, #25
 8001c64:	4311      	orrs	r1, r2
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001c6a:	06d2      	lsls	r2, r2, #27
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	4943      	ldr	r1, [pc, #268]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001c70:	4313      	orrs	r3, r2
 8001c72:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c74:	4b41      	ldr	r3, [pc, #260]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a40      	ldr	r2, [pc, #256]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001c7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c7e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c80:	4b3e      	ldr	r3, [pc, #248]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	4a3d      	ldr	r2, [pc, #244]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001c86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c8a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c8c:	f7ff f958 	bl	8000f40 <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c94:	f7ff f954 	bl	8000f40 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e066      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ca6:	4b35      	ldr	r3, [pc, #212]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d0f0      	beq.n	8001c94 <HAL_RCC_OscConfig+0x530>
 8001cb2:	e05e      	b.n	8001d72 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cb4:	4b31      	ldr	r3, [pc, #196]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a30      	ldr	r2, [pc, #192]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001cba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001cbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc0:	f7ff f93e 	bl	8000f40 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc8:	f7ff f93a 	bl	8000f40 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e04c      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cda:	4b28      	ldr	r3, [pc, #160]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1f0      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001ce6:	4b25      	ldr	r3, [pc, #148]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001ce8:	68da      	ldr	r2, [r3, #12]
 8001cea:	4924      	ldr	r1, [pc, #144]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001cec:	4b25      	ldr	r3, [pc, #148]	@ (8001d84 <HAL_RCC_OscConfig+0x620>)
 8001cee:	4013      	ands	r3, r2
 8001cf0:	60cb      	str	r3, [r1, #12]
 8001cf2:	e03e      	b.n	8001d72 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	69db      	ldr	r3, [r3, #28]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d101      	bne.n	8001d00 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e039      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001d00:	4b1e      	ldr	r3, [pc, #120]	@ (8001d7c <HAL_RCC_OscConfig+0x618>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	f003 0203 	and.w	r2, r3, #3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d12c      	bne.n	8001d6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d123      	bne.n	8001d6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d30:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d11b      	bne.n	8001d6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d40:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d113      	bne.n	8001d6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d50:	085b      	lsrs	r3, r3, #1
 8001d52:	3b01      	subs	r3, #1
 8001d54:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d109      	bne.n	8001d6e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d64:	085b      	lsrs	r3, r3, #1
 8001d66:	3b01      	subs	r3, #1
 8001d68:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d001      	beq.n	8001d72 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e000      	b.n	8001d74 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001d72:	2300      	movs	r3, #0
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3720      	adds	r7, #32
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	019f800c 	.word	0x019f800c
 8001d84:	feeefffc 	.word	0xfeeefffc

08001d88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001d92:	2300      	movs	r3, #0
 8001d94:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d101      	bne.n	8001da0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e11e      	b.n	8001fde <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001da0:	4b91      	ldr	r3, [pc, #580]	@ (8001fe8 <HAL_RCC_ClockConfig+0x260>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 030f 	and.w	r3, r3, #15
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d910      	bls.n	8001dd0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dae:	4b8e      	ldr	r3, [pc, #568]	@ (8001fe8 <HAL_RCC_ClockConfig+0x260>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f023 020f 	bic.w	r2, r3, #15
 8001db6:	498c      	ldr	r1, [pc, #560]	@ (8001fe8 <HAL_RCC_ClockConfig+0x260>)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dbe:	4b8a      	ldr	r3, [pc, #552]	@ (8001fe8 <HAL_RCC_ClockConfig+0x260>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 030f 	and.w	r3, r3, #15
 8001dc6:	683a      	ldr	r2, [r7, #0]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d001      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e106      	b.n	8001fde <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0301 	and.w	r3, r3, #1
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d073      	beq.n	8001ec4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	2b03      	cmp	r3, #3
 8001de2:	d129      	bne.n	8001e38 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001de4:	4b81      	ldr	r3, [pc, #516]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d101      	bne.n	8001df4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e0f4      	b.n	8001fde <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001df4:	f000 f99e 	bl	8002134 <RCC_GetSysClockFreqFromPLLSource>
 8001df8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	4a7c      	ldr	r2, [pc, #496]	@ (8001ff0 <HAL_RCC_ClockConfig+0x268>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d93f      	bls.n	8001e82 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001e02:	4b7a      	ldr	r3, [pc, #488]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d009      	beq.n	8001e22 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d033      	beq.n	8001e82 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d12f      	bne.n	8001e82 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001e22:	4b72      	ldr	r3, [pc, #456]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e2a:	4a70      	ldr	r2, [pc, #448]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001e2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e30:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001e32:	2380      	movs	r3, #128	@ 0x80
 8001e34:	617b      	str	r3, [r7, #20]
 8001e36:	e024      	b.n	8001e82 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d107      	bne.n	8001e50 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e40:	4b6a      	ldr	r3, [pc, #424]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d109      	bne.n	8001e60 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e0c6      	b.n	8001fde <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e50:	4b66      	ldr	r3, [pc, #408]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d101      	bne.n	8001e60 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e0be      	b.n	8001fde <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001e60:	f000 f8ce 	bl	8002000 <HAL_RCC_GetSysClockFreq>
 8001e64:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	4a61      	ldr	r2, [pc, #388]	@ (8001ff0 <HAL_RCC_ClockConfig+0x268>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d909      	bls.n	8001e82 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001e6e:	4b5f      	ldr	r3, [pc, #380]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e76:	4a5d      	ldr	r2, [pc, #372]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001e78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e7c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001e7e:	2380      	movs	r3, #128	@ 0x80
 8001e80:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e82:	4b5a      	ldr	r3, [pc, #360]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f023 0203 	bic.w	r2, r3, #3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	4957      	ldr	r1, [pc, #348]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e94:	f7ff f854 	bl	8000f40 <HAL_GetTick>
 8001e98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e9a:	e00a      	b.n	8001eb2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e9c:	f7ff f850 	bl	8000f40 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e095      	b.n	8001fde <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eb2:	4b4e      	ldr	r3, [pc, #312]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 020c 	and.w	r2, r3, #12
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d1eb      	bne.n	8001e9c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d023      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0304 	and.w	r3, r3, #4
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d005      	beq.n	8001ee8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001edc:	4b43      	ldr	r3, [pc, #268]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	4a42      	ldr	r2, [pc, #264]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001ee2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001ee6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 0308 	and.w	r3, r3, #8
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d007      	beq.n	8001f04 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001ef4:	4b3d      	ldr	r3, [pc, #244]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001efc:	4a3b      	ldr	r2, [pc, #236]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001efe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001f02:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f04:	4b39      	ldr	r3, [pc, #228]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	4936      	ldr	r1, [pc, #216]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001f12:	4313      	orrs	r3, r2
 8001f14:	608b      	str	r3, [r1, #8]
 8001f16:	e008      	b.n	8001f2a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	2b80      	cmp	r3, #128	@ 0x80
 8001f1c:	d105      	bne.n	8001f2a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001f1e:	4b33      	ldr	r3, [pc, #204]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	4a32      	ldr	r2, [pc, #200]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001f24:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f28:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f2a:	4b2f      	ldr	r3, [pc, #188]	@ (8001fe8 <HAL_RCC_ClockConfig+0x260>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 030f 	and.w	r3, r3, #15
 8001f32:	683a      	ldr	r2, [r7, #0]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d21d      	bcs.n	8001f74 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f38:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe8 <HAL_RCC_ClockConfig+0x260>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f023 020f 	bic.w	r2, r3, #15
 8001f40:	4929      	ldr	r1, [pc, #164]	@ (8001fe8 <HAL_RCC_ClockConfig+0x260>)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f48:	f7fe fffa 	bl	8000f40 <HAL_GetTick>
 8001f4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f4e:	e00a      	b.n	8001f66 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f50:	f7fe fff6 	bl	8000f40 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e03b      	b.n	8001fde <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f66:	4b20      	ldr	r3, [pc, #128]	@ (8001fe8 <HAL_RCC_ClockConfig+0x260>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 030f 	and.w	r3, r3, #15
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d1ed      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0304 	and.w	r3, r3, #4
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d008      	beq.n	8001f92 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f80:	4b1a      	ldr	r3, [pc, #104]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	4917      	ldr	r1, [pc, #92]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0308 	and.w	r3, r3, #8
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d009      	beq.n	8001fb2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f9e:	4b13      	ldr	r3, [pc, #76]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	691b      	ldr	r3, [r3, #16]
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	490f      	ldr	r1, [pc, #60]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001fb2:	f000 f825 	bl	8002000 <HAL_RCC_GetSysClockFreq>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001fec <HAL_RCC_ClockConfig+0x264>)
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	091b      	lsrs	r3, r3, #4
 8001fbe:	f003 030f 	and.w	r3, r3, #15
 8001fc2:	490c      	ldr	r1, [pc, #48]	@ (8001ff4 <HAL_RCC_ClockConfig+0x26c>)
 8001fc4:	5ccb      	ldrb	r3, [r1, r3]
 8001fc6:	f003 031f 	and.w	r3, r3, #31
 8001fca:	fa22 f303 	lsr.w	r3, r2, r3
 8001fce:	4a0a      	ldr	r2, [pc, #40]	@ (8001ff8 <HAL_RCC_ClockConfig+0x270>)
 8001fd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ffc <HAL_RCC_ClockConfig+0x274>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7fe ff66 	bl	8000ea8 <HAL_InitTick>
 8001fdc:	4603      	mov	r3, r0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3718      	adds	r7, #24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40022000 	.word	0x40022000
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	04c4b400 	.word	0x04c4b400
 8001ff4:	08005b90 	.word	0x08005b90
 8001ff8:	20000000 	.word	0x20000000
 8001ffc:	20000004 	.word	0x20000004

08002000 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002000:	b480      	push	{r7}
 8002002:	b087      	sub	sp, #28
 8002004:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002006:	4b2c      	ldr	r3, [pc, #176]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	f003 030c 	and.w	r3, r3, #12
 800200e:	2b04      	cmp	r3, #4
 8002010:	d102      	bne.n	8002018 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002012:	4b2a      	ldr	r3, [pc, #168]	@ (80020bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002014:	613b      	str	r3, [r7, #16]
 8002016:	e047      	b.n	80020a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002018:	4b27      	ldr	r3, [pc, #156]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f003 030c 	and.w	r3, r3, #12
 8002020:	2b08      	cmp	r3, #8
 8002022:	d102      	bne.n	800202a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002024:	4b26      	ldr	r3, [pc, #152]	@ (80020c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	e03e      	b.n	80020a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800202a:	4b23      	ldr	r3, [pc, #140]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f003 030c 	and.w	r3, r3, #12
 8002032:	2b0c      	cmp	r3, #12
 8002034:	d136      	bne.n	80020a4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002036:	4b20      	ldr	r3, [pc, #128]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	f003 0303 	and.w	r3, r3, #3
 800203e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002040:	4b1d      	ldr	r3, [pc, #116]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	091b      	lsrs	r3, r3, #4
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	3301      	adds	r3, #1
 800204c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2b03      	cmp	r3, #3
 8002052:	d10c      	bne.n	800206e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002054:	4a1a      	ldr	r2, [pc, #104]	@ (80020c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	fbb2 f3f3 	udiv	r3, r2, r3
 800205c:	4a16      	ldr	r2, [pc, #88]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800205e:	68d2      	ldr	r2, [r2, #12]
 8002060:	0a12      	lsrs	r2, r2, #8
 8002062:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002066:	fb02 f303 	mul.w	r3, r2, r3
 800206a:	617b      	str	r3, [r7, #20]
      break;
 800206c:	e00c      	b.n	8002088 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800206e:	4a13      	ldr	r2, [pc, #76]	@ (80020bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	fbb2 f3f3 	udiv	r3, r2, r3
 8002076:	4a10      	ldr	r2, [pc, #64]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002078:	68d2      	ldr	r2, [r2, #12]
 800207a:	0a12      	lsrs	r2, r2, #8
 800207c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002080:	fb02 f303 	mul.w	r3, r2, r3
 8002084:	617b      	str	r3, [r7, #20]
      break;
 8002086:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002088:	4b0b      	ldr	r3, [pc, #44]	@ (80020b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	0e5b      	lsrs	r3, r3, #25
 800208e:	f003 0303 	and.w	r3, r3, #3
 8002092:	3301      	adds	r3, #1
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002098:	697a      	ldr	r2, [r7, #20]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a0:	613b      	str	r3, [r7, #16]
 80020a2:	e001      	b.n	80020a8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80020a8:	693b      	ldr	r3, [r7, #16]
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	371c      	adds	r7, #28
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	40021000 	.word	0x40021000
 80020bc:	00f42400 	.word	0x00f42400
 80020c0:	016e3600 	.word	0x016e3600

080020c4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020c8:	4b03      	ldr	r3, [pc, #12]	@ (80020d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80020ca:	681b      	ldr	r3, [r3, #0]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	20000000 	.word	0x20000000

080020dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80020e0:	f7ff fff0 	bl	80020c4 <HAL_RCC_GetHCLKFreq>
 80020e4:	4602      	mov	r2, r0
 80020e6:	4b06      	ldr	r3, [pc, #24]	@ (8002100 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	0a1b      	lsrs	r3, r3, #8
 80020ec:	f003 0307 	and.w	r3, r3, #7
 80020f0:	4904      	ldr	r1, [pc, #16]	@ (8002104 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020f2:	5ccb      	ldrb	r3, [r1, r3]
 80020f4:	f003 031f 	and.w	r3, r3, #31
 80020f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40021000 	.word	0x40021000
 8002104:	08005ba0 	.word	0x08005ba0

08002108 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800210c:	f7ff ffda 	bl	80020c4 <HAL_RCC_GetHCLKFreq>
 8002110:	4602      	mov	r2, r0
 8002112:	4b06      	ldr	r3, [pc, #24]	@ (800212c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	0adb      	lsrs	r3, r3, #11
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	4904      	ldr	r1, [pc, #16]	@ (8002130 <HAL_RCC_GetPCLK2Freq+0x28>)
 800211e:	5ccb      	ldrb	r3, [r1, r3]
 8002120:	f003 031f 	and.w	r3, r3, #31
 8002124:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002128:	4618      	mov	r0, r3
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40021000 	.word	0x40021000
 8002130:	08005ba0 	.word	0x08005ba0

08002134 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002134:	b480      	push	{r7}
 8002136:	b087      	sub	sp, #28
 8002138:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800213a:	4b1e      	ldr	r3, [pc, #120]	@ (80021b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	f003 0303 	and.w	r3, r3, #3
 8002142:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002144:	4b1b      	ldr	r3, [pc, #108]	@ (80021b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	091b      	lsrs	r3, r3, #4
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	3301      	adds	r3, #1
 8002150:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	2b03      	cmp	r3, #3
 8002156:	d10c      	bne.n	8002172 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002158:	4a17      	ldr	r2, [pc, #92]	@ (80021b8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002160:	4a14      	ldr	r2, [pc, #80]	@ (80021b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002162:	68d2      	ldr	r2, [r2, #12]
 8002164:	0a12      	lsrs	r2, r2, #8
 8002166:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800216a:	fb02 f303 	mul.w	r3, r2, r3
 800216e:	617b      	str	r3, [r7, #20]
    break;
 8002170:	e00c      	b.n	800218c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002172:	4a12      	ldr	r2, [pc, #72]	@ (80021bc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	fbb2 f3f3 	udiv	r3, r2, r3
 800217a:	4a0e      	ldr	r2, [pc, #56]	@ (80021b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800217c:	68d2      	ldr	r2, [r2, #12]
 800217e:	0a12      	lsrs	r2, r2, #8
 8002180:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002184:	fb02 f303 	mul.w	r3, r2, r3
 8002188:	617b      	str	r3, [r7, #20]
    break;
 800218a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800218c:	4b09      	ldr	r3, [pc, #36]	@ (80021b4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	0e5b      	lsrs	r3, r3, #25
 8002192:	f003 0303 	and.w	r3, r3, #3
 8002196:	3301      	adds	r3, #1
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800219c:	697a      	ldr	r2, [r7, #20]
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80021a6:	687b      	ldr	r3, [r7, #4]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	371c      	adds	r7, #28
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr
 80021b4:	40021000 	.word	0x40021000
 80021b8:	016e3600 	.word	0x016e3600
 80021bc:	00f42400 	.word	0x00f42400

080021c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80021c8:	2300      	movs	r3, #0
 80021ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021cc:	2300      	movs	r3, #0
 80021ce:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	f000 8098 	beq.w	800230e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021de:	2300      	movs	r3, #0
 80021e0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021e2:	4b43      	ldr	r3, [pc, #268]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d10d      	bne.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ee:	4b40      	ldr	r3, [pc, #256]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f2:	4a3f      	ldr	r2, [pc, #252]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80021fa:	4b3d      	ldr	r3, [pc, #244]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80021fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002202:	60bb      	str	r3, [r7, #8]
 8002204:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002206:	2301      	movs	r3, #1
 8002208:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800220a:	4b3a      	ldr	r3, [pc, #232]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a39      	ldr	r2, [pc, #228]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002210:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002214:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002216:	f7fe fe93 	bl	8000f40 <HAL_GetTick>
 800221a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800221c:	e009      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800221e:	f7fe fe8f 	bl	8000f40 <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	2b02      	cmp	r3, #2
 800222a:	d902      	bls.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800222c:	2303      	movs	r3, #3
 800222e:	74fb      	strb	r3, [r7, #19]
        break;
 8002230:	e005      	b.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002232:	4b30      	ldr	r3, [pc, #192]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800223a:	2b00      	cmp	r3, #0
 800223c:	d0ef      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800223e:	7cfb      	ldrb	r3, [r7, #19]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d159      	bne.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002244:	4b2a      	ldr	r3, [pc, #168]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800224a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800224e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d01e      	beq.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	429a      	cmp	r2, r3
 800225e:	d019      	beq.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002260:	4b23      	ldr	r3, [pc, #140]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002262:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002266:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800226a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800226c:	4b20      	ldr	r3, [pc, #128]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800226e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002272:	4a1f      	ldr	r2, [pc, #124]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002274:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002278:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800227c:	4b1c      	ldr	r3, [pc, #112]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800227e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002282:	4a1b      	ldr	r2, [pc, #108]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002284:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002288:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800228c:	4a18      	ldr	r2, [pc, #96]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	2b00      	cmp	r3, #0
 800229c:	d016      	beq.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800229e:	f7fe fe4f 	bl	8000f40 <HAL_GetTick>
 80022a2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022a4:	e00b      	b.n	80022be <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022a6:	f7fe fe4b 	bl	8000f40 <HAL_GetTick>
 80022aa:	4602      	mov	r2, r0
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d902      	bls.n	80022be <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	74fb      	strb	r3, [r7, #19]
            break;
 80022bc:	e006      	b.n	80022cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022be:	4b0c      	ldr	r3, [pc, #48]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022c4:	f003 0302 	and.w	r3, r3, #2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d0ec      	beq.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80022cc:	7cfb      	ldrb	r3, [r7, #19]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d10b      	bne.n	80022ea <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80022d2:	4b07      	ldr	r3, [pc, #28]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e0:	4903      	ldr	r1, [pc, #12]	@ (80022f0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80022e8:	e008      	b.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80022ea:	7cfb      	ldrb	r3, [r7, #19]
 80022ec:	74bb      	strb	r3, [r7, #18]
 80022ee:	e005      	b.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80022f0:	40021000 	.word	0x40021000
 80022f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022f8:	7cfb      	ldrb	r3, [r7, #19]
 80022fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022fc:	7c7b      	ldrb	r3, [r7, #17]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d105      	bne.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002302:	4ba6      	ldr	r3, [pc, #664]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002306:	4aa5      	ldr	r2, [pc, #660]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002308:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800230c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b00      	cmp	r3, #0
 8002318:	d00a      	beq.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800231a:	4ba0      	ldr	r3, [pc, #640]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800231c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002320:	f023 0203 	bic.w	r2, r3, #3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	499c      	ldr	r1, [pc, #624]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800232a:	4313      	orrs	r3, r2
 800232c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0302 	and.w	r3, r3, #2
 8002338:	2b00      	cmp	r3, #0
 800233a:	d00a      	beq.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800233c:	4b97      	ldr	r3, [pc, #604]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800233e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002342:	f023 020c 	bic.w	r2, r3, #12
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	4994      	ldr	r1, [pc, #592]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800234c:	4313      	orrs	r3, r2
 800234e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0304 	and.w	r3, r3, #4
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00a      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800235e:	4b8f      	ldr	r3, [pc, #572]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002364:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	498b      	ldr	r1, [pc, #556]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800236e:	4313      	orrs	r3, r2
 8002370:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0308 	and.w	r3, r3, #8
 800237c:	2b00      	cmp	r3, #0
 800237e:	d00a      	beq.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002380:	4b86      	ldr	r3, [pc, #536]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002386:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	691b      	ldr	r3, [r3, #16]
 800238e:	4983      	ldr	r1, [pc, #524]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002390:	4313      	orrs	r3, r2
 8002392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0320 	and.w	r3, r3, #32
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00a      	beq.n	80023b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023a2:	4b7e      	ldr	r3, [pc, #504]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023a8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	695b      	ldr	r3, [r3, #20]
 80023b0:	497a      	ldr	r1, [pc, #488]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00a      	beq.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023c4:	4b75      	ldr	r3, [pc, #468]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ca:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	699b      	ldr	r3, [r3, #24]
 80023d2:	4972      	ldr	r1, [pc, #456]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d00a      	beq.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80023e6:	4b6d      	ldr	r3, [pc, #436]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	69db      	ldr	r3, [r3, #28]
 80023f4:	4969      	ldr	r1, [pc, #420]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002404:	2b00      	cmp	r3, #0
 8002406:	d00a      	beq.n	800241e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002408:	4b64      	ldr	r3, [pc, #400]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800240a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800240e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a1b      	ldr	r3, [r3, #32]
 8002416:	4961      	ldr	r1, [pc, #388]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002418:	4313      	orrs	r3, r2
 800241a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002426:	2b00      	cmp	r3, #0
 8002428:	d00a      	beq.n	8002440 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800242a:	4b5c      	ldr	r3, [pc, #368]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800242c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002430:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002438:	4958      	ldr	r1, [pc, #352]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800243a:	4313      	orrs	r3, r2
 800243c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002448:	2b00      	cmp	r3, #0
 800244a:	d015      	beq.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800244c:	4b53      	ldr	r3, [pc, #332]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800244e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002452:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800245a:	4950      	ldr	r1, [pc, #320]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800245c:	4313      	orrs	r3, r2
 800245e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002466:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800246a:	d105      	bne.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800246c:	4b4b      	ldr	r3, [pc, #300]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	4a4a      	ldr	r2, [pc, #296]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002472:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002476:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002480:	2b00      	cmp	r3, #0
 8002482:	d015      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002484:	4b45      	ldr	r3, [pc, #276]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800248a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002492:	4942      	ldr	r1, [pc, #264]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002494:	4313      	orrs	r3, r2
 8002496:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800249e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80024a2:	d105      	bne.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024a4:	4b3d      	ldr	r3, [pc, #244]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	4a3c      	ldr	r2, [pc, #240]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024ae:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d015      	beq.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80024bc:	4b37      	ldr	r3, [pc, #220]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024c2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	4934      	ldr	r1, [pc, #208]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024da:	d105      	bne.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024dc:	4b2f      	ldr	r3, [pc, #188]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	4a2e      	ldr	r2, [pc, #184]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024e6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d015      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024f4:	4b29      	ldr	r3, [pc, #164]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002502:	4926      	ldr	r1, [pc, #152]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002504:	4313      	orrs	r3, r2
 8002506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800250e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002512:	d105      	bne.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002514:	4b21      	ldr	r3, [pc, #132]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	4a20      	ldr	r2, [pc, #128]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800251a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800251e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d015      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800252c:	4b1b      	ldr	r3, [pc, #108]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800252e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002532:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800253a:	4918      	ldr	r1, [pc, #96]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800253c:	4313      	orrs	r3, r2
 800253e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002546:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800254a:	d105      	bne.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800254c:	4b13      	ldr	r3, [pc, #76]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	4a12      	ldr	r2, [pc, #72]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002552:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002556:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d015      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002564:	4b0d      	ldr	r3, [pc, #52]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800256a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002572:	490a      	ldr	r1, [pc, #40]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002574:	4313      	orrs	r3, r2
 8002576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800257e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002582:	d105      	bne.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002584:	4b05      	ldr	r3, [pc, #20]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	4a04      	ldr	r2, [pc, #16]	@ (800259c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800258a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800258e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002590:	7cbb      	ldrb	r3, [r7, #18]
}
 8002592:	4618      	mov	r0, r3
 8002594:	3718      	adds	r7, #24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	40021000 	.word	0x40021000

080025a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d101      	bne.n	80025b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e049      	b.n	8002646 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d106      	bne.n	80025cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f7fe fa74 	bl	8000ab4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2202      	movs	r2, #2
 80025d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3304      	adds	r3, #4
 80025dc:	4619      	mov	r1, r3
 80025de:	4610      	mov	r0, r2
 80025e0:	f000 fba4 	bl	8002d2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b082      	sub	sp, #8
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d101      	bne.n	8002660 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e049      	b.n	80026f4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b00      	cmp	r3, #0
 800266a:	d106      	bne.n	800267a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f000 f841 	bl	80026fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2202      	movs	r2, #2
 800267e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	3304      	adds	r3, #4
 800268a:	4619      	mov	r1, r3
 800268c:	4610      	mov	r0, r2
 800268e:	f000 fb4d 	bl	8002d2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2201      	movs	r2, #1
 800269e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2201      	movs	r2, #1
 80026a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2201      	movs	r2, #1
 80026ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2201      	movs	r2, #1
 80026b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2201      	movs	r2, #1
 80026ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2201      	movs	r2, #1
 80026d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2201      	movs	r2, #1
 80026e6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2201      	movs	r2, #1
 80026ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80026f2:	2300      	movs	r3, #0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002704:	bf00      	nop
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d109      	bne.n	8002734 <HAL_TIM_PWM_Start+0x24>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002726:	b2db      	uxtb	r3, r3
 8002728:	2b01      	cmp	r3, #1
 800272a:	bf14      	ite	ne
 800272c:	2301      	movne	r3, #1
 800272e:	2300      	moveq	r3, #0
 8002730:	b2db      	uxtb	r3, r3
 8002732:	e03c      	b.n	80027ae <HAL_TIM_PWM_Start+0x9e>
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	2b04      	cmp	r3, #4
 8002738:	d109      	bne.n	800274e <HAL_TIM_PWM_Start+0x3e>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b01      	cmp	r3, #1
 8002744:	bf14      	ite	ne
 8002746:	2301      	movne	r3, #1
 8002748:	2300      	moveq	r3, #0
 800274a:	b2db      	uxtb	r3, r3
 800274c:	e02f      	b.n	80027ae <HAL_TIM_PWM_Start+0x9e>
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	2b08      	cmp	r3, #8
 8002752:	d109      	bne.n	8002768 <HAL_TIM_PWM_Start+0x58>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b01      	cmp	r3, #1
 800275e:	bf14      	ite	ne
 8002760:	2301      	movne	r3, #1
 8002762:	2300      	moveq	r3, #0
 8002764:	b2db      	uxtb	r3, r3
 8002766:	e022      	b.n	80027ae <HAL_TIM_PWM_Start+0x9e>
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	2b0c      	cmp	r3, #12
 800276c:	d109      	bne.n	8002782 <HAL_TIM_PWM_Start+0x72>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b01      	cmp	r3, #1
 8002778:	bf14      	ite	ne
 800277a:	2301      	movne	r3, #1
 800277c:	2300      	moveq	r3, #0
 800277e:	b2db      	uxtb	r3, r3
 8002780:	e015      	b.n	80027ae <HAL_TIM_PWM_Start+0x9e>
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	2b10      	cmp	r3, #16
 8002786:	d109      	bne.n	800279c <HAL_TIM_PWM_Start+0x8c>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800278e:	b2db      	uxtb	r3, r3
 8002790:	2b01      	cmp	r3, #1
 8002792:	bf14      	ite	ne
 8002794:	2301      	movne	r3, #1
 8002796:	2300      	moveq	r3, #0
 8002798:	b2db      	uxtb	r3, r3
 800279a:	e008      	b.n	80027ae <HAL_TIM_PWM_Start+0x9e>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80027a2:	b2db      	uxtb	r3, r3
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	bf14      	ite	ne
 80027a8:	2301      	movne	r3, #1
 80027aa:	2300      	moveq	r3, #0
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e097      	b.n	80028e6 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d104      	bne.n	80027c6 <HAL_TIM_PWM_Start+0xb6>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2202      	movs	r2, #2
 80027c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027c4:	e023      	b.n	800280e <HAL_TIM_PWM_Start+0xfe>
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	2b04      	cmp	r3, #4
 80027ca:	d104      	bne.n	80027d6 <HAL_TIM_PWM_Start+0xc6>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2202      	movs	r2, #2
 80027d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027d4:	e01b      	b.n	800280e <HAL_TIM_PWM_Start+0xfe>
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	2b08      	cmp	r3, #8
 80027da:	d104      	bne.n	80027e6 <HAL_TIM_PWM_Start+0xd6>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2202      	movs	r2, #2
 80027e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027e4:	e013      	b.n	800280e <HAL_TIM_PWM_Start+0xfe>
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	2b0c      	cmp	r3, #12
 80027ea:	d104      	bne.n	80027f6 <HAL_TIM_PWM_Start+0xe6>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2202      	movs	r2, #2
 80027f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80027f4:	e00b      	b.n	800280e <HAL_TIM_PWM_Start+0xfe>
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	2b10      	cmp	r3, #16
 80027fa:	d104      	bne.n	8002806 <HAL_TIM_PWM_Start+0xf6>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2202      	movs	r2, #2
 8002800:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002804:	e003      	b.n	800280e <HAL_TIM_PWM_Start+0xfe>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2202      	movs	r2, #2
 800280a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2201      	movs	r2, #1
 8002814:	6839      	ldr	r1, [r7, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f000 feb6 	bl	8003588 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a33      	ldr	r2, [pc, #204]	@ (80028f0 <HAL_TIM_PWM_Start+0x1e0>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d013      	beq.n	800284e <HAL_TIM_PWM_Start+0x13e>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a32      	ldr	r2, [pc, #200]	@ (80028f4 <HAL_TIM_PWM_Start+0x1e4>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d00e      	beq.n	800284e <HAL_TIM_PWM_Start+0x13e>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a30      	ldr	r2, [pc, #192]	@ (80028f8 <HAL_TIM_PWM_Start+0x1e8>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d009      	beq.n	800284e <HAL_TIM_PWM_Start+0x13e>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a2f      	ldr	r2, [pc, #188]	@ (80028fc <HAL_TIM_PWM_Start+0x1ec>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d004      	beq.n	800284e <HAL_TIM_PWM_Start+0x13e>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a2d      	ldr	r2, [pc, #180]	@ (8002900 <HAL_TIM_PWM_Start+0x1f0>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d101      	bne.n	8002852 <HAL_TIM_PWM_Start+0x142>
 800284e:	2301      	movs	r3, #1
 8002850:	e000      	b.n	8002854 <HAL_TIM_PWM_Start+0x144>
 8002852:	2300      	movs	r3, #0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d007      	beq.n	8002868 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002866:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a20      	ldr	r2, [pc, #128]	@ (80028f0 <HAL_TIM_PWM_Start+0x1e0>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d018      	beq.n	80028a4 <HAL_TIM_PWM_Start+0x194>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800287a:	d013      	beq.n	80028a4 <HAL_TIM_PWM_Start+0x194>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a20      	ldr	r2, [pc, #128]	@ (8002904 <HAL_TIM_PWM_Start+0x1f4>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d00e      	beq.n	80028a4 <HAL_TIM_PWM_Start+0x194>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a1f      	ldr	r2, [pc, #124]	@ (8002908 <HAL_TIM_PWM_Start+0x1f8>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d009      	beq.n	80028a4 <HAL_TIM_PWM_Start+0x194>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a17      	ldr	r2, [pc, #92]	@ (80028f4 <HAL_TIM_PWM_Start+0x1e4>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d004      	beq.n	80028a4 <HAL_TIM_PWM_Start+0x194>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a16      	ldr	r2, [pc, #88]	@ (80028f8 <HAL_TIM_PWM_Start+0x1e8>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d115      	bne.n	80028d0 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689a      	ldr	r2, [r3, #8]
 80028aa:	4b18      	ldr	r3, [pc, #96]	@ (800290c <HAL_TIM_PWM_Start+0x1fc>)
 80028ac:	4013      	ands	r3, r2
 80028ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2b06      	cmp	r3, #6
 80028b4:	d015      	beq.n	80028e2 <HAL_TIM_PWM_Start+0x1d2>
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028bc:	d011      	beq.n	80028e2 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f042 0201 	orr.w	r2, r2, #1
 80028cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028ce:	e008      	b.n	80028e2 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f042 0201 	orr.w	r2, r2, #1
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	e000      	b.n	80028e4 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40012c00 	.word	0x40012c00
 80028f4:	40013400 	.word	0x40013400
 80028f8:	40014000 	.word	0x40014000
 80028fc:	40014400 	.word	0x40014400
 8002900:	40014800 	.word	0x40014800
 8002904:	40000400 	.word	0x40000400
 8002908:	40000800 	.word	0x40000800
 800290c:	00010007 	.word	0x00010007

08002910 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b086      	sub	sp, #24
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800291c:	2300      	movs	r3, #0
 800291e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002926:	2b01      	cmp	r3, #1
 8002928:	d101      	bne.n	800292e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800292a:	2302      	movs	r3, #2
 800292c:	e0ff      	b.n	8002b2e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2201      	movs	r2, #1
 8002932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2b14      	cmp	r3, #20
 800293a:	f200 80f0 	bhi.w	8002b1e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800293e:	a201      	add	r2, pc, #4	@ (adr r2, 8002944 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002944:	08002999 	.word	0x08002999
 8002948:	08002b1f 	.word	0x08002b1f
 800294c:	08002b1f 	.word	0x08002b1f
 8002950:	08002b1f 	.word	0x08002b1f
 8002954:	080029d9 	.word	0x080029d9
 8002958:	08002b1f 	.word	0x08002b1f
 800295c:	08002b1f 	.word	0x08002b1f
 8002960:	08002b1f 	.word	0x08002b1f
 8002964:	08002a1b 	.word	0x08002a1b
 8002968:	08002b1f 	.word	0x08002b1f
 800296c:	08002b1f 	.word	0x08002b1f
 8002970:	08002b1f 	.word	0x08002b1f
 8002974:	08002a5b 	.word	0x08002a5b
 8002978:	08002b1f 	.word	0x08002b1f
 800297c:	08002b1f 	.word	0x08002b1f
 8002980:	08002b1f 	.word	0x08002b1f
 8002984:	08002a9d 	.word	0x08002a9d
 8002988:	08002b1f 	.word	0x08002b1f
 800298c:	08002b1f 	.word	0x08002b1f
 8002990:	08002b1f 	.word	0x08002b1f
 8002994:	08002add 	.word	0x08002add
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	68b9      	ldr	r1, [r7, #8]
 800299e:	4618      	mov	r0, r3
 80029a0:	f000 fa60 	bl	8002e64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	699a      	ldr	r2, [r3, #24]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f042 0208 	orr.w	r2, r2, #8
 80029b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	699a      	ldr	r2, [r3, #24]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 0204 	bic.w	r2, r2, #4
 80029c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6999      	ldr	r1, [r3, #24]
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	691a      	ldr	r2, [r3, #16]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	430a      	orrs	r2, r1
 80029d4:	619a      	str	r2, [r3, #24]
      break;
 80029d6:	e0a5      	b.n	8002b24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68b9      	ldr	r1, [r7, #8]
 80029de:	4618      	mov	r0, r3
 80029e0:	f000 fad0 	bl	8002f84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	699a      	ldr	r2, [r3, #24]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	699a      	ldr	r2, [r3, #24]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	6999      	ldr	r1, [r3, #24]
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	021a      	lsls	r2, r3, #8
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	430a      	orrs	r2, r1
 8002a16:	619a      	str	r2, [r3, #24]
      break;
 8002a18:	e084      	b.n	8002b24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	68b9      	ldr	r1, [r7, #8]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f000 fb39 	bl	8003098 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	69da      	ldr	r2, [r3, #28]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f042 0208 	orr.w	r2, r2, #8
 8002a34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	69da      	ldr	r2, [r3, #28]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f022 0204 	bic.w	r2, r2, #4
 8002a44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	69d9      	ldr	r1, [r3, #28]
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	691a      	ldr	r2, [r3, #16]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	430a      	orrs	r2, r1
 8002a56:	61da      	str	r2, [r3, #28]
      break;
 8002a58:	e064      	b.n	8002b24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68b9      	ldr	r1, [r7, #8]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f000 fba1 	bl	80031a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	69da      	ldr	r2, [r3, #28]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	69da      	ldr	r2, [r3, #28]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	69d9      	ldr	r1, [r3, #28]
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	021a      	lsls	r2, r3, #8
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	430a      	orrs	r2, r1
 8002a98:	61da      	str	r2, [r3, #28]
      break;
 8002a9a:	e043      	b.n	8002b24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68b9      	ldr	r1, [r7, #8]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 fc0a 	bl	80032bc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f042 0208 	orr.w	r2, r2, #8
 8002ab6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f022 0204 	bic.w	r2, r2, #4
 8002ac6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	691a      	ldr	r2, [r3, #16]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8002ada:	e023      	b.n	8002b24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68b9      	ldr	r1, [r7, #8]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f000 fc4e 	bl	8003384 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002af6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b06:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	021a      	lsls	r2, r3, #8
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8002b1c:	e002      	b.n	8002b24 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	75fb      	strb	r3, [r7, #23]
      break;
 8002b22:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002b2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3718      	adds	r7, #24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop

08002b38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b42:	2300      	movs	r3, #0
 8002b44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d101      	bne.n	8002b54 <HAL_TIM_ConfigClockSource+0x1c>
 8002b50:	2302      	movs	r3, #2
 8002b52:	e0de      	b.n	8002d12 <HAL_TIM_ConfigClockSource+0x1da>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2202      	movs	r2, #2
 8002b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8002b72:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002b76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002b7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68ba      	ldr	r2, [r7, #8]
 8002b86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a63      	ldr	r2, [pc, #396]	@ (8002d1c <HAL_TIM_ConfigClockSource+0x1e4>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	f000 80a9 	beq.w	8002ce6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002b94:	4a61      	ldr	r2, [pc, #388]	@ (8002d1c <HAL_TIM_ConfigClockSource+0x1e4>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	f200 80ae 	bhi.w	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002b9c:	4a60      	ldr	r2, [pc, #384]	@ (8002d20 <HAL_TIM_ConfigClockSource+0x1e8>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	f000 80a1 	beq.w	8002ce6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002ba4:	4a5e      	ldr	r2, [pc, #376]	@ (8002d20 <HAL_TIM_ConfigClockSource+0x1e8>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	f200 80a6 	bhi.w	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002bac:	4a5d      	ldr	r2, [pc, #372]	@ (8002d24 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	f000 8099 	beq.w	8002ce6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002bb4:	4a5b      	ldr	r2, [pc, #364]	@ (8002d24 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	f200 809e 	bhi.w	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002bbc:	4a5a      	ldr	r2, [pc, #360]	@ (8002d28 <HAL_TIM_ConfigClockSource+0x1f0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	f000 8091 	beq.w	8002ce6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002bc4:	4a58      	ldr	r2, [pc, #352]	@ (8002d28 <HAL_TIM_ConfigClockSource+0x1f0>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	f200 8096 	bhi.w	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002bcc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002bd0:	f000 8089 	beq.w	8002ce6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002bd4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002bd8:	f200 808e 	bhi.w	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002bdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002be0:	d03e      	beq.n	8002c60 <HAL_TIM_ConfigClockSource+0x128>
 8002be2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002be6:	f200 8087 	bhi.w	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002bea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bee:	f000 8086 	beq.w	8002cfe <HAL_TIM_ConfigClockSource+0x1c6>
 8002bf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bf6:	d87f      	bhi.n	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002bf8:	2b70      	cmp	r3, #112	@ 0x70
 8002bfa:	d01a      	beq.n	8002c32 <HAL_TIM_ConfigClockSource+0xfa>
 8002bfc:	2b70      	cmp	r3, #112	@ 0x70
 8002bfe:	d87b      	bhi.n	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002c00:	2b60      	cmp	r3, #96	@ 0x60
 8002c02:	d050      	beq.n	8002ca6 <HAL_TIM_ConfigClockSource+0x16e>
 8002c04:	2b60      	cmp	r3, #96	@ 0x60
 8002c06:	d877      	bhi.n	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002c08:	2b50      	cmp	r3, #80	@ 0x50
 8002c0a:	d03c      	beq.n	8002c86 <HAL_TIM_ConfigClockSource+0x14e>
 8002c0c:	2b50      	cmp	r3, #80	@ 0x50
 8002c0e:	d873      	bhi.n	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002c10:	2b40      	cmp	r3, #64	@ 0x40
 8002c12:	d058      	beq.n	8002cc6 <HAL_TIM_ConfigClockSource+0x18e>
 8002c14:	2b40      	cmp	r3, #64	@ 0x40
 8002c16:	d86f      	bhi.n	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002c18:	2b30      	cmp	r3, #48	@ 0x30
 8002c1a:	d064      	beq.n	8002ce6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002c1c:	2b30      	cmp	r3, #48	@ 0x30
 8002c1e:	d86b      	bhi.n	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002c20:	2b20      	cmp	r3, #32
 8002c22:	d060      	beq.n	8002ce6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002c24:	2b20      	cmp	r3, #32
 8002c26:	d867      	bhi.n	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d05c      	beq.n	8002ce6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002c2c:	2b10      	cmp	r3, #16
 8002c2e:	d05a      	beq.n	8002ce6 <HAL_TIM_ConfigClockSource+0x1ae>
 8002c30:	e062      	b.n	8002cf8 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c42:	f000 fc81 	bl	8003548 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002c54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68ba      	ldr	r2, [r7, #8]
 8002c5c:	609a      	str	r2, [r3, #8]
      break;
 8002c5e:	e04f      	b.n	8002d00 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c70:	f000 fc6a 	bl	8003548 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689a      	ldr	r2, [r3, #8]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c82:	609a      	str	r2, [r3, #8]
      break;
 8002c84:	e03c      	b.n	8002d00 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c92:	461a      	mov	r2, r3
 8002c94:	f000 fbdc 	bl	8003450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2150      	movs	r1, #80	@ 0x50
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f000 fc35 	bl	800350e <TIM_ITRx_SetConfig>
      break;
 8002ca4:	e02c      	b.n	8002d00 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	f000 fbfb 	bl	80034ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2160      	movs	r1, #96	@ 0x60
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f000 fc25 	bl	800350e <TIM_ITRx_SetConfig>
      break;
 8002cc4:	e01c      	b.n	8002d00 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	f000 fbbc 	bl	8003450 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2140      	movs	r1, #64	@ 0x40
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 fc15 	bl	800350e <TIM_ITRx_SetConfig>
      break;
 8002ce4:	e00c      	b.n	8002d00 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4619      	mov	r1, r3
 8002cf0:	4610      	mov	r0, r2
 8002cf2:	f000 fc0c 	bl	800350e <TIM_ITRx_SetConfig>
      break;
 8002cf6:	e003      	b.n	8002d00 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8002cfc:	e000      	b.n	8002d00 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8002cfe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	00100070 	.word	0x00100070
 8002d20:	00100040 	.word	0x00100040
 8002d24:	00100030 	.word	0x00100030
 8002d28:	00100020 	.word	0x00100020

08002d2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a42      	ldr	r2, [pc, #264]	@ (8002e48 <TIM_Base_SetConfig+0x11c>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d00f      	beq.n	8002d64 <TIM_Base_SetConfig+0x38>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d4a:	d00b      	beq.n	8002d64 <TIM_Base_SetConfig+0x38>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a3f      	ldr	r2, [pc, #252]	@ (8002e4c <TIM_Base_SetConfig+0x120>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d007      	beq.n	8002d64 <TIM_Base_SetConfig+0x38>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a3e      	ldr	r2, [pc, #248]	@ (8002e50 <TIM_Base_SetConfig+0x124>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d003      	beq.n	8002d64 <TIM_Base_SetConfig+0x38>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a3d      	ldr	r2, [pc, #244]	@ (8002e54 <TIM_Base_SetConfig+0x128>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d108      	bne.n	8002d76 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	68fa      	ldr	r2, [r7, #12]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a33      	ldr	r2, [pc, #204]	@ (8002e48 <TIM_Base_SetConfig+0x11c>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d01b      	beq.n	8002db6 <TIM_Base_SetConfig+0x8a>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d84:	d017      	beq.n	8002db6 <TIM_Base_SetConfig+0x8a>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a30      	ldr	r2, [pc, #192]	@ (8002e4c <TIM_Base_SetConfig+0x120>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d013      	beq.n	8002db6 <TIM_Base_SetConfig+0x8a>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a2f      	ldr	r2, [pc, #188]	@ (8002e50 <TIM_Base_SetConfig+0x124>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d00f      	beq.n	8002db6 <TIM_Base_SetConfig+0x8a>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a2e      	ldr	r2, [pc, #184]	@ (8002e54 <TIM_Base_SetConfig+0x128>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d00b      	beq.n	8002db6 <TIM_Base_SetConfig+0x8a>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a2d      	ldr	r2, [pc, #180]	@ (8002e58 <TIM_Base_SetConfig+0x12c>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d007      	beq.n	8002db6 <TIM_Base_SetConfig+0x8a>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	4a2c      	ldr	r2, [pc, #176]	@ (8002e5c <TIM_Base_SetConfig+0x130>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d003      	beq.n	8002db6 <TIM_Base_SetConfig+0x8a>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a2b      	ldr	r2, [pc, #172]	@ (8002e60 <TIM_Base_SetConfig+0x134>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d108      	bne.n	8002dc8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002dbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	68fa      	ldr	r2, [r7, #12]
 8002dda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	4a16      	ldr	r2, [pc, #88]	@ (8002e48 <TIM_Base_SetConfig+0x11c>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d00f      	beq.n	8002e14 <TIM_Base_SetConfig+0xe8>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4a17      	ldr	r2, [pc, #92]	@ (8002e54 <TIM_Base_SetConfig+0x128>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d00b      	beq.n	8002e14 <TIM_Base_SetConfig+0xe8>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a16      	ldr	r2, [pc, #88]	@ (8002e58 <TIM_Base_SetConfig+0x12c>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d007      	beq.n	8002e14 <TIM_Base_SetConfig+0xe8>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a15      	ldr	r2, [pc, #84]	@ (8002e5c <TIM_Base_SetConfig+0x130>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d003      	beq.n	8002e14 <TIM_Base_SetConfig+0xe8>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a14      	ldr	r2, [pc, #80]	@ (8002e60 <TIM_Base_SetConfig+0x134>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d103      	bne.n	8002e1c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	691a      	ldr	r2, [r3, #16]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2201      	movs	r2, #1
 8002e20:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d105      	bne.n	8002e3a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	f023 0201 	bic.w	r2, r3, #1
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	611a      	str	r2, [r3, #16]
  }
}
 8002e3a:	bf00      	nop
 8002e3c:	3714      	adds	r7, #20
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	40012c00 	.word	0x40012c00
 8002e4c:	40000400 	.word	0x40000400
 8002e50:	40000800 	.word	0x40000800
 8002e54:	40013400 	.word	0x40013400
 8002e58:	40014000 	.word	0x40014000
 8002e5c:	40014400 	.word	0x40014400
 8002e60:	40014800 	.word	0x40014800

08002e64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b087      	sub	sp, #28
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a1b      	ldr	r3, [r3, #32]
 8002e72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a1b      	ldr	r3, [r3, #32]
 8002e78:	f023 0201 	bic.w	r2, r3, #1
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	699b      	ldr	r3, [r3, #24]
 8002e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f023 0303 	bic.w	r3, r3, #3
 8002e9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	f023 0302 	bic.w	r3, r3, #2
 8002eb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	4a2c      	ldr	r2, [pc, #176]	@ (8002f70 <TIM_OC1_SetConfig+0x10c>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d00f      	beq.n	8002ee4 <TIM_OC1_SetConfig+0x80>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4a2b      	ldr	r2, [pc, #172]	@ (8002f74 <TIM_OC1_SetConfig+0x110>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d00b      	beq.n	8002ee4 <TIM_OC1_SetConfig+0x80>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	4a2a      	ldr	r2, [pc, #168]	@ (8002f78 <TIM_OC1_SetConfig+0x114>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d007      	beq.n	8002ee4 <TIM_OC1_SetConfig+0x80>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	4a29      	ldr	r2, [pc, #164]	@ (8002f7c <TIM_OC1_SetConfig+0x118>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d003      	beq.n	8002ee4 <TIM_OC1_SetConfig+0x80>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	4a28      	ldr	r2, [pc, #160]	@ (8002f80 <TIM_OC1_SetConfig+0x11c>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d10c      	bne.n	8002efe <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	f023 0308 	bic.w	r3, r3, #8
 8002eea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	697a      	ldr	r2, [r7, #20]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f023 0304 	bic.w	r3, r3, #4
 8002efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a1b      	ldr	r2, [pc, #108]	@ (8002f70 <TIM_OC1_SetConfig+0x10c>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d00f      	beq.n	8002f26 <TIM_OC1_SetConfig+0xc2>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a1a      	ldr	r2, [pc, #104]	@ (8002f74 <TIM_OC1_SetConfig+0x110>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d00b      	beq.n	8002f26 <TIM_OC1_SetConfig+0xc2>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a19      	ldr	r2, [pc, #100]	@ (8002f78 <TIM_OC1_SetConfig+0x114>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d007      	beq.n	8002f26 <TIM_OC1_SetConfig+0xc2>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a18      	ldr	r2, [pc, #96]	@ (8002f7c <TIM_OC1_SetConfig+0x118>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d003      	beq.n	8002f26 <TIM_OC1_SetConfig+0xc2>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a17      	ldr	r2, [pc, #92]	@ (8002f80 <TIM_OC1_SetConfig+0x11c>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d111      	bne.n	8002f4a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002f34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	695b      	ldr	r3, [r3, #20]
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	697a      	ldr	r2, [r7, #20]
 8002f62:	621a      	str	r2, [r3, #32]
}
 8002f64:	bf00      	nop
 8002f66:	371c      	adds	r7, #28
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr
 8002f70:	40012c00 	.word	0x40012c00
 8002f74:	40013400 	.word	0x40013400
 8002f78:	40014000 	.word	0x40014000
 8002f7c:	40014400 	.word	0x40014400
 8002f80:	40014800 	.word	0x40014800

08002f84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b087      	sub	sp, #28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	f023 0210 	bic.w	r2, r3, #16
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	699b      	ldr	r3, [r3, #24]
 8002faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002fb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	021b      	lsls	r3, r3, #8
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	f023 0320 	bic.w	r3, r3, #32
 8002fd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	011b      	lsls	r3, r3, #4
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	4a28      	ldr	r2, [pc, #160]	@ (8003084 <TIM_OC2_SetConfig+0x100>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d003      	beq.n	8002ff0 <TIM_OC2_SetConfig+0x6c>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4a27      	ldr	r2, [pc, #156]	@ (8003088 <TIM_OC2_SetConfig+0x104>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d10d      	bne.n	800300c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ff6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	697a      	ldr	r2, [r7, #20]
 8003000:	4313      	orrs	r3, r2
 8003002:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800300a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a1d      	ldr	r2, [pc, #116]	@ (8003084 <TIM_OC2_SetConfig+0x100>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d00f      	beq.n	8003034 <TIM_OC2_SetConfig+0xb0>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a1c      	ldr	r2, [pc, #112]	@ (8003088 <TIM_OC2_SetConfig+0x104>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d00b      	beq.n	8003034 <TIM_OC2_SetConfig+0xb0>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a1b      	ldr	r2, [pc, #108]	@ (800308c <TIM_OC2_SetConfig+0x108>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d007      	beq.n	8003034 <TIM_OC2_SetConfig+0xb0>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a1a      	ldr	r2, [pc, #104]	@ (8003090 <TIM_OC2_SetConfig+0x10c>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d003      	beq.n	8003034 <TIM_OC2_SetConfig+0xb0>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a19      	ldr	r2, [pc, #100]	@ (8003094 <TIM_OC2_SetConfig+0x110>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d113      	bne.n	800305c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800303a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003042:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	695b      	ldr	r3, [r3, #20]
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	4313      	orrs	r3, r2
 800304e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	699b      	ldr	r3, [r3, #24]
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	4313      	orrs	r3, r2
 800305a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	68fa      	ldr	r2, [r7, #12]
 8003066:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	621a      	str	r2, [r3, #32]
}
 8003076:	bf00      	nop
 8003078:	371c      	adds	r7, #28
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	40012c00 	.word	0x40012c00
 8003088:	40013400 	.word	0x40013400
 800308c:	40014000 	.word	0x40014000
 8003090:	40014400 	.word	0x40014400
 8003094:	40014800 	.word	0x40014800

08003098 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003098:	b480      	push	{r7}
 800309a:	b087      	sub	sp, #28
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a1b      	ldr	r3, [r3, #32]
 80030a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f023 0303 	bic.w	r3, r3, #3
 80030d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68fa      	ldr	r2, [r7, #12]
 80030da:	4313      	orrs	r3, r2
 80030dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80030e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	021b      	lsls	r3, r3, #8
 80030ec:	697a      	ldr	r2, [r7, #20]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a27      	ldr	r2, [pc, #156]	@ (8003194 <TIM_OC3_SetConfig+0xfc>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d003      	beq.n	8003102 <TIM_OC3_SetConfig+0x6a>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a26      	ldr	r2, [pc, #152]	@ (8003198 <TIM_OC3_SetConfig+0x100>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d10d      	bne.n	800311e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003108:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	021b      	lsls	r3, r3, #8
 8003110:	697a      	ldr	r2, [r7, #20]
 8003112:	4313      	orrs	r3, r2
 8003114:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800311c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a1c      	ldr	r2, [pc, #112]	@ (8003194 <TIM_OC3_SetConfig+0xfc>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d00f      	beq.n	8003146 <TIM_OC3_SetConfig+0xae>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a1b      	ldr	r2, [pc, #108]	@ (8003198 <TIM_OC3_SetConfig+0x100>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d00b      	beq.n	8003146 <TIM_OC3_SetConfig+0xae>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a1a      	ldr	r2, [pc, #104]	@ (800319c <TIM_OC3_SetConfig+0x104>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d007      	beq.n	8003146 <TIM_OC3_SetConfig+0xae>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4a19      	ldr	r2, [pc, #100]	@ (80031a0 <TIM_OC3_SetConfig+0x108>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d003      	beq.n	8003146 <TIM_OC3_SetConfig+0xae>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a18      	ldr	r2, [pc, #96]	@ (80031a4 <TIM_OC3_SetConfig+0x10c>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d113      	bne.n	800316e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800314c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003154:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	011b      	lsls	r3, r3, #4
 800315c:	693a      	ldr	r2, [r7, #16]
 800315e:	4313      	orrs	r3, r2
 8003160:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	4313      	orrs	r3, r2
 800316c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	621a      	str	r2, [r3, #32]
}
 8003188:	bf00      	nop
 800318a:	371c      	adds	r7, #28
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	40012c00 	.word	0x40012c00
 8003198:	40013400 	.word	0x40013400
 800319c:	40014000 	.word	0x40014000
 80031a0:	40014400 	.word	0x40014400
 80031a4:	40014800 	.word	0x40014800

080031a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b087      	sub	sp, #28
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a1b      	ldr	r3, [r3, #32]
 80031bc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	69db      	ldr	r3, [r3, #28]
 80031ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80031da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	021b      	lsls	r3, r3, #8
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80031f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	031b      	lsls	r3, r3, #12
 80031fe:	697a      	ldr	r2, [r7, #20]
 8003200:	4313      	orrs	r3, r2
 8003202:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a28      	ldr	r2, [pc, #160]	@ (80032a8 <TIM_OC4_SetConfig+0x100>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d003      	beq.n	8003214 <TIM_OC4_SetConfig+0x6c>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a27      	ldr	r2, [pc, #156]	@ (80032ac <TIM_OC4_SetConfig+0x104>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d10d      	bne.n	8003230 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800321a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	031b      	lsls	r3, r3, #12
 8003222:	697a      	ldr	r2, [r7, #20]
 8003224:	4313      	orrs	r3, r2
 8003226:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800322e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a1d      	ldr	r2, [pc, #116]	@ (80032a8 <TIM_OC4_SetConfig+0x100>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d00f      	beq.n	8003258 <TIM_OC4_SetConfig+0xb0>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a1c      	ldr	r2, [pc, #112]	@ (80032ac <TIM_OC4_SetConfig+0x104>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d00b      	beq.n	8003258 <TIM_OC4_SetConfig+0xb0>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a1b      	ldr	r2, [pc, #108]	@ (80032b0 <TIM_OC4_SetConfig+0x108>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d007      	beq.n	8003258 <TIM_OC4_SetConfig+0xb0>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a1a      	ldr	r2, [pc, #104]	@ (80032b4 <TIM_OC4_SetConfig+0x10c>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d003      	beq.n	8003258 <TIM_OC4_SetConfig+0xb0>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a19      	ldr	r2, [pc, #100]	@ (80032b8 <TIM_OC4_SetConfig+0x110>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d113      	bne.n	8003280 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800325e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003266:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	695b      	ldr	r3, [r3, #20]
 800326c:	019b      	lsls	r3, r3, #6
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	4313      	orrs	r3, r2
 8003272:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	019b      	lsls	r3, r3, #6
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	4313      	orrs	r3, r2
 800327e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685a      	ldr	r2, [r3, #4]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	697a      	ldr	r2, [r7, #20]
 8003298:	621a      	str	r2, [r3, #32]
}
 800329a:	bf00      	nop
 800329c:	371c      	adds	r7, #28
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	40012c00 	.word	0x40012c00
 80032ac:	40013400 	.word	0x40013400
 80032b0:	40014000 	.word	0x40014000
 80032b4:	40014400 	.word	0x40014400
 80032b8:	40014800 	.word	0x40014800

080032bc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80032bc:	b480      	push	{r7}
 80032be:	b087      	sub	sp, #28
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a1b      	ldr	r3, [r3, #32]
 80032ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003300:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	041b      	lsls	r3, r3, #16
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	4313      	orrs	r3, r2
 800330c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a17      	ldr	r2, [pc, #92]	@ (8003370 <TIM_OC5_SetConfig+0xb4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d00f      	beq.n	8003336 <TIM_OC5_SetConfig+0x7a>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a16      	ldr	r2, [pc, #88]	@ (8003374 <TIM_OC5_SetConfig+0xb8>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d00b      	beq.n	8003336 <TIM_OC5_SetConfig+0x7a>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a15      	ldr	r2, [pc, #84]	@ (8003378 <TIM_OC5_SetConfig+0xbc>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d007      	beq.n	8003336 <TIM_OC5_SetConfig+0x7a>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	4a14      	ldr	r2, [pc, #80]	@ (800337c <TIM_OC5_SetConfig+0xc0>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d003      	beq.n	8003336 <TIM_OC5_SetConfig+0x7a>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a13      	ldr	r2, [pc, #76]	@ (8003380 <TIM_OC5_SetConfig+0xc4>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d109      	bne.n	800334a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800333c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	021b      	lsls	r3, r3, #8
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	4313      	orrs	r3, r2
 8003348:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	697a      	ldr	r2, [r7, #20]
 800334e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	693a      	ldr	r2, [r7, #16]
 8003362:	621a      	str	r2, [r3, #32]
}
 8003364:	bf00      	nop
 8003366:	371c      	adds	r7, #28
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr
 8003370:	40012c00 	.word	0x40012c00
 8003374:	40013400 	.word	0x40013400
 8003378:	40014000 	.word	0x40014000
 800337c:	40014400 	.word	0x40014400
 8003380:	40014800 	.word	0x40014800

08003384 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003384:	b480      	push	{r7}
 8003386:	b087      	sub	sp, #28
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a1b      	ldr	r3, [r3, #32]
 8003398:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80033b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	021b      	lsls	r3, r3, #8
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80033ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	051b      	lsls	r3, r3, #20
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	4a18      	ldr	r2, [pc, #96]	@ (800343c <TIM_OC6_SetConfig+0xb8>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d00f      	beq.n	8003400 <TIM_OC6_SetConfig+0x7c>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	4a17      	ldr	r2, [pc, #92]	@ (8003440 <TIM_OC6_SetConfig+0xbc>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d00b      	beq.n	8003400 <TIM_OC6_SetConfig+0x7c>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4a16      	ldr	r2, [pc, #88]	@ (8003444 <TIM_OC6_SetConfig+0xc0>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d007      	beq.n	8003400 <TIM_OC6_SetConfig+0x7c>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4a15      	ldr	r2, [pc, #84]	@ (8003448 <TIM_OC6_SetConfig+0xc4>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d003      	beq.n	8003400 <TIM_OC6_SetConfig+0x7c>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4a14      	ldr	r2, [pc, #80]	@ (800344c <TIM_OC6_SetConfig+0xc8>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d109      	bne.n	8003414 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003406:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	029b      	lsls	r3, r3, #10
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	4313      	orrs	r3, r2
 8003412:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	697a      	ldr	r2, [r7, #20]
 8003418:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	621a      	str	r2, [r3, #32]
}
 800342e:	bf00      	nop
 8003430:	371c      	adds	r7, #28
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	40012c00 	.word	0x40012c00
 8003440:	40013400 	.word	0x40013400
 8003444:	40014000 	.word	0x40014000
 8003448:	40014400 	.word	0x40014400
 800344c:	40014800 	.word	0x40014800

08003450 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003450:	b480      	push	{r7}
 8003452:	b087      	sub	sp, #28
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6a1b      	ldr	r3, [r3, #32]
 8003460:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	6a1b      	ldr	r3, [r3, #32]
 8003466:	f023 0201 	bic.w	r2, r3, #1
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800347a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	4313      	orrs	r3, r2
 8003484:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f023 030a 	bic.w	r3, r3, #10
 800348c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800348e:	697a      	ldr	r2, [r7, #20]
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	4313      	orrs	r3, r2
 8003494:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	693a      	ldr	r2, [r7, #16]
 800349a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	621a      	str	r2, [r3, #32]
}
 80034a2:	bf00      	nop
 80034a4:	371c      	adds	r7, #28
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr

080034ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80034ae:	b480      	push	{r7}
 80034b0:	b087      	sub	sp, #28
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	60f8      	str	r0, [r7, #12]
 80034b6:	60b9      	str	r1, [r7, #8]
 80034b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	f023 0210 	bic.w	r2, r3, #16
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80034d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	031b      	lsls	r3, r3, #12
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80034ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	621a      	str	r2, [r3, #32]
}
 8003502:	bf00      	nop
 8003504:	371c      	adds	r7, #28
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr

0800350e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800350e:	b480      	push	{r7}
 8003510:	b085      	sub	sp, #20
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
 8003516:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003524:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003528:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	4313      	orrs	r3, r2
 8003530:	f043 0307 	orr.w	r3, r3, #7
 8003534:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	68fa      	ldr	r2, [r7, #12]
 800353a:	609a      	str	r2, [r3, #8]
}
 800353c:	bf00      	nop
 800353e:	3714      	adds	r7, #20
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003548:	b480      	push	{r7}
 800354a:	b087      	sub	sp, #28
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
 8003554:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003562:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	021a      	lsls	r2, r3, #8
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	431a      	orrs	r2, r3
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	4313      	orrs	r3, r2
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	4313      	orrs	r3, r2
 8003574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	697a      	ldr	r2, [r7, #20]
 800357a:	609a      	str	r2, [r3, #8]
}
 800357c:	bf00      	nop
 800357e:	371c      	adds	r7, #28
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003588:	b480      	push	{r7}
 800358a:	b087      	sub	sp, #28
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	f003 031f 	and.w	r3, r3, #31
 800359a:	2201      	movs	r2, #1
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6a1a      	ldr	r2, [r3, #32]
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	43db      	mvns	r3, r3
 80035aa:	401a      	ands	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6a1a      	ldr	r2, [r3, #32]
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	f003 031f 	and.w	r3, r3, #31
 80035ba:	6879      	ldr	r1, [r7, #4]
 80035bc:	fa01 f303 	lsl.w	r3, r1, r3
 80035c0:	431a      	orrs	r2, r3
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	621a      	str	r2, [r3, #32]
}
 80035c6:	bf00      	nop
 80035c8:	371c      	adds	r7, #28
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
	...

080035d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d101      	bne.n	80035ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035e8:	2302      	movs	r3, #2
 80035ea:	e065      	b.n	80036b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2202      	movs	r2, #2
 80035f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a2c      	ldr	r2, [pc, #176]	@ (80036c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d004      	beq.n	8003620 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a2b      	ldr	r2, [pc, #172]	@ (80036c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d108      	bne.n	8003632 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003626:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	4313      	orrs	r3, r2
 8003630:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003638:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800363c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	4313      	orrs	r3, r2
 8003646:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68fa      	ldr	r2, [r7, #12]
 800364e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a1b      	ldr	r2, [pc, #108]	@ (80036c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d018      	beq.n	800368c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003662:	d013      	beq.n	800368c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a18      	ldr	r2, [pc, #96]	@ (80036cc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d00e      	beq.n	800368c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a17      	ldr	r2, [pc, #92]	@ (80036d0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d009      	beq.n	800368c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a12      	ldr	r2, [pc, #72]	@ (80036c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d004      	beq.n	800368c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a13      	ldr	r2, [pc, #76]	@ (80036d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d10c      	bne.n	80036a6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003692:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	68ba      	ldr	r2, [r7, #8]
 800369a:	4313      	orrs	r3, r2
 800369c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3714      	adds	r7, #20
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr
 80036c4:	40012c00 	.word	0x40012c00
 80036c8:	40013400 	.word	0x40013400
 80036cc:	40000400 	.word	0x40000400
 80036d0:	40000800 	.word	0x40000800
 80036d4:	40014000 	.word	0x40014000

080036d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e042      	b.n	8003770 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d106      	bne.n	8003702 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f7fd fa5d 	bl	8000bbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2224      	movs	r2, #36	@ 0x24
 8003706:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 0201 	bic.w	r2, r2, #1
 8003718:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800371e:	2b00      	cmp	r3, #0
 8003720:	d002      	beq.n	8003728 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 fee4 	bl	80044f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 fc15 	bl	8003f58 <UART_SetConfig>
 800372e:	4603      	mov	r3, r0
 8003730:	2b01      	cmp	r3, #1
 8003732:	d101      	bne.n	8003738 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e01b      	b.n	8003770 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	685a      	ldr	r2, [r3, #4]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003746:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003756:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f042 0201 	orr.w	r2, r2, #1
 8003766:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f000 ff63 	bl	8004634 <UART_CheckIdleState>
 800376e:	4603      	mov	r3, r0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b08a      	sub	sp, #40	@ 0x28
 800377c:	af02      	add	r7, sp, #8
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	603b      	str	r3, [r7, #0]
 8003784:	4613      	mov	r3, r2
 8003786:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800378e:	2b20      	cmp	r3, #32
 8003790:	d17b      	bne.n	800388a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d002      	beq.n	800379e <HAL_UART_Transmit+0x26>
 8003798:	88fb      	ldrh	r3, [r7, #6]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d101      	bne.n	80037a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e074      	b.n	800388c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2221      	movs	r2, #33	@ 0x21
 80037ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037b2:	f7fd fbc5 	bl	8000f40 <HAL_GetTick>
 80037b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	88fa      	ldrh	r2, [r7, #6]
 80037bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	88fa      	ldrh	r2, [r7, #6]
 80037c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037d0:	d108      	bne.n	80037e4 <HAL_UART_Transmit+0x6c>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d104      	bne.n	80037e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80037da:	2300      	movs	r3, #0
 80037dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	61bb      	str	r3, [r7, #24]
 80037e2:	e003      	b.n	80037ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80037e8:	2300      	movs	r3, #0
 80037ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80037ec:	e030      	b.n	8003850 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	2200      	movs	r2, #0
 80037f6:	2180      	movs	r1, #128	@ 0x80
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	f000 ffc5 	bl	8004788 <UART_WaitOnFlagUntilTimeout>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d005      	beq.n	8003810 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2220      	movs	r2, #32
 8003808:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e03d      	b.n	800388c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10b      	bne.n	800382e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	881b      	ldrh	r3, [r3, #0]
 800381a:	461a      	mov	r2, r3
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003824:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	3302      	adds	r3, #2
 800382a:	61bb      	str	r3, [r7, #24]
 800382c:	e007      	b.n	800383e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	781a      	ldrb	r2, [r3, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	3301      	adds	r3, #1
 800383c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003844:	b29b      	uxth	r3, r3
 8003846:	3b01      	subs	r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003856:	b29b      	uxth	r3, r3
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1c8      	bne.n	80037ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	2200      	movs	r2, #0
 8003864:	2140      	movs	r1, #64	@ 0x40
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f000 ff8e 	bl	8004788 <UART_WaitOnFlagUntilTimeout>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d005      	beq.n	800387e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2220      	movs	r2, #32
 8003876:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e006      	b.n	800388c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2220      	movs	r2, #32
 8003882:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003886:	2300      	movs	r3, #0
 8003888:	e000      	b.n	800388c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800388a:	2302      	movs	r3, #2
  }
}
 800388c:	4618      	mov	r0, r3
 800388e:	3720      	adds	r7, #32
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b0ba      	sub	sp, #232	@ 0xe8
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	69db      	ldr	r3, [r3, #28]
 80038a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80038ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80038be:	f640 030f 	movw	r3, #2063	@ 0x80f
 80038c2:	4013      	ands	r3, r2
 80038c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80038c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d11b      	bne.n	8003908 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80038d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038d4:	f003 0320 	and.w	r3, r3, #32
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d015      	beq.n	8003908 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80038dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038e0:	f003 0320 	and.w	r3, r3, #32
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d105      	bne.n	80038f4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80038e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d009      	beq.n	8003908 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f000 8300 	beq.w	8003efe <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	4798      	blx	r3
      }
      return;
 8003906:	e2fa      	b.n	8003efe <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003908:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 8123 	beq.w	8003b58 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003912:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003916:	4b8d      	ldr	r3, [pc, #564]	@ (8003b4c <HAL_UART_IRQHandler+0x2b8>)
 8003918:	4013      	ands	r3, r2
 800391a:	2b00      	cmp	r3, #0
 800391c:	d106      	bne.n	800392c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800391e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003922:	4b8b      	ldr	r3, [pc, #556]	@ (8003b50 <HAL_UART_IRQHandler+0x2bc>)
 8003924:	4013      	ands	r3, r2
 8003926:	2b00      	cmp	r3, #0
 8003928:	f000 8116 	beq.w	8003b58 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800392c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003930:	f003 0301 	and.w	r3, r3, #1
 8003934:	2b00      	cmp	r3, #0
 8003936:	d011      	beq.n	800395c <HAL_UART_IRQHandler+0xc8>
 8003938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800393c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003940:	2b00      	cmp	r3, #0
 8003942:	d00b      	beq.n	800395c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2201      	movs	r2, #1
 800394a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003952:	f043 0201 	orr.w	r2, r3, #1
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800395c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d011      	beq.n	800398c <HAL_UART_IRQHandler+0xf8>
 8003968:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800396c:	f003 0301 	and.w	r3, r3, #1
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00b      	beq.n	800398c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2202      	movs	r2, #2
 800397a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003982:	f043 0204 	orr.w	r2, r3, #4
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800398c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003990:	f003 0304 	and.w	r3, r3, #4
 8003994:	2b00      	cmp	r3, #0
 8003996:	d011      	beq.n	80039bc <HAL_UART_IRQHandler+0x128>
 8003998:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800399c:	f003 0301 	and.w	r3, r3, #1
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00b      	beq.n	80039bc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2204      	movs	r2, #4
 80039aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039b2:	f043 0202 	orr.w	r2, r3, #2
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80039bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039c0:	f003 0308 	and.w	r3, r3, #8
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d017      	beq.n	80039f8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80039c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039cc:	f003 0320 	and.w	r3, r3, #32
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d105      	bne.n	80039e0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80039d4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80039d8:	4b5c      	ldr	r3, [pc, #368]	@ (8003b4c <HAL_UART_IRQHandler+0x2b8>)
 80039da:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00b      	beq.n	80039f8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2208      	movs	r2, #8
 80039e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ee:	f043 0208 	orr.w	r2, r3, #8
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80039f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d012      	beq.n	8003a2a <HAL_UART_IRQHandler+0x196>
 8003a04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a08:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00c      	beq.n	8003a2a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003a18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a20:	f043 0220 	orr.w	r2, r3, #32
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f000 8266 	beq.w	8003f02 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a3a:	f003 0320 	and.w	r3, r3, #32
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d013      	beq.n	8003a6a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003a42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a46:	f003 0320 	and.w	r3, r3, #32
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d105      	bne.n	8003a5a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003a4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d007      	beq.n	8003a6a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a70:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a7e:	2b40      	cmp	r3, #64	@ 0x40
 8003a80:	d005      	beq.n	8003a8e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003a82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a86:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d054      	beq.n	8003b38 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 fee7 	bl	8004862 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a9e:	2b40      	cmp	r3, #64	@ 0x40
 8003aa0:	d146      	bne.n	8003b30 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	3308      	adds	r3, #8
 8003aa8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003ab0:	e853 3f00 	ldrex	r3, [r3]
 8003ab4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003ab8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003abc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ac0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	3308      	adds	r3, #8
 8003aca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003ace:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003ad2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003ada:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003ade:	e841 2300 	strex	r3, r2, [r1]
 8003ae2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003ae6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1d9      	bne.n	8003aa2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d017      	beq.n	8003b28 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003afe:	4a15      	ldr	r2, [pc, #84]	@ (8003b54 <HAL_UART_IRQHandler+0x2c0>)
 8003b00:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7fd fb8d 	bl	8001228 <HAL_DMA_Abort_IT>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d019      	beq.n	8003b48 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8003b22:	4610      	mov	r0, r2
 8003b24:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b26:	e00f      	b.n	8003b48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 f9ff 	bl	8003f2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b2e:	e00b      	b.n	8003b48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 f9fb 	bl	8003f2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b36:	e007      	b.n	8003b48 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f000 f9f7 	bl	8003f2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8003b46:	e1dc      	b.n	8003f02 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b48:	bf00      	nop
    return;
 8003b4a:	e1da      	b.n	8003f02 <HAL_UART_IRQHandler+0x66e>
 8003b4c:	10000001 	.word	0x10000001
 8003b50:	04000120 	.word	0x04000120
 8003b54:	0800492f 	.word	0x0800492f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	f040 8170 	bne.w	8003e42 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b66:	f003 0310 	and.w	r3, r3, #16
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	f000 8169 	beq.w	8003e42 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003b70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b74:	f003 0310 	and.w	r3, r3, #16
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	f000 8162 	beq.w	8003e42 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2210      	movs	r2, #16
 8003b84:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b90:	2b40      	cmp	r3, #64	@ 0x40
 8003b92:	f040 80d8 	bne.w	8003d46 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003ba4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f000 80af 	beq.w	8003d0c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003bb4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	f080 80a7 	bcs.w	8003d0c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003bc4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0320 	and.w	r3, r3, #32
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	f040 8087 	bne.w	8003cea <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003be8:	e853 3f00 	ldrex	r3, [r3]
 8003bec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003bf0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003bf4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bf8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	461a      	mov	r2, r3
 8003c02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003c06:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003c0a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c0e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003c12:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003c16:	e841 2300 	strex	r3, r2, [r1]
 8003c1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003c1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d1da      	bne.n	8003bdc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	3308      	adds	r3, #8
 8003c2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c30:	e853 3f00 	ldrex	r3, [r3]
 8003c34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003c36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c38:	f023 0301 	bic.w	r3, r3, #1
 8003c3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3308      	adds	r3, #8
 8003c46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c4a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003c4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003c52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003c56:	e841 2300 	strex	r3, r2, [r1]
 8003c5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003c5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1e1      	bne.n	8003c26 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	3308      	adds	r3, #8
 8003c68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c6c:	e853 3f00 	ldrex	r3, [r3]
 8003c70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003c72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	3308      	adds	r3, #8
 8003c82:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003c86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003c88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003c8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003c8e:	e841 2300 	strex	r3, r2, [r1]
 8003c92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003c94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1e3      	bne.n	8003c62 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cb0:	e853 3f00 	ldrex	r3, [r3]
 8003cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003cb8:	f023 0310 	bic.w	r3, r3, #16
 8003cbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003cca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ccc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003cd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003cd2:	e841 2300 	strex	r3, r2, [r1]
 8003cd6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003cd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1e4      	bne.n	8003ca8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7fd fa46 	bl	8001176 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2202      	movs	r2, #2
 8003cee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	4619      	mov	r1, r3
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f000 f91b 	bl	8003f40 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003d0a:	e0fc      	b.n	8003f06 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003d12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d16:	429a      	cmp	r2, r3
 8003d18:	f040 80f5 	bne.w	8003f06 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0320 	and.w	r3, r3, #32
 8003d2a:	2b20      	cmp	r3, #32
 8003d2c:	f040 80eb 	bne.w	8003f06 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2202      	movs	r2, #2
 8003d34:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f000 f8fe 	bl	8003f40 <HAL_UARTEx_RxEventCallback>
      return;
 8003d44:	e0df      	b.n	8003f06 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f000 80d1 	beq.w	8003f0a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8003d68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 80cc 	beq.w	8003f0a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d7a:	e853 3f00 	ldrex	r3, [r3]
 8003d7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d86:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	461a      	mov	r2, r3
 8003d90:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003d94:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d9c:	e841 2300 	strex	r3, r2, [r1]
 8003da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003da2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1e4      	bne.n	8003d72 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3308      	adds	r3, #8
 8003dae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db2:	e853 3f00 	ldrex	r3, [r3]
 8003db6:	623b      	str	r3, [r7, #32]
   return(result);
 8003db8:	6a3b      	ldr	r3, [r7, #32]
 8003dba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dbe:	f023 0301 	bic.w	r3, r3, #1
 8003dc2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	3308      	adds	r3, #8
 8003dcc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003dd0:	633a      	str	r2, [r7, #48]	@ 0x30
 8003dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003dd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dd8:	e841 2300 	strex	r3, r2, [r1]
 8003ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1e1      	bne.n	8003da8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2200      	movs	r2, #0
 8003df0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	e853 3f00 	ldrex	r3, [r3]
 8003e04:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f023 0310 	bic.w	r3, r3, #16
 8003e0c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	461a      	mov	r2, r3
 8003e16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e1a:	61fb      	str	r3, [r7, #28]
 8003e1c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e1e:	69b9      	ldr	r1, [r7, #24]
 8003e20:	69fa      	ldr	r2, [r7, #28]
 8003e22:	e841 2300 	strex	r3, r2, [r1]
 8003e26:	617b      	str	r3, [r7, #20]
   return(result);
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1e4      	bne.n	8003df8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2202      	movs	r2, #2
 8003e32:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e38:	4619      	mov	r1, r3
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 f880 	bl	8003f40 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e40:	e063      	b.n	8003f0a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d00e      	beq.n	8003e6c <HAL_UART_IRQHandler+0x5d8>
 8003e4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d008      	beq.n	8003e6c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003e62:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f000 fd9f 	bl	80049a8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003e6a:	e051      	b.n	8003f10 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003e6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d014      	beq.n	8003ea2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003e78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d105      	bne.n	8003e90 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003e84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e88:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d008      	beq.n	8003ea2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d03a      	beq.n	8003f0e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	4798      	blx	r3
    }
    return;
 8003ea0:	e035      	b.n	8003f0e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d009      	beq.n	8003ec2 <HAL_UART_IRQHandler+0x62e>
 8003eae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d003      	beq.n	8003ec2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 fd49 	bl	8004952 <UART_EndTransmit_IT>
    return;
 8003ec0:	e026      	b.n	8003f10 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ec6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d009      	beq.n	8003ee2 <HAL_UART_IRQHandler+0x64e>
 8003ece:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ed2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d003      	beq.n	8003ee2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 fd78 	bl	80049d0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003ee0:	e016      	b.n	8003f10 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ee6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d010      	beq.n	8003f10 <HAL_UART_IRQHandler+0x67c>
 8003eee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	da0c      	bge.n	8003f10 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 fd60 	bl	80049bc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003efc:	e008      	b.n	8003f10 <HAL_UART_IRQHandler+0x67c>
      return;
 8003efe:	bf00      	nop
 8003f00:	e006      	b.n	8003f10 <HAL_UART_IRQHandler+0x67c>
    return;
 8003f02:	bf00      	nop
 8003f04:	e004      	b.n	8003f10 <HAL_UART_IRQHandler+0x67c>
      return;
 8003f06:	bf00      	nop
 8003f08:	e002      	b.n	8003f10 <HAL_UART_IRQHandler+0x67c>
      return;
 8003f0a:	bf00      	nop
 8003f0c:	e000      	b.n	8003f10 <HAL_UART_IRQHandler+0x67c>
    return;
 8003f0e:	bf00      	nop
  }
}
 8003f10:	37e8      	adds	r7, #232	@ 0xe8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop

08003f18 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	460b      	mov	r3, r1
 8003f4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f4c:	bf00      	nop
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr

08003f58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f5c:	b08c      	sub	sp, #48	@ 0x30
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f62:	2300      	movs	r3, #0
 8003f64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	689a      	ldr	r2, [r3, #8]
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	431a      	orrs	r2, r3
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	431a      	orrs	r2, r3
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	69db      	ldr	r3, [r3, #28]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	4bab      	ldr	r3, [pc, #684]	@ (8004234 <UART_SetConfig+0x2dc>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	697a      	ldr	r2, [r7, #20]
 8003f8c:	6812      	ldr	r2, [r2, #0]
 8003f8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f90:	430b      	orrs	r3, r1
 8003f92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	68da      	ldr	r2, [r3, #12]
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	699b      	ldr	r3, [r3, #24]
 8003fae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4aa0      	ldr	r2, [pc, #640]	@ (8004238 <UART_SetConfig+0x2e0>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d004      	beq.n	8003fc4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003fce:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	6812      	ldr	r2, [r2, #0]
 8003fd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003fd8:	430b      	orrs	r3, r1
 8003fda:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe2:	f023 010f 	bic.w	r1, r3, #15
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a91      	ldr	r2, [pc, #580]	@ (800423c <UART_SetConfig+0x2e4>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d125      	bne.n	8004048 <UART_SetConfig+0xf0>
 8003ffc:	4b90      	ldr	r3, [pc, #576]	@ (8004240 <UART_SetConfig+0x2e8>)
 8003ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004002:	f003 0303 	and.w	r3, r3, #3
 8004006:	2b03      	cmp	r3, #3
 8004008:	d81a      	bhi.n	8004040 <UART_SetConfig+0xe8>
 800400a:	a201      	add	r2, pc, #4	@ (adr r2, 8004010 <UART_SetConfig+0xb8>)
 800400c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004010:	08004021 	.word	0x08004021
 8004014:	08004031 	.word	0x08004031
 8004018:	08004029 	.word	0x08004029
 800401c:	08004039 	.word	0x08004039
 8004020:	2301      	movs	r3, #1
 8004022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004026:	e0d6      	b.n	80041d6 <UART_SetConfig+0x27e>
 8004028:	2302      	movs	r3, #2
 800402a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800402e:	e0d2      	b.n	80041d6 <UART_SetConfig+0x27e>
 8004030:	2304      	movs	r3, #4
 8004032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004036:	e0ce      	b.n	80041d6 <UART_SetConfig+0x27e>
 8004038:	2308      	movs	r3, #8
 800403a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800403e:	e0ca      	b.n	80041d6 <UART_SetConfig+0x27e>
 8004040:	2310      	movs	r3, #16
 8004042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004046:	e0c6      	b.n	80041d6 <UART_SetConfig+0x27e>
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a7d      	ldr	r2, [pc, #500]	@ (8004244 <UART_SetConfig+0x2ec>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d138      	bne.n	80040c4 <UART_SetConfig+0x16c>
 8004052:	4b7b      	ldr	r3, [pc, #492]	@ (8004240 <UART_SetConfig+0x2e8>)
 8004054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004058:	f003 030c 	and.w	r3, r3, #12
 800405c:	2b0c      	cmp	r3, #12
 800405e:	d82d      	bhi.n	80040bc <UART_SetConfig+0x164>
 8004060:	a201      	add	r2, pc, #4	@ (adr r2, 8004068 <UART_SetConfig+0x110>)
 8004062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004066:	bf00      	nop
 8004068:	0800409d 	.word	0x0800409d
 800406c:	080040bd 	.word	0x080040bd
 8004070:	080040bd 	.word	0x080040bd
 8004074:	080040bd 	.word	0x080040bd
 8004078:	080040ad 	.word	0x080040ad
 800407c:	080040bd 	.word	0x080040bd
 8004080:	080040bd 	.word	0x080040bd
 8004084:	080040bd 	.word	0x080040bd
 8004088:	080040a5 	.word	0x080040a5
 800408c:	080040bd 	.word	0x080040bd
 8004090:	080040bd 	.word	0x080040bd
 8004094:	080040bd 	.word	0x080040bd
 8004098:	080040b5 	.word	0x080040b5
 800409c:	2300      	movs	r3, #0
 800409e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040a2:	e098      	b.n	80041d6 <UART_SetConfig+0x27e>
 80040a4:	2302      	movs	r3, #2
 80040a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040aa:	e094      	b.n	80041d6 <UART_SetConfig+0x27e>
 80040ac:	2304      	movs	r3, #4
 80040ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040b2:	e090      	b.n	80041d6 <UART_SetConfig+0x27e>
 80040b4:	2308      	movs	r3, #8
 80040b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040ba:	e08c      	b.n	80041d6 <UART_SetConfig+0x27e>
 80040bc:	2310      	movs	r3, #16
 80040be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040c2:	e088      	b.n	80041d6 <UART_SetConfig+0x27e>
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a5f      	ldr	r2, [pc, #380]	@ (8004248 <UART_SetConfig+0x2f0>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d125      	bne.n	800411a <UART_SetConfig+0x1c2>
 80040ce:	4b5c      	ldr	r3, [pc, #368]	@ (8004240 <UART_SetConfig+0x2e8>)
 80040d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80040d8:	2b30      	cmp	r3, #48	@ 0x30
 80040da:	d016      	beq.n	800410a <UART_SetConfig+0x1b2>
 80040dc:	2b30      	cmp	r3, #48	@ 0x30
 80040de:	d818      	bhi.n	8004112 <UART_SetConfig+0x1ba>
 80040e0:	2b20      	cmp	r3, #32
 80040e2:	d00a      	beq.n	80040fa <UART_SetConfig+0x1a2>
 80040e4:	2b20      	cmp	r3, #32
 80040e6:	d814      	bhi.n	8004112 <UART_SetConfig+0x1ba>
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d002      	beq.n	80040f2 <UART_SetConfig+0x19a>
 80040ec:	2b10      	cmp	r3, #16
 80040ee:	d008      	beq.n	8004102 <UART_SetConfig+0x1aa>
 80040f0:	e00f      	b.n	8004112 <UART_SetConfig+0x1ba>
 80040f2:	2300      	movs	r3, #0
 80040f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040f8:	e06d      	b.n	80041d6 <UART_SetConfig+0x27e>
 80040fa:	2302      	movs	r3, #2
 80040fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004100:	e069      	b.n	80041d6 <UART_SetConfig+0x27e>
 8004102:	2304      	movs	r3, #4
 8004104:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004108:	e065      	b.n	80041d6 <UART_SetConfig+0x27e>
 800410a:	2308      	movs	r3, #8
 800410c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004110:	e061      	b.n	80041d6 <UART_SetConfig+0x27e>
 8004112:	2310      	movs	r3, #16
 8004114:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004118:	e05d      	b.n	80041d6 <UART_SetConfig+0x27e>
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a4b      	ldr	r2, [pc, #300]	@ (800424c <UART_SetConfig+0x2f4>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d125      	bne.n	8004170 <UART_SetConfig+0x218>
 8004124:	4b46      	ldr	r3, [pc, #280]	@ (8004240 <UART_SetConfig+0x2e8>)
 8004126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800412a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800412e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004130:	d016      	beq.n	8004160 <UART_SetConfig+0x208>
 8004132:	2bc0      	cmp	r3, #192	@ 0xc0
 8004134:	d818      	bhi.n	8004168 <UART_SetConfig+0x210>
 8004136:	2b80      	cmp	r3, #128	@ 0x80
 8004138:	d00a      	beq.n	8004150 <UART_SetConfig+0x1f8>
 800413a:	2b80      	cmp	r3, #128	@ 0x80
 800413c:	d814      	bhi.n	8004168 <UART_SetConfig+0x210>
 800413e:	2b00      	cmp	r3, #0
 8004140:	d002      	beq.n	8004148 <UART_SetConfig+0x1f0>
 8004142:	2b40      	cmp	r3, #64	@ 0x40
 8004144:	d008      	beq.n	8004158 <UART_SetConfig+0x200>
 8004146:	e00f      	b.n	8004168 <UART_SetConfig+0x210>
 8004148:	2300      	movs	r3, #0
 800414a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800414e:	e042      	b.n	80041d6 <UART_SetConfig+0x27e>
 8004150:	2302      	movs	r3, #2
 8004152:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004156:	e03e      	b.n	80041d6 <UART_SetConfig+0x27e>
 8004158:	2304      	movs	r3, #4
 800415a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800415e:	e03a      	b.n	80041d6 <UART_SetConfig+0x27e>
 8004160:	2308      	movs	r3, #8
 8004162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004166:	e036      	b.n	80041d6 <UART_SetConfig+0x27e>
 8004168:	2310      	movs	r3, #16
 800416a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800416e:	e032      	b.n	80041d6 <UART_SetConfig+0x27e>
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a30      	ldr	r2, [pc, #192]	@ (8004238 <UART_SetConfig+0x2e0>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d12a      	bne.n	80041d0 <UART_SetConfig+0x278>
 800417a:	4b31      	ldr	r3, [pc, #196]	@ (8004240 <UART_SetConfig+0x2e8>)
 800417c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004180:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004184:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004188:	d01a      	beq.n	80041c0 <UART_SetConfig+0x268>
 800418a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800418e:	d81b      	bhi.n	80041c8 <UART_SetConfig+0x270>
 8004190:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004194:	d00c      	beq.n	80041b0 <UART_SetConfig+0x258>
 8004196:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800419a:	d815      	bhi.n	80041c8 <UART_SetConfig+0x270>
 800419c:	2b00      	cmp	r3, #0
 800419e:	d003      	beq.n	80041a8 <UART_SetConfig+0x250>
 80041a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041a4:	d008      	beq.n	80041b8 <UART_SetConfig+0x260>
 80041a6:	e00f      	b.n	80041c8 <UART_SetConfig+0x270>
 80041a8:	2300      	movs	r3, #0
 80041aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041ae:	e012      	b.n	80041d6 <UART_SetConfig+0x27e>
 80041b0:	2302      	movs	r3, #2
 80041b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041b6:	e00e      	b.n	80041d6 <UART_SetConfig+0x27e>
 80041b8:	2304      	movs	r3, #4
 80041ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041be:	e00a      	b.n	80041d6 <UART_SetConfig+0x27e>
 80041c0:	2308      	movs	r3, #8
 80041c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041c6:	e006      	b.n	80041d6 <UART_SetConfig+0x27e>
 80041c8:	2310      	movs	r3, #16
 80041ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041ce:	e002      	b.n	80041d6 <UART_SetConfig+0x27e>
 80041d0:	2310      	movs	r3, #16
 80041d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a17      	ldr	r2, [pc, #92]	@ (8004238 <UART_SetConfig+0x2e0>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	f040 80a8 	bne.w	8004332 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80041e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80041e6:	2b08      	cmp	r3, #8
 80041e8:	d834      	bhi.n	8004254 <UART_SetConfig+0x2fc>
 80041ea:	a201      	add	r2, pc, #4	@ (adr r2, 80041f0 <UART_SetConfig+0x298>)
 80041ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f0:	08004215 	.word	0x08004215
 80041f4:	08004255 	.word	0x08004255
 80041f8:	0800421d 	.word	0x0800421d
 80041fc:	08004255 	.word	0x08004255
 8004200:	08004223 	.word	0x08004223
 8004204:	08004255 	.word	0x08004255
 8004208:	08004255 	.word	0x08004255
 800420c:	08004255 	.word	0x08004255
 8004210:	0800422b 	.word	0x0800422b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004214:	f7fd ff62 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8004218:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800421a:	e021      	b.n	8004260 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800421c:	4b0c      	ldr	r3, [pc, #48]	@ (8004250 <UART_SetConfig+0x2f8>)
 800421e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004220:	e01e      	b.n	8004260 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004222:	f7fd feed 	bl	8002000 <HAL_RCC_GetSysClockFreq>
 8004226:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004228:	e01a      	b.n	8004260 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800422a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800422e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004230:	e016      	b.n	8004260 <UART_SetConfig+0x308>
 8004232:	bf00      	nop
 8004234:	cfff69f3 	.word	0xcfff69f3
 8004238:	40008000 	.word	0x40008000
 800423c:	40013800 	.word	0x40013800
 8004240:	40021000 	.word	0x40021000
 8004244:	40004400 	.word	0x40004400
 8004248:	40004800 	.word	0x40004800
 800424c:	40004c00 	.word	0x40004c00
 8004250:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004254:	2300      	movs	r3, #0
 8004256:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800425e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 812a 	beq.w	80044bc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426c:	4a9e      	ldr	r2, [pc, #632]	@ (80044e8 <UART_SetConfig+0x590>)
 800426e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004272:	461a      	mov	r2, r3
 8004274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004276:	fbb3 f3f2 	udiv	r3, r3, r2
 800427a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	4613      	mov	r3, r2
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	4413      	add	r3, r2
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	429a      	cmp	r2, r3
 800428a:	d305      	bcc.n	8004298 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004292:	69ba      	ldr	r2, [r7, #24]
 8004294:	429a      	cmp	r2, r3
 8004296:	d903      	bls.n	80042a0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800429e:	e10d      	b.n	80044bc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a2:	2200      	movs	r2, #0
 80042a4:	60bb      	str	r3, [r7, #8]
 80042a6:	60fa      	str	r2, [r7, #12]
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ac:	4a8e      	ldr	r2, [pc, #568]	@ (80044e8 <UART_SetConfig+0x590>)
 80042ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	2200      	movs	r2, #0
 80042b6:	603b      	str	r3, [r7, #0]
 80042b8:	607a      	str	r2, [r7, #4]
 80042ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80042c2:	f7fb fffd 	bl	80002c0 <__aeabi_uldivmod>
 80042c6:	4602      	mov	r2, r0
 80042c8:	460b      	mov	r3, r1
 80042ca:	4610      	mov	r0, r2
 80042cc:	4619      	mov	r1, r3
 80042ce:	f04f 0200 	mov.w	r2, #0
 80042d2:	f04f 0300 	mov.w	r3, #0
 80042d6:	020b      	lsls	r3, r1, #8
 80042d8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80042dc:	0202      	lsls	r2, r0, #8
 80042de:	6979      	ldr	r1, [r7, #20]
 80042e0:	6849      	ldr	r1, [r1, #4]
 80042e2:	0849      	lsrs	r1, r1, #1
 80042e4:	2000      	movs	r0, #0
 80042e6:	460c      	mov	r4, r1
 80042e8:	4605      	mov	r5, r0
 80042ea:	eb12 0804 	adds.w	r8, r2, r4
 80042ee:	eb43 0905 	adc.w	r9, r3, r5
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	469a      	mov	sl, r3
 80042fa:	4693      	mov	fp, r2
 80042fc:	4652      	mov	r2, sl
 80042fe:	465b      	mov	r3, fp
 8004300:	4640      	mov	r0, r8
 8004302:	4649      	mov	r1, r9
 8004304:	f7fb ffdc 	bl	80002c0 <__aeabi_uldivmod>
 8004308:	4602      	mov	r2, r0
 800430a:	460b      	mov	r3, r1
 800430c:	4613      	mov	r3, r2
 800430e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004310:	6a3b      	ldr	r3, [r7, #32]
 8004312:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004316:	d308      	bcc.n	800432a <UART_SetConfig+0x3d2>
 8004318:	6a3b      	ldr	r3, [r7, #32]
 800431a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800431e:	d204      	bcs.n	800432a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	6a3a      	ldr	r2, [r7, #32]
 8004326:	60da      	str	r2, [r3, #12]
 8004328:	e0c8      	b.n	80044bc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004330:	e0c4      	b.n	80044bc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	69db      	ldr	r3, [r3, #28]
 8004336:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800433a:	d167      	bne.n	800440c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800433c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004340:	2b08      	cmp	r3, #8
 8004342:	d828      	bhi.n	8004396 <UART_SetConfig+0x43e>
 8004344:	a201      	add	r2, pc, #4	@ (adr r2, 800434c <UART_SetConfig+0x3f4>)
 8004346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800434a:	bf00      	nop
 800434c:	08004371 	.word	0x08004371
 8004350:	08004379 	.word	0x08004379
 8004354:	08004381 	.word	0x08004381
 8004358:	08004397 	.word	0x08004397
 800435c:	08004387 	.word	0x08004387
 8004360:	08004397 	.word	0x08004397
 8004364:	08004397 	.word	0x08004397
 8004368:	08004397 	.word	0x08004397
 800436c:	0800438f 	.word	0x0800438f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004370:	f7fd feb4 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8004374:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004376:	e014      	b.n	80043a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004378:	f7fd fec6 	bl	8002108 <HAL_RCC_GetPCLK2Freq>
 800437c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800437e:	e010      	b.n	80043a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004380:	4b5a      	ldr	r3, [pc, #360]	@ (80044ec <UART_SetConfig+0x594>)
 8004382:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004384:	e00d      	b.n	80043a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004386:	f7fd fe3b 	bl	8002000 <HAL_RCC_GetSysClockFreq>
 800438a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800438c:	e009      	b.n	80043a2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800438e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004392:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004394:	e005      	b.n	80043a2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8004396:	2300      	movs	r3, #0
 8004398:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80043a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80043a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	f000 8089 	beq.w	80044bc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ae:	4a4e      	ldr	r2, [pc, #312]	@ (80044e8 <UART_SetConfig+0x590>)
 80043b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043b4:	461a      	mov	r2, r3
 80043b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80043bc:	005a      	lsls	r2, r3, #1
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	085b      	lsrs	r3, r3, #1
 80043c4:	441a      	add	r2, r3
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043d0:	6a3b      	ldr	r3, [r7, #32]
 80043d2:	2b0f      	cmp	r3, #15
 80043d4:	d916      	bls.n	8004404 <UART_SetConfig+0x4ac>
 80043d6:	6a3b      	ldr	r3, [r7, #32]
 80043d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043dc:	d212      	bcs.n	8004404 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80043de:	6a3b      	ldr	r3, [r7, #32]
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	f023 030f 	bic.w	r3, r3, #15
 80043e6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80043e8:	6a3b      	ldr	r3, [r7, #32]
 80043ea:	085b      	lsrs	r3, r3, #1
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	f003 0307 	and.w	r3, r3, #7
 80043f2:	b29a      	uxth	r2, r3
 80043f4:	8bfb      	ldrh	r3, [r7, #30]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	8bfa      	ldrh	r2, [r7, #30]
 8004400:	60da      	str	r2, [r3, #12]
 8004402:	e05b      	b.n	80044bc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800440a:	e057      	b.n	80044bc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800440c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004410:	2b08      	cmp	r3, #8
 8004412:	d828      	bhi.n	8004466 <UART_SetConfig+0x50e>
 8004414:	a201      	add	r2, pc, #4	@ (adr r2, 800441c <UART_SetConfig+0x4c4>)
 8004416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800441a:	bf00      	nop
 800441c:	08004441 	.word	0x08004441
 8004420:	08004449 	.word	0x08004449
 8004424:	08004451 	.word	0x08004451
 8004428:	08004467 	.word	0x08004467
 800442c:	08004457 	.word	0x08004457
 8004430:	08004467 	.word	0x08004467
 8004434:	08004467 	.word	0x08004467
 8004438:	08004467 	.word	0x08004467
 800443c:	0800445f 	.word	0x0800445f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004440:	f7fd fe4c 	bl	80020dc <HAL_RCC_GetPCLK1Freq>
 8004444:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004446:	e014      	b.n	8004472 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004448:	f7fd fe5e 	bl	8002108 <HAL_RCC_GetPCLK2Freq>
 800444c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800444e:	e010      	b.n	8004472 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004450:	4b26      	ldr	r3, [pc, #152]	@ (80044ec <UART_SetConfig+0x594>)
 8004452:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004454:	e00d      	b.n	8004472 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004456:	f7fd fdd3 	bl	8002000 <HAL_RCC_GetSysClockFreq>
 800445a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800445c:	e009      	b.n	8004472 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800445e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004462:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004464:	e005      	b.n	8004472 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8004466:	2300      	movs	r3, #0
 8004468:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004470:	bf00      	nop
    }

    if (pclk != 0U)
 8004472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004474:	2b00      	cmp	r3, #0
 8004476:	d021      	beq.n	80044bc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447c:	4a1a      	ldr	r2, [pc, #104]	@ (80044e8 <UART_SetConfig+0x590>)
 800447e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004482:	461a      	mov	r2, r3
 8004484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004486:	fbb3 f2f2 	udiv	r2, r3, r2
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	085b      	lsrs	r3, r3, #1
 8004490:	441a      	add	r2, r3
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	fbb2 f3f3 	udiv	r3, r2, r3
 800449a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	2b0f      	cmp	r3, #15
 80044a0:	d909      	bls.n	80044b6 <UART_SetConfig+0x55e>
 80044a2:	6a3b      	ldr	r3, [r7, #32]
 80044a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044a8:	d205      	bcs.n	80044b6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80044aa:	6a3b      	ldr	r3, [r7, #32]
 80044ac:	b29a      	uxth	r2, r3
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	60da      	str	r2, [r3, #12]
 80044b4:	e002      	b.n	80044bc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	2201      	movs	r2, #1
 80044c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	2200      	movs	r2, #0
 80044d0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	2200      	movs	r2, #0
 80044d6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80044d8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3730      	adds	r7, #48	@ 0x30
 80044e0:	46bd      	mov	sp, r7
 80044e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044e6:	bf00      	nop
 80044e8:	08005ba8 	.word	0x08005ba8
 80044ec:	00f42400 	.word	0x00f42400

080044f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fc:	f003 0308 	and.w	r3, r3, #8
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00a      	beq.n	800451a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	430a      	orrs	r2, r1
 8004518:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00a      	beq.n	800453c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	430a      	orrs	r2, r1
 800453a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00a      	beq.n	800455e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	430a      	orrs	r2, r1
 800455c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004562:	f003 0304 	and.w	r3, r3, #4
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00a      	beq.n	8004580 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004584:	f003 0310 	and.w	r3, r3, #16
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00a      	beq.n	80045a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	430a      	orrs	r2, r1
 80045a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a6:	f003 0320 	and.w	r3, r3, #32
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00a      	beq.n	80045c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	430a      	orrs	r2, r1
 80045c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d01a      	beq.n	8004606 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045ee:	d10a      	bne.n	8004606 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	430a      	orrs	r2, r1
 8004604:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800460a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800460e:	2b00      	cmp	r3, #0
 8004610:	d00a      	beq.n	8004628 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	430a      	orrs	r2, r1
 8004626:	605a      	str	r2, [r3, #4]
  }
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b098      	sub	sp, #96	@ 0x60
 8004638:	af02      	add	r7, sp, #8
 800463a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004644:	f7fc fc7c 	bl	8000f40 <HAL_GetTick>
 8004648:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0308 	and.w	r3, r3, #8
 8004654:	2b08      	cmp	r3, #8
 8004656:	d12f      	bne.n	80046b8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004658:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800465c:	9300      	str	r3, [sp, #0]
 800465e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004660:	2200      	movs	r2, #0
 8004662:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 f88e 	bl	8004788 <UART_WaitOnFlagUntilTimeout>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d022      	beq.n	80046b8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800467a:	e853 3f00 	ldrex	r3, [r3]
 800467e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004680:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004682:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004686:	653b      	str	r3, [r7, #80]	@ 0x50
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	461a      	mov	r2, r3
 800468e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004690:	647b      	str	r3, [r7, #68]	@ 0x44
 8004692:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004694:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004696:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004698:	e841 2300 	strex	r3, r2, [r1]
 800469c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800469e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1e6      	bne.n	8004672 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2220      	movs	r2, #32
 80046a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e063      	b.n	8004780 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0304 	and.w	r3, r3, #4
 80046c2:	2b04      	cmp	r3, #4
 80046c4:	d149      	bne.n	800475a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046c6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80046ca:	9300      	str	r3, [sp, #0]
 80046cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046ce:	2200      	movs	r2, #0
 80046d0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f000 f857 	bl	8004788 <UART_WaitOnFlagUntilTimeout>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d03c      	beq.n	800475a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e8:	e853 3f00 	ldrex	r3, [r3]
 80046ec:	623b      	str	r3, [r7, #32]
   return(result);
 80046ee:	6a3b      	ldr	r3, [r7, #32]
 80046f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	461a      	mov	r2, r3
 80046fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8004700:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004702:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004704:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004706:	e841 2300 	strex	r3, r2, [r1]
 800470a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800470c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800470e:	2b00      	cmp	r3, #0
 8004710:	d1e6      	bne.n	80046e0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	3308      	adds	r3, #8
 8004718:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	e853 3f00 	ldrex	r3, [r3]
 8004720:	60fb      	str	r3, [r7, #12]
   return(result);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f023 0301 	bic.w	r3, r3, #1
 8004728:	64bb      	str	r3, [r7, #72]	@ 0x48
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	3308      	adds	r3, #8
 8004730:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004732:	61fa      	str	r2, [r7, #28]
 8004734:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004736:	69b9      	ldr	r1, [r7, #24]
 8004738:	69fa      	ldr	r2, [r7, #28]
 800473a:	e841 2300 	strex	r3, r2, [r1]
 800473e:	617b      	str	r3, [r7, #20]
   return(result);
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1e5      	bne.n	8004712 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2220      	movs	r2, #32
 800474a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e012      	b.n	8004780 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2220      	movs	r2, #32
 800475e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2220      	movs	r2, #32
 8004766:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800477e:	2300      	movs	r3, #0
}
 8004780:	4618      	mov	r0, r3
 8004782:	3758      	adds	r7, #88	@ 0x58
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	603b      	str	r3, [r7, #0]
 8004794:	4613      	mov	r3, r2
 8004796:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004798:	e04f      	b.n	800483a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047a0:	d04b      	beq.n	800483a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047a2:	f7fc fbcd 	bl	8000f40 <HAL_GetTick>
 80047a6:	4602      	mov	r2, r0
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d302      	bcc.n	80047b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d101      	bne.n	80047bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e04e      	b.n	800485a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0304 	and.w	r3, r3, #4
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d037      	beq.n	800483a <UART_WaitOnFlagUntilTimeout+0xb2>
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	2b80      	cmp	r3, #128	@ 0x80
 80047ce:	d034      	beq.n	800483a <UART_WaitOnFlagUntilTimeout+0xb2>
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	2b40      	cmp	r3, #64	@ 0x40
 80047d4:	d031      	beq.n	800483a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	69db      	ldr	r3, [r3, #28]
 80047dc:	f003 0308 	and.w	r3, r3, #8
 80047e0:	2b08      	cmp	r3, #8
 80047e2:	d110      	bne.n	8004806 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2208      	movs	r2, #8
 80047ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047ec:	68f8      	ldr	r0, [r7, #12]
 80047ee:	f000 f838 	bl	8004862 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2208      	movs	r2, #8
 80047f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e029      	b.n	800485a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	69db      	ldr	r3, [r3, #28]
 800480c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004810:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004814:	d111      	bne.n	800483a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800481e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004820:	68f8      	ldr	r0, [r7, #12]
 8004822:	f000 f81e 	bl	8004862 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2220      	movs	r2, #32
 800482a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e00f      	b.n	800485a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	69da      	ldr	r2, [r3, #28]
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	4013      	ands	r3, r2
 8004844:	68ba      	ldr	r2, [r7, #8]
 8004846:	429a      	cmp	r2, r3
 8004848:	bf0c      	ite	eq
 800484a:	2301      	moveq	r3, #1
 800484c:	2300      	movne	r3, #0
 800484e:	b2db      	uxtb	r3, r3
 8004850:	461a      	mov	r2, r3
 8004852:	79fb      	ldrb	r3, [r7, #7]
 8004854:	429a      	cmp	r2, r3
 8004856:	d0a0      	beq.n	800479a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}

08004862 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004862:	b480      	push	{r7}
 8004864:	b095      	sub	sp, #84	@ 0x54
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004872:	e853 3f00 	ldrex	r3, [r3]
 8004876:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800487a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800487e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	461a      	mov	r2, r3
 8004886:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004888:	643b      	str	r3, [r7, #64]	@ 0x40
 800488a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800488e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004890:	e841 2300 	strex	r3, r2, [r1]
 8004894:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1e6      	bne.n	800486a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	3308      	adds	r3, #8
 80048a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a4:	6a3b      	ldr	r3, [r7, #32]
 80048a6:	e853 3f00 	ldrex	r3, [r3]
 80048aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80048ac:	69fb      	ldr	r3, [r7, #28]
 80048ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048b2:	f023 0301 	bic.w	r3, r3, #1
 80048b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	3308      	adds	r3, #8
 80048be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048c8:	e841 2300 	strex	r3, r2, [r1]
 80048cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80048ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1e3      	bne.n	800489c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d118      	bne.n	800490e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	e853 3f00 	ldrex	r3, [r3]
 80048e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	f023 0310 	bic.w	r3, r3, #16
 80048f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048fa:	61bb      	str	r3, [r7, #24]
 80048fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fe:	6979      	ldr	r1, [r7, #20]
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	e841 2300 	strex	r3, r2, [r1]
 8004906:	613b      	str	r3, [r7, #16]
   return(result);
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1e6      	bne.n	80048dc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2220      	movs	r2, #32
 8004912:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004922:	bf00      	nop
 8004924:	3754      	adds	r7, #84	@ 0x54
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800492e:	b580      	push	{r7, lr}
 8004930:	b084      	sub	sp, #16
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800493a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f7ff faf1 	bl	8003f2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800494a:	bf00      	nop
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004952:	b580      	push	{r7, lr}
 8004954:	b088      	sub	sp, #32
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	e853 3f00 	ldrex	r3, [r3]
 8004966:	60bb      	str	r3, [r7, #8]
   return(result);
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800496e:	61fb      	str	r3, [r7, #28]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	461a      	mov	r2, r3
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	61bb      	str	r3, [r7, #24]
 800497a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800497c:	6979      	ldr	r1, [r7, #20]
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	e841 2300 	strex	r3, r2, [r1]
 8004984:	613b      	str	r3, [r7, #16]
   return(result);
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d1e6      	bne.n	800495a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2220      	movs	r2, #32
 8004990:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f7ff fabc 	bl	8003f18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049a0:	bf00      	nop
 80049a2:	3720      	adds	r7, #32
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80049b0:	bf00      	nop
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b085      	sub	sp, #20
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d101      	bne.n	80049fa <HAL_UARTEx_DisableFifoMode+0x16>
 80049f6:	2302      	movs	r3, #2
 80049f8:	e027      	b.n	8004a4a <HAL_UARTEx_DisableFifoMode+0x66>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2224      	movs	r2, #36	@ 0x24
 8004a06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f022 0201 	bic.w	r2, r2, #1
 8004a20:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004a28:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3714      	adds	r7, #20
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr

08004a56 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b084      	sub	sp, #16
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
 8004a5e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d101      	bne.n	8004a6e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004a6a:	2302      	movs	r3, #2
 8004a6c:	e02d      	b.n	8004aca <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2224      	movs	r2, #36	@ 0x24
 8004a7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f022 0201 	bic.w	r2, r2, #1
 8004a94:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	683a      	ldr	r2, [r7, #0]
 8004aa6:	430a      	orrs	r2, r1
 8004aa8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 f850 	bl	8004b50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2220      	movs	r2, #32
 8004abc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3710      	adds	r7, #16
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}

08004ad2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004ad2:	b580      	push	{r7, lr}
 8004ad4:	b084      	sub	sp, #16
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
 8004ada:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d101      	bne.n	8004aea <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	e02d      	b.n	8004b46 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2224      	movs	r2, #36	@ 0x24
 8004af6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f022 0201 	bic.w	r2, r2, #1
 8004b10:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	683a      	ldr	r2, [r7, #0]
 8004b22:	430a      	orrs	r2, r1
 8004b24:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 f812 	bl	8004b50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68fa      	ldr	r2, [r7, #12]
 8004b32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2220      	movs	r2, #32
 8004b38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
	...

08004b50 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d108      	bne.n	8004b72 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004b70:	e031      	b.n	8004bd6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004b72:	2308      	movs	r3, #8
 8004b74:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004b76:	2308      	movs	r3, #8
 8004b78:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	0e5b      	lsrs	r3, r3, #25
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	f003 0307 	and.w	r3, r3, #7
 8004b88:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	0f5b      	lsrs	r3, r3, #29
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	f003 0307 	and.w	r3, r3, #7
 8004b98:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004b9a:	7bbb      	ldrb	r3, [r7, #14]
 8004b9c:	7b3a      	ldrb	r2, [r7, #12]
 8004b9e:	4911      	ldr	r1, [pc, #68]	@ (8004be4 <UARTEx_SetNbDataToProcess+0x94>)
 8004ba0:	5c8a      	ldrb	r2, [r1, r2]
 8004ba2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004ba6:	7b3a      	ldrb	r2, [r7, #12]
 8004ba8:	490f      	ldr	r1, [pc, #60]	@ (8004be8 <UARTEx_SetNbDataToProcess+0x98>)
 8004baa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004bac:	fb93 f3f2 	sdiv	r3, r3, r2
 8004bb0:	b29a      	uxth	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004bb8:	7bfb      	ldrb	r3, [r7, #15]
 8004bba:	7b7a      	ldrb	r2, [r7, #13]
 8004bbc:	4909      	ldr	r1, [pc, #36]	@ (8004be4 <UARTEx_SetNbDataToProcess+0x94>)
 8004bbe:	5c8a      	ldrb	r2, [r1, r2]
 8004bc0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004bc4:	7b7a      	ldrb	r2, [r7, #13]
 8004bc6:	4908      	ldr	r1, [pc, #32]	@ (8004be8 <UARTEx_SetNbDataToProcess+0x98>)
 8004bc8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004bca:	fb93 f3f2 	sdiv	r3, r3, r2
 8004bce:	b29a      	uxth	r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004bd6:	bf00      	nop
 8004bd8:	3714      	adds	r7, #20
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	08005bc0 	.word	0x08005bc0
 8004be8:	08005bc8 	.word	0x08005bc8

08004bec <std>:
 8004bec:	2300      	movs	r3, #0
 8004bee:	b510      	push	{r4, lr}
 8004bf0:	4604      	mov	r4, r0
 8004bf2:	e9c0 3300 	strd	r3, r3, [r0]
 8004bf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004bfa:	6083      	str	r3, [r0, #8]
 8004bfc:	8181      	strh	r1, [r0, #12]
 8004bfe:	6643      	str	r3, [r0, #100]	@ 0x64
 8004c00:	81c2      	strh	r2, [r0, #14]
 8004c02:	6183      	str	r3, [r0, #24]
 8004c04:	4619      	mov	r1, r3
 8004c06:	2208      	movs	r2, #8
 8004c08:	305c      	adds	r0, #92	@ 0x5c
 8004c0a:	f000 f9f9 	bl	8005000 <memset>
 8004c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8004c44 <std+0x58>)
 8004c10:	6263      	str	r3, [r4, #36]	@ 0x24
 8004c12:	4b0d      	ldr	r3, [pc, #52]	@ (8004c48 <std+0x5c>)
 8004c14:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004c16:	4b0d      	ldr	r3, [pc, #52]	@ (8004c4c <std+0x60>)
 8004c18:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c50 <std+0x64>)
 8004c1c:	6323      	str	r3, [r4, #48]	@ 0x30
 8004c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8004c54 <std+0x68>)
 8004c20:	6224      	str	r4, [r4, #32]
 8004c22:	429c      	cmp	r4, r3
 8004c24:	d006      	beq.n	8004c34 <std+0x48>
 8004c26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004c2a:	4294      	cmp	r4, r2
 8004c2c:	d002      	beq.n	8004c34 <std+0x48>
 8004c2e:	33d0      	adds	r3, #208	@ 0xd0
 8004c30:	429c      	cmp	r4, r3
 8004c32:	d105      	bne.n	8004c40 <std+0x54>
 8004c34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c3c:	f000 ba58 	b.w	80050f0 <__retarget_lock_init_recursive>
 8004c40:	bd10      	pop	{r4, pc}
 8004c42:	bf00      	nop
 8004c44:	08004e51 	.word	0x08004e51
 8004c48:	08004e73 	.word	0x08004e73
 8004c4c:	08004eab 	.word	0x08004eab
 8004c50:	08004ecf 	.word	0x08004ecf
 8004c54:	2000016c 	.word	0x2000016c

08004c58 <stdio_exit_handler>:
 8004c58:	4a02      	ldr	r2, [pc, #8]	@ (8004c64 <stdio_exit_handler+0xc>)
 8004c5a:	4903      	ldr	r1, [pc, #12]	@ (8004c68 <stdio_exit_handler+0x10>)
 8004c5c:	4803      	ldr	r0, [pc, #12]	@ (8004c6c <stdio_exit_handler+0x14>)
 8004c5e:	f000 b869 	b.w	8004d34 <_fwalk_sglue>
 8004c62:	bf00      	nop
 8004c64:	2000000c 	.word	0x2000000c
 8004c68:	0800598d 	.word	0x0800598d
 8004c6c:	2000001c 	.word	0x2000001c

08004c70 <cleanup_stdio>:
 8004c70:	6841      	ldr	r1, [r0, #4]
 8004c72:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca4 <cleanup_stdio+0x34>)
 8004c74:	4299      	cmp	r1, r3
 8004c76:	b510      	push	{r4, lr}
 8004c78:	4604      	mov	r4, r0
 8004c7a:	d001      	beq.n	8004c80 <cleanup_stdio+0x10>
 8004c7c:	f000 fe86 	bl	800598c <_fflush_r>
 8004c80:	68a1      	ldr	r1, [r4, #8]
 8004c82:	4b09      	ldr	r3, [pc, #36]	@ (8004ca8 <cleanup_stdio+0x38>)
 8004c84:	4299      	cmp	r1, r3
 8004c86:	d002      	beq.n	8004c8e <cleanup_stdio+0x1e>
 8004c88:	4620      	mov	r0, r4
 8004c8a:	f000 fe7f 	bl	800598c <_fflush_r>
 8004c8e:	68e1      	ldr	r1, [r4, #12]
 8004c90:	4b06      	ldr	r3, [pc, #24]	@ (8004cac <cleanup_stdio+0x3c>)
 8004c92:	4299      	cmp	r1, r3
 8004c94:	d004      	beq.n	8004ca0 <cleanup_stdio+0x30>
 8004c96:	4620      	mov	r0, r4
 8004c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c9c:	f000 be76 	b.w	800598c <_fflush_r>
 8004ca0:	bd10      	pop	{r4, pc}
 8004ca2:	bf00      	nop
 8004ca4:	2000016c 	.word	0x2000016c
 8004ca8:	200001d4 	.word	0x200001d4
 8004cac:	2000023c 	.word	0x2000023c

08004cb0 <global_stdio_init.part.0>:
 8004cb0:	b510      	push	{r4, lr}
 8004cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce0 <global_stdio_init.part.0+0x30>)
 8004cb4:	4c0b      	ldr	r4, [pc, #44]	@ (8004ce4 <global_stdio_init.part.0+0x34>)
 8004cb6:	4a0c      	ldr	r2, [pc, #48]	@ (8004ce8 <global_stdio_init.part.0+0x38>)
 8004cb8:	601a      	str	r2, [r3, #0]
 8004cba:	4620      	mov	r0, r4
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	2104      	movs	r1, #4
 8004cc0:	f7ff ff94 	bl	8004bec <std>
 8004cc4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004cc8:	2201      	movs	r2, #1
 8004cca:	2109      	movs	r1, #9
 8004ccc:	f7ff ff8e 	bl	8004bec <std>
 8004cd0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004cd4:	2202      	movs	r2, #2
 8004cd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cda:	2112      	movs	r1, #18
 8004cdc:	f7ff bf86 	b.w	8004bec <std>
 8004ce0:	200002a4 	.word	0x200002a4
 8004ce4:	2000016c 	.word	0x2000016c
 8004ce8:	08004c59 	.word	0x08004c59

08004cec <__sfp_lock_acquire>:
 8004cec:	4801      	ldr	r0, [pc, #4]	@ (8004cf4 <__sfp_lock_acquire+0x8>)
 8004cee:	f000 ba00 	b.w	80050f2 <__retarget_lock_acquire_recursive>
 8004cf2:	bf00      	nop
 8004cf4:	200002ad 	.word	0x200002ad

08004cf8 <__sfp_lock_release>:
 8004cf8:	4801      	ldr	r0, [pc, #4]	@ (8004d00 <__sfp_lock_release+0x8>)
 8004cfa:	f000 b9fb 	b.w	80050f4 <__retarget_lock_release_recursive>
 8004cfe:	bf00      	nop
 8004d00:	200002ad 	.word	0x200002ad

08004d04 <__sinit>:
 8004d04:	b510      	push	{r4, lr}
 8004d06:	4604      	mov	r4, r0
 8004d08:	f7ff fff0 	bl	8004cec <__sfp_lock_acquire>
 8004d0c:	6a23      	ldr	r3, [r4, #32]
 8004d0e:	b11b      	cbz	r3, 8004d18 <__sinit+0x14>
 8004d10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d14:	f7ff bff0 	b.w	8004cf8 <__sfp_lock_release>
 8004d18:	4b04      	ldr	r3, [pc, #16]	@ (8004d2c <__sinit+0x28>)
 8004d1a:	6223      	str	r3, [r4, #32]
 8004d1c:	4b04      	ldr	r3, [pc, #16]	@ (8004d30 <__sinit+0x2c>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1f5      	bne.n	8004d10 <__sinit+0xc>
 8004d24:	f7ff ffc4 	bl	8004cb0 <global_stdio_init.part.0>
 8004d28:	e7f2      	b.n	8004d10 <__sinit+0xc>
 8004d2a:	bf00      	nop
 8004d2c:	08004c71 	.word	0x08004c71
 8004d30:	200002a4 	.word	0x200002a4

08004d34 <_fwalk_sglue>:
 8004d34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d38:	4607      	mov	r7, r0
 8004d3a:	4688      	mov	r8, r1
 8004d3c:	4614      	mov	r4, r2
 8004d3e:	2600      	movs	r6, #0
 8004d40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d44:	f1b9 0901 	subs.w	r9, r9, #1
 8004d48:	d505      	bpl.n	8004d56 <_fwalk_sglue+0x22>
 8004d4a:	6824      	ldr	r4, [r4, #0]
 8004d4c:	2c00      	cmp	r4, #0
 8004d4e:	d1f7      	bne.n	8004d40 <_fwalk_sglue+0xc>
 8004d50:	4630      	mov	r0, r6
 8004d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d56:	89ab      	ldrh	r3, [r5, #12]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d907      	bls.n	8004d6c <_fwalk_sglue+0x38>
 8004d5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d60:	3301      	adds	r3, #1
 8004d62:	d003      	beq.n	8004d6c <_fwalk_sglue+0x38>
 8004d64:	4629      	mov	r1, r5
 8004d66:	4638      	mov	r0, r7
 8004d68:	47c0      	blx	r8
 8004d6a:	4306      	orrs	r6, r0
 8004d6c:	3568      	adds	r5, #104	@ 0x68
 8004d6e:	e7e9      	b.n	8004d44 <_fwalk_sglue+0x10>

08004d70 <iprintf>:
 8004d70:	b40f      	push	{r0, r1, r2, r3}
 8004d72:	b507      	push	{r0, r1, r2, lr}
 8004d74:	4906      	ldr	r1, [pc, #24]	@ (8004d90 <iprintf+0x20>)
 8004d76:	ab04      	add	r3, sp, #16
 8004d78:	6808      	ldr	r0, [r1, #0]
 8004d7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d7e:	6881      	ldr	r1, [r0, #8]
 8004d80:	9301      	str	r3, [sp, #4]
 8004d82:	f000 fadb 	bl	800533c <_vfiprintf_r>
 8004d86:	b003      	add	sp, #12
 8004d88:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d8c:	b004      	add	sp, #16
 8004d8e:	4770      	bx	lr
 8004d90:	20000018 	.word	0x20000018

08004d94 <_puts_r>:
 8004d94:	6a03      	ldr	r3, [r0, #32]
 8004d96:	b570      	push	{r4, r5, r6, lr}
 8004d98:	6884      	ldr	r4, [r0, #8]
 8004d9a:	4605      	mov	r5, r0
 8004d9c:	460e      	mov	r6, r1
 8004d9e:	b90b      	cbnz	r3, 8004da4 <_puts_r+0x10>
 8004da0:	f7ff ffb0 	bl	8004d04 <__sinit>
 8004da4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004da6:	07db      	lsls	r3, r3, #31
 8004da8:	d405      	bmi.n	8004db6 <_puts_r+0x22>
 8004daa:	89a3      	ldrh	r3, [r4, #12]
 8004dac:	0598      	lsls	r0, r3, #22
 8004dae:	d402      	bmi.n	8004db6 <_puts_r+0x22>
 8004db0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004db2:	f000 f99e 	bl	80050f2 <__retarget_lock_acquire_recursive>
 8004db6:	89a3      	ldrh	r3, [r4, #12]
 8004db8:	0719      	lsls	r1, r3, #28
 8004dba:	d502      	bpl.n	8004dc2 <_puts_r+0x2e>
 8004dbc:	6923      	ldr	r3, [r4, #16]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d135      	bne.n	8004e2e <_puts_r+0x9a>
 8004dc2:	4621      	mov	r1, r4
 8004dc4:	4628      	mov	r0, r5
 8004dc6:	f000 f8c5 	bl	8004f54 <__swsetup_r>
 8004dca:	b380      	cbz	r0, 8004e2e <_puts_r+0x9a>
 8004dcc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8004dd0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004dd2:	07da      	lsls	r2, r3, #31
 8004dd4:	d405      	bmi.n	8004de2 <_puts_r+0x4e>
 8004dd6:	89a3      	ldrh	r3, [r4, #12]
 8004dd8:	059b      	lsls	r3, r3, #22
 8004dda:	d402      	bmi.n	8004de2 <_puts_r+0x4e>
 8004ddc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dde:	f000 f989 	bl	80050f4 <__retarget_lock_release_recursive>
 8004de2:	4628      	mov	r0, r5
 8004de4:	bd70      	pop	{r4, r5, r6, pc}
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	da04      	bge.n	8004df4 <_puts_r+0x60>
 8004dea:	69a2      	ldr	r2, [r4, #24]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	dc17      	bgt.n	8004e20 <_puts_r+0x8c>
 8004df0:	290a      	cmp	r1, #10
 8004df2:	d015      	beq.n	8004e20 <_puts_r+0x8c>
 8004df4:	6823      	ldr	r3, [r4, #0]
 8004df6:	1c5a      	adds	r2, r3, #1
 8004df8:	6022      	str	r2, [r4, #0]
 8004dfa:	7019      	strb	r1, [r3, #0]
 8004dfc:	68a3      	ldr	r3, [r4, #8]
 8004dfe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004e02:	3b01      	subs	r3, #1
 8004e04:	60a3      	str	r3, [r4, #8]
 8004e06:	2900      	cmp	r1, #0
 8004e08:	d1ed      	bne.n	8004de6 <_puts_r+0x52>
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	da11      	bge.n	8004e32 <_puts_r+0x9e>
 8004e0e:	4622      	mov	r2, r4
 8004e10:	210a      	movs	r1, #10
 8004e12:	4628      	mov	r0, r5
 8004e14:	f000 f85f 	bl	8004ed6 <__swbuf_r>
 8004e18:	3001      	adds	r0, #1
 8004e1a:	d0d7      	beq.n	8004dcc <_puts_r+0x38>
 8004e1c:	250a      	movs	r5, #10
 8004e1e:	e7d7      	b.n	8004dd0 <_puts_r+0x3c>
 8004e20:	4622      	mov	r2, r4
 8004e22:	4628      	mov	r0, r5
 8004e24:	f000 f857 	bl	8004ed6 <__swbuf_r>
 8004e28:	3001      	adds	r0, #1
 8004e2a:	d1e7      	bne.n	8004dfc <_puts_r+0x68>
 8004e2c:	e7ce      	b.n	8004dcc <_puts_r+0x38>
 8004e2e:	3e01      	subs	r6, #1
 8004e30:	e7e4      	b.n	8004dfc <_puts_r+0x68>
 8004e32:	6823      	ldr	r3, [r4, #0]
 8004e34:	1c5a      	adds	r2, r3, #1
 8004e36:	6022      	str	r2, [r4, #0]
 8004e38:	220a      	movs	r2, #10
 8004e3a:	701a      	strb	r2, [r3, #0]
 8004e3c:	e7ee      	b.n	8004e1c <_puts_r+0x88>
	...

08004e40 <puts>:
 8004e40:	4b02      	ldr	r3, [pc, #8]	@ (8004e4c <puts+0xc>)
 8004e42:	4601      	mov	r1, r0
 8004e44:	6818      	ldr	r0, [r3, #0]
 8004e46:	f7ff bfa5 	b.w	8004d94 <_puts_r>
 8004e4a:	bf00      	nop
 8004e4c:	20000018 	.word	0x20000018

08004e50 <__sread>:
 8004e50:	b510      	push	{r4, lr}
 8004e52:	460c      	mov	r4, r1
 8004e54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e58:	f000 f8fc 	bl	8005054 <_read_r>
 8004e5c:	2800      	cmp	r0, #0
 8004e5e:	bfab      	itete	ge
 8004e60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004e62:	89a3      	ldrhlt	r3, [r4, #12]
 8004e64:	181b      	addge	r3, r3, r0
 8004e66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004e6a:	bfac      	ite	ge
 8004e6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004e6e:	81a3      	strhlt	r3, [r4, #12]
 8004e70:	bd10      	pop	{r4, pc}

08004e72 <__swrite>:
 8004e72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e76:	461f      	mov	r7, r3
 8004e78:	898b      	ldrh	r3, [r1, #12]
 8004e7a:	05db      	lsls	r3, r3, #23
 8004e7c:	4605      	mov	r5, r0
 8004e7e:	460c      	mov	r4, r1
 8004e80:	4616      	mov	r6, r2
 8004e82:	d505      	bpl.n	8004e90 <__swrite+0x1e>
 8004e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e88:	2302      	movs	r3, #2
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f000 f8d0 	bl	8005030 <_lseek_r>
 8004e90:	89a3      	ldrh	r3, [r4, #12]
 8004e92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e9a:	81a3      	strh	r3, [r4, #12]
 8004e9c:	4632      	mov	r2, r6
 8004e9e:	463b      	mov	r3, r7
 8004ea0:	4628      	mov	r0, r5
 8004ea2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ea6:	f000 b8e7 	b.w	8005078 <_write_r>

08004eaa <__sseek>:
 8004eaa:	b510      	push	{r4, lr}
 8004eac:	460c      	mov	r4, r1
 8004eae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eb2:	f000 f8bd 	bl	8005030 <_lseek_r>
 8004eb6:	1c43      	adds	r3, r0, #1
 8004eb8:	89a3      	ldrh	r3, [r4, #12]
 8004eba:	bf15      	itete	ne
 8004ebc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004ebe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004ec2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004ec6:	81a3      	strheq	r3, [r4, #12]
 8004ec8:	bf18      	it	ne
 8004eca:	81a3      	strhne	r3, [r4, #12]
 8004ecc:	bd10      	pop	{r4, pc}

08004ece <__sclose>:
 8004ece:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ed2:	f000 b89d 	b.w	8005010 <_close_r>

08004ed6 <__swbuf_r>:
 8004ed6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ed8:	460e      	mov	r6, r1
 8004eda:	4614      	mov	r4, r2
 8004edc:	4605      	mov	r5, r0
 8004ede:	b118      	cbz	r0, 8004ee8 <__swbuf_r+0x12>
 8004ee0:	6a03      	ldr	r3, [r0, #32]
 8004ee2:	b90b      	cbnz	r3, 8004ee8 <__swbuf_r+0x12>
 8004ee4:	f7ff ff0e 	bl	8004d04 <__sinit>
 8004ee8:	69a3      	ldr	r3, [r4, #24]
 8004eea:	60a3      	str	r3, [r4, #8]
 8004eec:	89a3      	ldrh	r3, [r4, #12]
 8004eee:	071a      	lsls	r2, r3, #28
 8004ef0:	d501      	bpl.n	8004ef6 <__swbuf_r+0x20>
 8004ef2:	6923      	ldr	r3, [r4, #16]
 8004ef4:	b943      	cbnz	r3, 8004f08 <__swbuf_r+0x32>
 8004ef6:	4621      	mov	r1, r4
 8004ef8:	4628      	mov	r0, r5
 8004efa:	f000 f82b 	bl	8004f54 <__swsetup_r>
 8004efe:	b118      	cbz	r0, 8004f08 <__swbuf_r+0x32>
 8004f00:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004f04:	4638      	mov	r0, r7
 8004f06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f08:	6823      	ldr	r3, [r4, #0]
 8004f0a:	6922      	ldr	r2, [r4, #16]
 8004f0c:	1a98      	subs	r0, r3, r2
 8004f0e:	6963      	ldr	r3, [r4, #20]
 8004f10:	b2f6      	uxtb	r6, r6
 8004f12:	4283      	cmp	r3, r0
 8004f14:	4637      	mov	r7, r6
 8004f16:	dc05      	bgt.n	8004f24 <__swbuf_r+0x4e>
 8004f18:	4621      	mov	r1, r4
 8004f1a:	4628      	mov	r0, r5
 8004f1c:	f000 fd36 	bl	800598c <_fflush_r>
 8004f20:	2800      	cmp	r0, #0
 8004f22:	d1ed      	bne.n	8004f00 <__swbuf_r+0x2a>
 8004f24:	68a3      	ldr	r3, [r4, #8]
 8004f26:	3b01      	subs	r3, #1
 8004f28:	60a3      	str	r3, [r4, #8]
 8004f2a:	6823      	ldr	r3, [r4, #0]
 8004f2c:	1c5a      	adds	r2, r3, #1
 8004f2e:	6022      	str	r2, [r4, #0]
 8004f30:	701e      	strb	r6, [r3, #0]
 8004f32:	6962      	ldr	r2, [r4, #20]
 8004f34:	1c43      	adds	r3, r0, #1
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d004      	beq.n	8004f44 <__swbuf_r+0x6e>
 8004f3a:	89a3      	ldrh	r3, [r4, #12]
 8004f3c:	07db      	lsls	r3, r3, #31
 8004f3e:	d5e1      	bpl.n	8004f04 <__swbuf_r+0x2e>
 8004f40:	2e0a      	cmp	r6, #10
 8004f42:	d1df      	bne.n	8004f04 <__swbuf_r+0x2e>
 8004f44:	4621      	mov	r1, r4
 8004f46:	4628      	mov	r0, r5
 8004f48:	f000 fd20 	bl	800598c <_fflush_r>
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	d0d9      	beq.n	8004f04 <__swbuf_r+0x2e>
 8004f50:	e7d6      	b.n	8004f00 <__swbuf_r+0x2a>
	...

08004f54 <__swsetup_r>:
 8004f54:	b538      	push	{r3, r4, r5, lr}
 8004f56:	4b29      	ldr	r3, [pc, #164]	@ (8004ffc <__swsetup_r+0xa8>)
 8004f58:	4605      	mov	r5, r0
 8004f5a:	6818      	ldr	r0, [r3, #0]
 8004f5c:	460c      	mov	r4, r1
 8004f5e:	b118      	cbz	r0, 8004f68 <__swsetup_r+0x14>
 8004f60:	6a03      	ldr	r3, [r0, #32]
 8004f62:	b90b      	cbnz	r3, 8004f68 <__swsetup_r+0x14>
 8004f64:	f7ff fece 	bl	8004d04 <__sinit>
 8004f68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f6c:	0719      	lsls	r1, r3, #28
 8004f6e:	d422      	bmi.n	8004fb6 <__swsetup_r+0x62>
 8004f70:	06da      	lsls	r2, r3, #27
 8004f72:	d407      	bmi.n	8004f84 <__swsetup_r+0x30>
 8004f74:	2209      	movs	r2, #9
 8004f76:	602a      	str	r2, [r5, #0]
 8004f78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f7c:	81a3      	strh	r3, [r4, #12]
 8004f7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004f82:	e033      	b.n	8004fec <__swsetup_r+0x98>
 8004f84:	0758      	lsls	r0, r3, #29
 8004f86:	d512      	bpl.n	8004fae <__swsetup_r+0x5a>
 8004f88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004f8a:	b141      	cbz	r1, 8004f9e <__swsetup_r+0x4a>
 8004f8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004f90:	4299      	cmp	r1, r3
 8004f92:	d002      	beq.n	8004f9a <__swsetup_r+0x46>
 8004f94:	4628      	mov	r0, r5
 8004f96:	f000 f8af 	bl	80050f8 <_free_r>
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8004f9e:	89a3      	ldrh	r3, [r4, #12]
 8004fa0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004fa4:	81a3      	strh	r3, [r4, #12]
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	6063      	str	r3, [r4, #4]
 8004faa:	6923      	ldr	r3, [r4, #16]
 8004fac:	6023      	str	r3, [r4, #0]
 8004fae:	89a3      	ldrh	r3, [r4, #12]
 8004fb0:	f043 0308 	orr.w	r3, r3, #8
 8004fb4:	81a3      	strh	r3, [r4, #12]
 8004fb6:	6923      	ldr	r3, [r4, #16]
 8004fb8:	b94b      	cbnz	r3, 8004fce <__swsetup_r+0x7a>
 8004fba:	89a3      	ldrh	r3, [r4, #12]
 8004fbc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004fc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fc4:	d003      	beq.n	8004fce <__swsetup_r+0x7a>
 8004fc6:	4621      	mov	r1, r4
 8004fc8:	4628      	mov	r0, r5
 8004fca:	f000 fd2d 	bl	8005a28 <__smakebuf_r>
 8004fce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fd2:	f013 0201 	ands.w	r2, r3, #1
 8004fd6:	d00a      	beq.n	8004fee <__swsetup_r+0x9a>
 8004fd8:	2200      	movs	r2, #0
 8004fda:	60a2      	str	r2, [r4, #8]
 8004fdc:	6962      	ldr	r2, [r4, #20]
 8004fde:	4252      	negs	r2, r2
 8004fe0:	61a2      	str	r2, [r4, #24]
 8004fe2:	6922      	ldr	r2, [r4, #16]
 8004fe4:	b942      	cbnz	r2, 8004ff8 <__swsetup_r+0xa4>
 8004fe6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004fea:	d1c5      	bne.n	8004f78 <__swsetup_r+0x24>
 8004fec:	bd38      	pop	{r3, r4, r5, pc}
 8004fee:	0799      	lsls	r1, r3, #30
 8004ff0:	bf58      	it	pl
 8004ff2:	6962      	ldrpl	r2, [r4, #20]
 8004ff4:	60a2      	str	r2, [r4, #8]
 8004ff6:	e7f4      	b.n	8004fe2 <__swsetup_r+0x8e>
 8004ff8:	2000      	movs	r0, #0
 8004ffa:	e7f7      	b.n	8004fec <__swsetup_r+0x98>
 8004ffc:	20000018 	.word	0x20000018

08005000 <memset>:
 8005000:	4402      	add	r2, r0
 8005002:	4603      	mov	r3, r0
 8005004:	4293      	cmp	r3, r2
 8005006:	d100      	bne.n	800500a <memset+0xa>
 8005008:	4770      	bx	lr
 800500a:	f803 1b01 	strb.w	r1, [r3], #1
 800500e:	e7f9      	b.n	8005004 <memset+0x4>

08005010 <_close_r>:
 8005010:	b538      	push	{r3, r4, r5, lr}
 8005012:	4d06      	ldr	r5, [pc, #24]	@ (800502c <_close_r+0x1c>)
 8005014:	2300      	movs	r3, #0
 8005016:	4604      	mov	r4, r0
 8005018:	4608      	mov	r0, r1
 800501a:	602b      	str	r3, [r5, #0]
 800501c:	f7fb fe85 	bl	8000d2a <_close>
 8005020:	1c43      	adds	r3, r0, #1
 8005022:	d102      	bne.n	800502a <_close_r+0x1a>
 8005024:	682b      	ldr	r3, [r5, #0]
 8005026:	b103      	cbz	r3, 800502a <_close_r+0x1a>
 8005028:	6023      	str	r3, [r4, #0]
 800502a:	bd38      	pop	{r3, r4, r5, pc}
 800502c:	200002a8 	.word	0x200002a8

08005030 <_lseek_r>:
 8005030:	b538      	push	{r3, r4, r5, lr}
 8005032:	4d07      	ldr	r5, [pc, #28]	@ (8005050 <_lseek_r+0x20>)
 8005034:	4604      	mov	r4, r0
 8005036:	4608      	mov	r0, r1
 8005038:	4611      	mov	r1, r2
 800503a:	2200      	movs	r2, #0
 800503c:	602a      	str	r2, [r5, #0]
 800503e:	461a      	mov	r2, r3
 8005040:	f7fb fe9a 	bl	8000d78 <_lseek>
 8005044:	1c43      	adds	r3, r0, #1
 8005046:	d102      	bne.n	800504e <_lseek_r+0x1e>
 8005048:	682b      	ldr	r3, [r5, #0]
 800504a:	b103      	cbz	r3, 800504e <_lseek_r+0x1e>
 800504c:	6023      	str	r3, [r4, #0]
 800504e:	bd38      	pop	{r3, r4, r5, pc}
 8005050:	200002a8 	.word	0x200002a8

08005054 <_read_r>:
 8005054:	b538      	push	{r3, r4, r5, lr}
 8005056:	4d07      	ldr	r5, [pc, #28]	@ (8005074 <_read_r+0x20>)
 8005058:	4604      	mov	r4, r0
 800505a:	4608      	mov	r0, r1
 800505c:	4611      	mov	r1, r2
 800505e:	2200      	movs	r2, #0
 8005060:	602a      	str	r2, [r5, #0]
 8005062:	461a      	mov	r2, r3
 8005064:	f7fb fe44 	bl	8000cf0 <_read>
 8005068:	1c43      	adds	r3, r0, #1
 800506a:	d102      	bne.n	8005072 <_read_r+0x1e>
 800506c:	682b      	ldr	r3, [r5, #0]
 800506e:	b103      	cbz	r3, 8005072 <_read_r+0x1e>
 8005070:	6023      	str	r3, [r4, #0]
 8005072:	bd38      	pop	{r3, r4, r5, pc}
 8005074:	200002a8 	.word	0x200002a8

08005078 <_write_r>:
 8005078:	b538      	push	{r3, r4, r5, lr}
 800507a:	4d07      	ldr	r5, [pc, #28]	@ (8005098 <_write_r+0x20>)
 800507c:	4604      	mov	r4, r0
 800507e:	4608      	mov	r0, r1
 8005080:	4611      	mov	r1, r2
 8005082:	2200      	movs	r2, #0
 8005084:	602a      	str	r2, [r5, #0]
 8005086:	461a      	mov	r2, r3
 8005088:	f7fb fab0 	bl	80005ec <_write>
 800508c:	1c43      	adds	r3, r0, #1
 800508e:	d102      	bne.n	8005096 <_write_r+0x1e>
 8005090:	682b      	ldr	r3, [r5, #0]
 8005092:	b103      	cbz	r3, 8005096 <_write_r+0x1e>
 8005094:	6023      	str	r3, [r4, #0]
 8005096:	bd38      	pop	{r3, r4, r5, pc}
 8005098:	200002a8 	.word	0x200002a8

0800509c <__errno>:
 800509c:	4b01      	ldr	r3, [pc, #4]	@ (80050a4 <__errno+0x8>)
 800509e:	6818      	ldr	r0, [r3, #0]
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	20000018 	.word	0x20000018

080050a8 <__libc_init_array>:
 80050a8:	b570      	push	{r4, r5, r6, lr}
 80050aa:	4d0d      	ldr	r5, [pc, #52]	@ (80050e0 <__libc_init_array+0x38>)
 80050ac:	4c0d      	ldr	r4, [pc, #52]	@ (80050e4 <__libc_init_array+0x3c>)
 80050ae:	1b64      	subs	r4, r4, r5
 80050b0:	10a4      	asrs	r4, r4, #2
 80050b2:	2600      	movs	r6, #0
 80050b4:	42a6      	cmp	r6, r4
 80050b6:	d109      	bne.n	80050cc <__libc_init_array+0x24>
 80050b8:	4d0b      	ldr	r5, [pc, #44]	@ (80050e8 <__libc_init_array+0x40>)
 80050ba:	4c0c      	ldr	r4, [pc, #48]	@ (80050ec <__libc_init_array+0x44>)
 80050bc:	f000 fd22 	bl	8005b04 <_init>
 80050c0:	1b64      	subs	r4, r4, r5
 80050c2:	10a4      	asrs	r4, r4, #2
 80050c4:	2600      	movs	r6, #0
 80050c6:	42a6      	cmp	r6, r4
 80050c8:	d105      	bne.n	80050d6 <__libc_init_array+0x2e>
 80050ca:	bd70      	pop	{r4, r5, r6, pc}
 80050cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80050d0:	4798      	blx	r3
 80050d2:	3601      	adds	r6, #1
 80050d4:	e7ee      	b.n	80050b4 <__libc_init_array+0xc>
 80050d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80050da:	4798      	blx	r3
 80050dc:	3601      	adds	r6, #1
 80050de:	e7f2      	b.n	80050c6 <__libc_init_array+0x1e>
 80050e0:	08005c0c 	.word	0x08005c0c
 80050e4:	08005c0c 	.word	0x08005c0c
 80050e8:	08005c0c 	.word	0x08005c0c
 80050ec:	08005c10 	.word	0x08005c10

080050f0 <__retarget_lock_init_recursive>:
 80050f0:	4770      	bx	lr

080050f2 <__retarget_lock_acquire_recursive>:
 80050f2:	4770      	bx	lr

080050f4 <__retarget_lock_release_recursive>:
 80050f4:	4770      	bx	lr
	...

080050f8 <_free_r>:
 80050f8:	b538      	push	{r3, r4, r5, lr}
 80050fa:	4605      	mov	r5, r0
 80050fc:	2900      	cmp	r1, #0
 80050fe:	d041      	beq.n	8005184 <_free_r+0x8c>
 8005100:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005104:	1f0c      	subs	r4, r1, #4
 8005106:	2b00      	cmp	r3, #0
 8005108:	bfb8      	it	lt
 800510a:	18e4      	addlt	r4, r4, r3
 800510c:	f000 f8e0 	bl	80052d0 <__malloc_lock>
 8005110:	4a1d      	ldr	r2, [pc, #116]	@ (8005188 <_free_r+0x90>)
 8005112:	6813      	ldr	r3, [r2, #0]
 8005114:	b933      	cbnz	r3, 8005124 <_free_r+0x2c>
 8005116:	6063      	str	r3, [r4, #4]
 8005118:	6014      	str	r4, [r2, #0]
 800511a:	4628      	mov	r0, r5
 800511c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005120:	f000 b8dc 	b.w	80052dc <__malloc_unlock>
 8005124:	42a3      	cmp	r3, r4
 8005126:	d908      	bls.n	800513a <_free_r+0x42>
 8005128:	6820      	ldr	r0, [r4, #0]
 800512a:	1821      	adds	r1, r4, r0
 800512c:	428b      	cmp	r3, r1
 800512e:	bf01      	itttt	eq
 8005130:	6819      	ldreq	r1, [r3, #0]
 8005132:	685b      	ldreq	r3, [r3, #4]
 8005134:	1809      	addeq	r1, r1, r0
 8005136:	6021      	streq	r1, [r4, #0]
 8005138:	e7ed      	b.n	8005116 <_free_r+0x1e>
 800513a:	461a      	mov	r2, r3
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	b10b      	cbz	r3, 8005144 <_free_r+0x4c>
 8005140:	42a3      	cmp	r3, r4
 8005142:	d9fa      	bls.n	800513a <_free_r+0x42>
 8005144:	6811      	ldr	r1, [r2, #0]
 8005146:	1850      	adds	r0, r2, r1
 8005148:	42a0      	cmp	r0, r4
 800514a:	d10b      	bne.n	8005164 <_free_r+0x6c>
 800514c:	6820      	ldr	r0, [r4, #0]
 800514e:	4401      	add	r1, r0
 8005150:	1850      	adds	r0, r2, r1
 8005152:	4283      	cmp	r3, r0
 8005154:	6011      	str	r1, [r2, #0]
 8005156:	d1e0      	bne.n	800511a <_free_r+0x22>
 8005158:	6818      	ldr	r0, [r3, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	6053      	str	r3, [r2, #4]
 800515e:	4408      	add	r0, r1
 8005160:	6010      	str	r0, [r2, #0]
 8005162:	e7da      	b.n	800511a <_free_r+0x22>
 8005164:	d902      	bls.n	800516c <_free_r+0x74>
 8005166:	230c      	movs	r3, #12
 8005168:	602b      	str	r3, [r5, #0]
 800516a:	e7d6      	b.n	800511a <_free_r+0x22>
 800516c:	6820      	ldr	r0, [r4, #0]
 800516e:	1821      	adds	r1, r4, r0
 8005170:	428b      	cmp	r3, r1
 8005172:	bf04      	itt	eq
 8005174:	6819      	ldreq	r1, [r3, #0]
 8005176:	685b      	ldreq	r3, [r3, #4]
 8005178:	6063      	str	r3, [r4, #4]
 800517a:	bf04      	itt	eq
 800517c:	1809      	addeq	r1, r1, r0
 800517e:	6021      	streq	r1, [r4, #0]
 8005180:	6054      	str	r4, [r2, #4]
 8005182:	e7ca      	b.n	800511a <_free_r+0x22>
 8005184:	bd38      	pop	{r3, r4, r5, pc}
 8005186:	bf00      	nop
 8005188:	200002b4 	.word	0x200002b4

0800518c <sbrk_aligned>:
 800518c:	b570      	push	{r4, r5, r6, lr}
 800518e:	4e0f      	ldr	r6, [pc, #60]	@ (80051cc <sbrk_aligned+0x40>)
 8005190:	460c      	mov	r4, r1
 8005192:	6831      	ldr	r1, [r6, #0]
 8005194:	4605      	mov	r5, r0
 8005196:	b911      	cbnz	r1, 800519e <sbrk_aligned+0x12>
 8005198:	f000 fca4 	bl	8005ae4 <_sbrk_r>
 800519c:	6030      	str	r0, [r6, #0]
 800519e:	4621      	mov	r1, r4
 80051a0:	4628      	mov	r0, r5
 80051a2:	f000 fc9f 	bl	8005ae4 <_sbrk_r>
 80051a6:	1c43      	adds	r3, r0, #1
 80051a8:	d103      	bne.n	80051b2 <sbrk_aligned+0x26>
 80051aa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80051ae:	4620      	mov	r0, r4
 80051b0:	bd70      	pop	{r4, r5, r6, pc}
 80051b2:	1cc4      	adds	r4, r0, #3
 80051b4:	f024 0403 	bic.w	r4, r4, #3
 80051b8:	42a0      	cmp	r0, r4
 80051ba:	d0f8      	beq.n	80051ae <sbrk_aligned+0x22>
 80051bc:	1a21      	subs	r1, r4, r0
 80051be:	4628      	mov	r0, r5
 80051c0:	f000 fc90 	bl	8005ae4 <_sbrk_r>
 80051c4:	3001      	adds	r0, #1
 80051c6:	d1f2      	bne.n	80051ae <sbrk_aligned+0x22>
 80051c8:	e7ef      	b.n	80051aa <sbrk_aligned+0x1e>
 80051ca:	bf00      	nop
 80051cc:	200002b0 	.word	0x200002b0

080051d0 <_malloc_r>:
 80051d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051d4:	1ccd      	adds	r5, r1, #3
 80051d6:	f025 0503 	bic.w	r5, r5, #3
 80051da:	3508      	adds	r5, #8
 80051dc:	2d0c      	cmp	r5, #12
 80051de:	bf38      	it	cc
 80051e0:	250c      	movcc	r5, #12
 80051e2:	2d00      	cmp	r5, #0
 80051e4:	4606      	mov	r6, r0
 80051e6:	db01      	blt.n	80051ec <_malloc_r+0x1c>
 80051e8:	42a9      	cmp	r1, r5
 80051ea:	d904      	bls.n	80051f6 <_malloc_r+0x26>
 80051ec:	230c      	movs	r3, #12
 80051ee:	6033      	str	r3, [r6, #0]
 80051f0:	2000      	movs	r0, #0
 80051f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80052cc <_malloc_r+0xfc>
 80051fa:	f000 f869 	bl	80052d0 <__malloc_lock>
 80051fe:	f8d8 3000 	ldr.w	r3, [r8]
 8005202:	461c      	mov	r4, r3
 8005204:	bb44      	cbnz	r4, 8005258 <_malloc_r+0x88>
 8005206:	4629      	mov	r1, r5
 8005208:	4630      	mov	r0, r6
 800520a:	f7ff ffbf 	bl	800518c <sbrk_aligned>
 800520e:	1c43      	adds	r3, r0, #1
 8005210:	4604      	mov	r4, r0
 8005212:	d158      	bne.n	80052c6 <_malloc_r+0xf6>
 8005214:	f8d8 4000 	ldr.w	r4, [r8]
 8005218:	4627      	mov	r7, r4
 800521a:	2f00      	cmp	r7, #0
 800521c:	d143      	bne.n	80052a6 <_malloc_r+0xd6>
 800521e:	2c00      	cmp	r4, #0
 8005220:	d04b      	beq.n	80052ba <_malloc_r+0xea>
 8005222:	6823      	ldr	r3, [r4, #0]
 8005224:	4639      	mov	r1, r7
 8005226:	4630      	mov	r0, r6
 8005228:	eb04 0903 	add.w	r9, r4, r3
 800522c:	f000 fc5a 	bl	8005ae4 <_sbrk_r>
 8005230:	4581      	cmp	r9, r0
 8005232:	d142      	bne.n	80052ba <_malloc_r+0xea>
 8005234:	6821      	ldr	r1, [r4, #0]
 8005236:	1a6d      	subs	r5, r5, r1
 8005238:	4629      	mov	r1, r5
 800523a:	4630      	mov	r0, r6
 800523c:	f7ff ffa6 	bl	800518c <sbrk_aligned>
 8005240:	3001      	adds	r0, #1
 8005242:	d03a      	beq.n	80052ba <_malloc_r+0xea>
 8005244:	6823      	ldr	r3, [r4, #0]
 8005246:	442b      	add	r3, r5
 8005248:	6023      	str	r3, [r4, #0]
 800524a:	f8d8 3000 	ldr.w	r3, [r8]
 800524e:	685a      	ldr	r2, [r3, #4]
 8005250:	bb62      	cbnz	r2, 80052ac <_malloc_r+0xdc>
 8005252:	f8c8 7000 	str.w	r7, [r8]
 8005256:	e00f      	b.n	8005278 <_malloc_r+0xa8>
 8005258:	6822      	ldr	r2, [r4, #0]
 800525a:	1b52      	subs	r2, r2, r5
 800525c:	d420      	bmi.n	80052a0 <_malloc_r+0xd0>
 800525e:	2a0b      	cmp	r2, #11
 8005260:	d917      	bls.n	8005292 <_malloc_r+0xc2>
 8005262:	1961      	adds	r1, r4, r5
 8005264:	42a3      	cmp	r3, r4
 8005266:	6025      	str	r5, [r4, #0]
 8005268:	bf18      	it	ne
 800526a:	6059      	strne	r1, [r3, #4]
 800526c:	6863      	ldr	r3, [r4, #4]
 800526e:	bf08      	it	eq
 8005270:	f8c8 1000 	streq.w	r1, [r8]
 8005274:	5162      	str	r2, [r4, r5]
 8005276:	604b      	str	r3, [r1, #4]
 8005278:	4630      	mov	r0, r6
 800527a:	f000 f82f 	bl	80052dc <__malloc_unlock>
 800527e:	f104 000b 	add.w	r0, r4, #11
 8005282:	1d23      	adds	r3, r4, #4
 8005284:	f020 0007 	bic.w	r0, r0, #7
 8005288:	1ac2      	subs	r2, r0, r3
 800528a:	bf1c      	itt	ne
 800528c:	1a1b      	subne	r3, r3, r0
 800528e:	50a3      	strne	r3, [r4, r2]
 8005290:	e7af      	b.n	80051f2 <_malloc_r+0x22>
 8005292:	6862      	ldr	r2, [r4, #4]
 8005294:	42a3      	cmp	r3, r4
 8005296:	bf0c      	ite	eq
 8005298:	f8c8 2000 	streq.w	r2, [r8]
 800529c:	605a      	strne	r2, [r3, #4]
 800529e:	e7eb      	b.n	8005278 <_malloc_r+0xa8>
 80052a0:	4623      	mov	r3, r4
 80052a2:	6864      	ldr	r4, [r4, #4]
 80052a4:	e7ae      	b.n	8005204 <_malloc_r+0x34>
 80052a6:	463c      	mov	r4, r7
 80052a8:	687f      	ldr	r7, [r7, #4]
 80052aa:	e7b6      	b.n	800521a <_malloc_r+0x4a>
 80052ac:	461a      	mov	r2, r3
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	42a3      	cmp	r3, r4
 80052b2:	d1fb      	bne.n	80052ac <_malloc_r+0xdc>
 80052b4:	2300      	movs	r3, #0
 80052b6:	6053      	str	r3, [r2, #4]
 80052b8:	e7de      	b.n	8005278 <_malloc_r+0xa8>
 80052ba:	230c      	movs	r3, #12
 80052bc:	6033      	str	r3, [r6, #0]
 80052be:	4630      	mov	r0, r6
 80052c0:	f000 f80c 	bl	80052dc <__malloc_unlock>
 80052c4:	e794      	b.n	80051f0 <_malloc_r+0x20>
 80052c6:	6005      	str	r5, [r0, #0]
 80052c8:	e7d6      	b.n	8005278 <_malloc_r+0xa8>
 80052ca:	bf00      	nop
 80052cc:	200002b4 	.word	0x200002b4

080052d0 <__malloc_lock>:
 80052d0:	4801      	ldr	r0, [pc, #4]	@ (80052d8 <__malloc_lock+0x8>)
 80052d2:	f7ff bf0e 	b.w	80050f2 <__retarget_lock_acquire_recursive>
 80052d6:	bf00      	nop
 80052d8:	200002ac 	.word	0x200002ac

080052dc <__malloc_unlock>:
 80052dc:	4801      	ldr	r0, [pc, #4]	@ (80052e4 <__malloc_unlock+0x8>)
 80052de:	f7ff bf09 	b.w	80050f4 <__retarget_lock_release_recursive>
 80052e2:	bf00      	nop
 80052e4:	200002ac 	.word	0x200002ac

080052e8 <__sfputc_r>:
 80052e8:	6893      	ldr	r3, [r2, #8]
 80052ea:	3b01      	subs	r3, #1
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	b410      	push	{r4}
 80052f0:	6093      	str	r3, [r2, #8]
 80052f2:	da08      	bge.n	8005306 <__sfputc_r+0x1e>
 80052f4:	6994      	ldr	r4, [r2, #24]
 80052f6:	42a3      	cmp	r3, r4
 80052f8:	db01      	blt.n	80052fe <__sfputc_r+0x16>
 80052fa:	290a      	cmp	r1, #10
 80052fc:	d103      	bne.n	8005306 <__sfputc_r+0x1e>
 80052fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005302:	f7ff bde8 	b.w	8004ed6 <__swbuf_r>
 8005306:	6813      	ldr	r3, [r2, #0]
 8005308:	1c58      	adds	r0, r3, #1
 800530a:	6010      	str	r0, [r2, #0]
 800530c:	7019      	strb	r1, [r3, #0]
 800530e:	4608      	mov	r0, r1
 8005310:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005314:	4770      	bx	lr

08005316 <__sfputs_r>:
 8005316:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005318:	4606      	mov	r6, r0
 800531a:	460f      	mov	r7, r1
 800531c:	4614      	mov	r4, r2
 800531e:	18d5      	adds	r5, r2, r3
 8005320:	42ac      	cmp	r4, r5
 8005322:	d101      	bne.n	8005328 <__sfputs_r+0x12>
 8005324:	2000      	movs	r0, #0
 8005326:	e007      	b.n	8005338 <__sfputs_r+0x22>
 8005328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800532c:	463a      	mov	r2, r7
 800532e:	4630      	mov	r0, r6
 8005330:	f7ff ffda 	bl	80052e8 <__sfputc_r>
 8005334:	1c43      	adds	r3, r0, #1
 8005336:	d1f3      	bne.n	8005320 <__sfputs_r+0xa>
 8005338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800533c <_vfiprintf_r>:
 800533c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005340:	460d      	mov	r5, r1
 8005342:	b09d      	sub	sp, #116	@ 0x74
 8005344:	4614      	mov	r4, r2
 8005346:	4698      	mov	r8, r3
 8005348:	4606      	mov	r6, r0
 800534a:	b118      	cbz	r0, 8005354 <_vfiprintf_r+0x18>
 800534c:	6a03      	ldr	r3, [r0, #32]
 800534e:	b90b      	cbnz	r3, 8005354 <_vfiprintf_r+0x18>
 8005350:	f7ff fcd8 	bl	8004d04 <__sinit>
 8005354:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005356:	07d9      	lsls	r1, r3, #31
 8005358:	d405      	bmi.n	8005366 <_vfiprintf_r+0x2a>
 800535a:	89ab      	ldrh	r3, [r5, #12]
 800535c:	059a      	lsls	r2, r3, #22
 800535e:	d402      	bmi.n	8005366 <_vfiprintf_r+0x2a>
 8005360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005362:	f7ff fec6 	bl	80050f2 <__retarget_lock_acquire_recursive>
 8005366:	89ab      	ldrh	r3, [r5, #12]
 8005368:	071b      	lsls	r3, r3, #28
 800536a:	d501      	bpl.n	8005370 <_vfiprintf_r+0x34>
 800536c:	692b      	ldr	r3, [r5, #16]
 800536e:	b99b      	cbnz	r3, 8005398 <_vfiprintf_r+0x5c>
 8005370:	4629      	mov	r1, r5
 8005372:	4630      	mov	r0, r6
 8005374:	f7ff fdee 	bl	8004f54 <__swsetup_r>
 8005378:	b170      	cbz	r0, 8005398 <_vfiprintf_r+0x5c>
 800537a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800537c:	07dc      	lsls	r4, r3, #31
 800537e:	d504      	bpl.n	800538a <_vfiprintf_r+0x4e>
 8005380:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005384:	b01d      	add	sp, #116	@ 0x74
 8005386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800538a:	89ab      	ldrh	r3, [r5, #12]
 800538c:	0598      	lsls	r0, r3, #22
 800538e:	d4f7      	bmi.n	8005380 <_vfiprintf_r+0x44>
 8005390:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005392:	f7ff feaf 	bl	80050f4 <__retarget_lock_release_recursive>
 8005396:	e7f3      	b.n	8005380 <_vfiprintf_r+0x44>
 8005398:	2300      	movs	r3, #0
 800539a:	9309      	str	r3, [sp, #36]	@ 0x24
 800539c:	2320      	movs	r3, #32
 800539e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80053a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80053a6:	2330      	movs	r3, #48	@ 0x30
 80053a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005558 <_vfiprintf_r+0x21c>
 80053ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80053b0:	f04f 0901 	mov.w	r9, #1
 80053b4:	4623      	mov	r3, r4
 80053b6:	469a      	mov	sl, r3
 80053b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053bc:	b10a      	cbz	r2, 80053c2 <_vfiprintf_r+0x86>
 80053be:	2a25      	cmp	r2, #37	@ 0x25
 80053c0:	d1f9      	bne.n	80053b6 <_vfiprintf_r+0x7a>
 80053c2:	ebba 0b04 	subs.w	fp, sl, r4
 80053c6:	d00b      	beq.n	80053e0 <_vfiprintf_r+0xa4>
 80053c8:	465b      	mov	r3, fp
 80053ca:	4622      	mov	r2, r4
 80053cc:	4629      	mov	r1, r5
 80053ce:	4630      	mov	r0, r6
 80053d0:	f7ff ffa1 	bl	8005316 <__sfputs_r>
 80053d4:	3001      	adds	r0, #1
 80053d6:	f000 80a7 	beq.w	8005528 <_vfiprintf_r+0x1ec>
 80053da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80053dc:	445a      	add	r2, fp
 80053de:	9209      	str	r2, [sp, #36]	@ 0x24
 80053e0:	f89a 3000 	ldrb.w	r3, [sl]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	f000 809f 	beq.w	8005528 <_vfiprintf_r+0x1ec>
 80053ea:	2300      	movs	r3, #0
 80053ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80053f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80053f4:	f10a 0a01 	add.w	sl, sl, #1
 80053f8:	9304      	str	r3, [sp, #16]
 80053fa:	9307      	str	r3, [sp, #28]
 80053fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005400:	931a      	str	r3, [sp, #104]	@ 0x68
 8005402:	4654      	mov	r4, sl
 8005404:	2205      	movs	r2, #5
 8005406:	f814 1b01 	ldrb.w	r1, [r4], #1
 800540a:	4853      	ldr	r0, [pc, #332]	@ (8005558 <_vfiprintf_r+0x21c>)
 800540c:	f7fa ff08 	bl	8000220 <memchr>
 8005410:	9a04      	ldr	r2, [sp, #16]
 8005412:	b9d8      	cbnz	r0, 800544c <_vfiprintf_r+0x110>
 8005414:	06d1      	lsls	r1, r2, #27
 8005416:	bf44      	itt	mi
 8005418:	2320      	movmi	r3, #32
 800541a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800541e:	0713      	lsls	r3, r2, #28
 8005420:	bf44      	itt	mi
 8005422:	232b      	movmi	r3, #43	@ 0x2b
 8005424:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005428:	f89a 3000 	ldrb.w	r3, [sl]
 800542c:	2b2a      	cmp	r3, #42	@ 0x2a
 800542e:	d015      	beq.n	800545c <_vfiprintf_r+0x120>
 8005430:	9a07      	ldr	r2, [sp, #28]
 8005432:	4654      	mov	r4, sl
 8005434:	2000      	movs	r0, #0
 8005436:	f04f 0c0a 	mov.w	ip, #10
 800543a:	4621      	mov	r1, r4
 800543c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005440:	3b30      	subs	r3, #48	@ 0x30
 8005442:	2b09      	cmp	r3, #9
 8005444:	d94b      	bls.n	80054de <_vfiprintf_r+0x1a2>
 8005446:	b1b0      	cbz	r0, 8005476 <_vfiprintf_r+0x13a>
 8005448:	9207      	str	r2, [sp, #28]
 800544a:	e014      	b.n	8005476 <_vfiprintf_r+0x13a>
 800544c:	eba0 0308 	sub.w	r3, r0, r8
 8005450:	fa09 f303 	lsl.w	r3, r9, r3
 8005454:	4313      	orrs	r3, r2
 8005456:	9304      	str	r3, [sp, #16]
 8005458:	46a2      	mov	sl, r4
 800545a:	e7d2      	b.n	8005402 <_vfiprintf_r+0xc6>
 800545c:	9b03      	ldr	r3, [sp, #12]
 800545e:	1d19      	adds	r1, r3, #4
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	9103      	str	r1, [sp, #12]
 8005464:	2b00      	cmp	r3, #0
 8005466:	bfbb      	ittet	lt
 8005468:	425b      	neglt	r3, r3
 800546a:	f042 0202 	orrlt.w	r2, r2, #2
 800546e:	9307      	strge	r3, [sp, #28]
 8005470:	9307      	strlt	r3, [sp, #28]
 8005472:	bfb8      	it	lt
 8005474:	9204      	strlt	r2, [sp, #16]
 8005476:	7823      	ldrb	r3, [r4, #0]
 8005478:	2b2e      	cmp	r3, #46	@ 0x2e
 800547a:	d10a      	bne.n	8005492 <_vfiprintf_r+0x156>
 800547c:	7863      	ldrb	r3, [r4, #1]
 800547e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005480:	d132      	bne.n	80054e8 <_vfiprintf_r+0x1ac>
 8005482:	9b03      	ldr	r3, [sp, #12]
 8005484:	1d1a      	adds	r2, r3, #4
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	9203      	str	r2, [sp, #12]
 800548a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800548e:	3402      	adds	r4, #2
 8005490:	9305      	str	r3, [sp, #20]
 8005492:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005568 <_vfiprintf_r+0x22c>
 8005496:	7821      	ldrb	r1, [r4, #0]
 8005498:	2203      	movs	r2, #3
 800549a:	4650      	mov	r0, sl
 800549c:	f7fa fec0 	bl	8000220 <memchr>
 80054a0:	b138      	cbz	r0, 80054b2 <_vfiprintf_r+0x176>
 80054a2:	9b04      	ldr	r3, [sp, #16]
 80054a4:	eba0 000a 	sub.w	r0, r0, sl
 80054a8:	2240      	movs	r2, #64	@ 0x40
 80054aa:	4082      	lsls	r2, r0
 80054ac:	4313      	orrs	r3, r2
 80054ae:	3401      	adds	r4, #1
 80054b0:	9304      	str	r3, [sp, #16]
 80054b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054b6:	4829      	ldr	r0, [pc, #164]	@ (800555c <_vfiprintf_r+0x220>)
 80054b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80054bc:	2206      	movs	r2, #6
 80054be:	f7fa feaf 	bl	8000220 <memchr>
 80054c2:	2800      	cmp	r0, #0
 80054c4:	d03f      	beq.n	8005546 <_vfiprintf_r+0x20a>
 80054c6:	4b26      	ldr	r3, [pc, #152]	@ (8005560 <_vfiprintf_r+0x224>)
 80054c8:	bb1b      	cbnz	r3, 8005512 <_vfiprintf_r+0x1d6>
 80054ca:	9b03      	ldr	r3, [sp, #12]
 80054cc:	3307      	adds	r3, #7
 80054ce:	f023 0307 	bic.w	r3, r3, #7
 80054d2:	3308      	adds	r3, #8
 80054d4:	9303      	str	r3, [sp, #12]
 80054d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054d8:	443b      	add	r3, r7
 80054da:	9309      	str	r3, [sp, #36]	@ 0x24
 80054dc:	e76a      	b.n	80053b4 <_vfiprintf_r+0x78>
 80054de:	fb0c 3202 	mla	r2, ip, r2, r3
 80054e2:	460c      	mov	r4, r1
 80054e4:	2001      	movs	r0, #1
 80054e6:	e7a8      	b.n	800543a <_vfiprintf_r+0xfe>
 80054e8:	2300      	movs	r3, #0
 80054ea:	3401      	adds	r4, #1
 80054ec:	9305      	str	r3, [sp, #20]
 80054ee:	4619      	mov	r1, r3
 80054f0:	f04f 0c0a 	mov.w	ip, #10
 80054f4:	4620      	mov	r0, r4
 80054f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80054fa:	3a30      	subs	r2, #48	@ 0x30
 80054fc:	2a09      	cmp	r2, #9
 80054fe:	d903      	bls.n	8005508 <_vfiprintf_r+0x1cc>
 8005500:	2b00      	cmp	r3, #0
 8005502:	d0c6      	beq.n	8005492 <_vfiprintf_r+0x156>
 8005504:	9105      	str	r1, [sp, #20]
 8005506:	e7c4      	b.n	8005492 <_vfiprintf_r+0x156>
 8005508:	fb0c 2101 	mla	r1, ip, r1, r2
 800550c:	4604      	mov	r4, r0
 800550e:	2301      	movs	r3, #1
 8005510:	e7f0      	b.n	80054f4 <_vfiprintf_r+0x1b8>
 8005512:	ab03      	add	r3, sp, #12
 8005514:	9300      	str	r3, [sp, #0]
 8005516:	462a      	mov	r2, r5
 8005518:	4b12      	ldr	r3, [pc, #72]	@ (8005564 <_vfiprintf_r+0x228>)
 800551a:	a904      	add	r1, sp, #16
 800551c:	4630      	mov	r0, r6
 800551e:	f3af 8000 	nop.w
 8005522:	4607      	mov	r7, r0
 8005524:	1c78      	adds	r0, r7, #1
 8005526:	d1d6      	bne.n	80054d6 <_vfiprintf_r+0x19a>
 8005528:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800552a:	07d9      	lsls	r1, r3, #31
 800552c:	d405      	bmi.n	800553a <_vfiprintf_r+0x1fe>
 800552e:	89ab      	ldrh	r3, [r5, #12]
 8005530:	059a      	lsls	r2, r3, #22
 8005532:	d402      	bmi.n	800553a <_vfiprintf_r+0x1fe>
 8005534:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005536:	f7ff fddd 	bl	80050f4 <__retarget_lock_release_recursive>
 800553a:	89ab      	ldrh	r3, [r5, #12]
 800553c:	065b      	lsls	r3, r3, #25
 800553e:	f53f af1f 	bmi.w	8005380 <_vfiprintf_r+0x44>
 8005542:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005544:	e71e      	b.n	8005384 <_vfiprintf_r+0x48>
 8005546:	ab03      	add	r3, sp, #12
 8005548:	9300      	str	r3, [sp, #0]
 800554a:	462a      	mov	r2, r5
 800554c:	4b05      	ldr	r3, [pc, #20]	@ (8005564 <_vfiprintf_r+0x228>)
 800554e:	a904      	add	r1, sp, #16
 8005550:	4630      	mov	r0, r6
 8005552:	f000 f879 	bl	8005648 <_printf_i>
 8005556:	e7e4      	b.n	8005522 <_vfiprintf_r+0x1e6>
 8005558:	08005bd0 	.word	0x08005bd0
 800555c:	08005bda 	.word	0x08005bda
 8005560:	00000000 	.word	0x00000000
 8005564:	08005317 	.word	0x08005317
 8005568:	08005bd6 	.word	0x08005bd6

0800556c <_printf_common>:
 800556c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005570:	4616      	mov	r6, r2
 8005572:	4698      	mov	r8, r3
 8005574:	688a      	ldr	r2, [r1, #8]
 8005576:	690b      	ldr	r3, [r1, #16]
 8005578:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800557c:	4293      	cmp	r3, r2
 800557e:	bfb8      	it	lt
 8005580:	4613      	movlt	r3, r2
 8005582:	6033      	str	r3, [r6, #0]
 8005584:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005588:	4607      	mov	r7, r0
 800558a:	460c      	mov	r4, r1
 800558c:	b10a      	cbz	r2, 8005592 <_printf_common+0x26>
 800558e:	3301      	adds	r3, #1
 8005590:	6033      	str	r3, [r6, #0]
 8005592:	6823      	ldr	r3, [r4, #0]
 8005594:	0699      	lsls	r1, r3, #26
 8005596:	bf42      	ittt	mi
 8005598:	6833      	ldrmi	r3, [r6, #0]
 800559a:	3302      	addmi	r3, #2
 800559c:	6033      	strmi	r3, [r6, #0]
 800559e:	6825      	ldr	r5, [r4, #0]
 80055a0:	f015 0506 	ands.w	r5, r5, #6
 80055a4:	d106      	bne.n	80055b4 <_printf_common+0x48>
 80055a6:	f104 0a19 	add.w	sl, r4, #25
 80055aa:	68e3      	ldr	r3, [r4, #12]
 80055ac:	6832      	ldr	r2, [r6, #0]
 80055ae:	1a9b      	subs	r3, r3, r2
 80055b0:	42ab      	cmp	r3, r5
 80055b2:	dc26      	bgt.n	8005602 <_printf_common+0x96>
 80055b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80055b8:	6822      	ldr	r2, [r4, #0]
 80055ba:	3b00      	subs	r3, #0
 80055bc:	bf18      	it	ne
 80055be:	2301      	movne	r3, #1
 80055c0:	0692      	lsls	r2, r2, #26
 80055c2:	d42b      	bmi.n	800561c <_printf_common+0xb0>
 80055c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80055c8:	4641      	mov	r1, r8
 80055ca:	4638      	mov	r0, r7
 80055cc:	47c8      	blx	r9
 80055ce:	3001      	adds	r0, #1
 80055d0:	d01e      	beq.n	8005610 <_printf_common+0xa4>
 80055d2:	6823      	ldr	r3, [r4, #0]
 80055d4:	6922      	ldr	r2, [r4, #16]
 80055d6:	f003 0306 	and.w	r3, r3, #6
 80055da:	2b04      	cmp	r3, #4
 80055dc:	bf02      	ittt	eq
 80055de:	68e5      	ldreq	r5, [r4, #12]
 80055e0:	6833      	ldreq	r3, [r6, #0]
 80055e2:	1aed      	subeq	r5, r5, r3
 80055e4:	68a3      	ldr	r3, [r4, #8]
 80055e6:	bf0c      	ite	eq
 80055e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055ec:	2500      	movne	r5, #0
 80055ee:	4293      	cmp	r3, r2
 80055f0:	bfc4      	itt	gt
 80055f2:	1a9b      	subgt	r3, r3, r2
 80055f4:	18ed      	addgt	r5, r5, r3
 80055f6:	2600      	movs	r6, #0
 80055f8:	341a      	adds	r4, #26
 80055fa:	42b5      	cmp	r5, r6
 80055fc:	d11a      	bne.n	8005634 <_printf_common+0xc8>
 80055fe:	2000      	movs	r0, #0
 8005600:	e008      	b.n	8005614 <_printf_common+0xa8>
 8005602:	2301      	movs	r3, #1
 8005604:	4652      	mov	r2, sl
 8005606:	4641      	mov	r1, r8
 8005608:	4638      	mov	r0, r7
 800560a:	47c8      	blx	r9
 800560c:	3001      	adds	r0, #1
 800560e:	d103      	bne.n	8005618 <_printf_common+0xac>
 8005610:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005618:	3501      	adds	r5, #1
 800561a:	e7c6      	b.n	80055aa <_printf_common+0x3e>
 800561c:	18e1      	adds	r1, r4, r3
 800561e:	1c5a      	adds	r2, r3, #1
 8005620:	2030      	movs	r0, #48	@ 0x30
 8005622:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005626:	4422      	add	r2, r4
 8005628:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800562c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005630:	3302      	adds	r3, #2
 8005632:	e7c7      	b.n	80055c4 <_printf_common+0x58>
 8005634:	2301      	movs	r3, #1
 8005636:	4622      	mov	r2, r4
 8005638:	4641      	mov	r1, r8
 800563a:	4638      	mov	r0, r7
 800563c:	47c8      	blx	r9
 800563e:	3001      	adds	r0, #1
 8005640:	d0e6      	beq.n	8005610 <_printf_common+0xa4>
 8005642:	3601      	adds	r6, #1
 8005644:	e7d9      	b.n	80055fa <_printf_common+0x8e>
	...

08005648 <_printf_i>:
 8005648:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800564c:	7e0f      	ldrb	r7, [r1, #24]
 800564e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005650:	2f78      	cmp	r7, #120	@ 0x78
 8005652:	4691      	mov	r9, r2
 8005654:	4680      	mov	r8, r0
 8005656:	460c      	mov	r4, r1
 8005658:	469a      	mov	sl, r3
 800565a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800565e:	d807      	bhi.n	8005670 <_printf_i+0x28>
 8005660:	2f62      	cmp	r7, #98	@ 0x62
 8005662:	d80a      	bhi.n	800567a <_printf_i+0x32>
 8005664:	2f00      	cmp	r7, #0
 8005666:	f000 80d1 	beq.w	800580c <_printf_i+0x1c4>
 800566a:	2f58      	cmp	r7, #88	@ 0x58
 800566c:	f000 80b8 	beq.w	80057e0 <_printf_i+0x198>
 8005670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005674:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005678:	e03a      	b.n	80056f0 <_printf_i+0xa8>
 800567a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800567e:	2b15      	cmp	r3, #21
 8005680:	d8f6      	bhi.n	8005670 <_printf_i+0x28>
 8005682:	a101      	add	r1, pc, #4	@ (adr r1, 8005688 <_printf_i+0x40>)
 8005684:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005688:	080056e1 	.word	0x080056e1
 800568c:	080056f5 	.word	0x080056f5
 8005690:	08005671 	.word	0x08005671
 8005694:	08005671 	.word	0x08005671
 8005698:	08005671 	.word	0x08005671
 800569c:	08005671 	.word	0x08005671
 80056a0:	080056f5 	.word	0x080056f5
 80056a4:	08005671 	.word	0x08005671
 80056a8:	08005671 	.word	0x08005671
 80056ac:	08005671 	.word	0x08005671
 80056b0:	08005671 	.word	0x08005671
 80056b4:	080057f3 	.word	0x080057f3
 80056b8:	0800571f 	.word	0x0800571f
 80056bc:	080057ad 	.word	0x080057ad
 80056c0:	08005671 	.word	0x08005671
 80056c4:	08005671 	.word	0x08005671
 80056c8:	08005815 	.word	0x08005815
 80056cc:	08005671 	.word	0x08005671
 80056d0:	0800571f 	.word	0x0800571f
 80056d4:	08005671 	.word	0x08005671
 80056d8:	08005671 	.word	0x08005671
 80056dc:	080057b5 	.word	0x080057b5
 80056e0:	6833      	ldr	r3, [r6, #0]
 80056e2:	1d1a      	adds	r2, r3, #4
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	6032      	str	r2, [r6, #0]
 80056e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80056ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80056f0:	2301      	movs	r3, #1
 80056f2:	e09c      	b.n	800582e <_printf_i+0x1e6>
 80056f4:	6833      	ldr	r3, [r6, #0]
 80056f6:	6820      	ldr	r0, [r4, #0]
 80056f8:	1d19      	adds	r1, r3, #4
 80056fa:	6031      	str	r1, [r6, #0]
 80056fc:	0606      	lsls	r6, r0, #24
 80056fe:	d501      	bpl.n	8005704 <_printf_i+0xbc>
 8005700:	681d      	ldr	r5, [r3, #0]
 8005702:	e003      	b.n	800570c <_printf_i+0xc4>
 8005704:	0645      	lsls	r5, r0, #25
 8005706:	d5fb      	bpl.n	8005700 <_printf_i+0xb8>
 8005708:	f9b3 5000 	ldrsh.w	r5, [r3]
 800570c:	2d00      	cmp	r5, #0
 800570e:	da03      	bge.n	8005718 <_printf_i+0xd0>
 8005710:	232d      	movs	r3, #45	@ 0x2d
 8005712:	426d      	negs	r5, r5
 8005714:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005718:	4858      	ldr	r0, [pc, #352]	@ (800587c <_printf_i+0x234>)
 800571a:	230a      	movs	r3, #10
 800571c:	e011      	b.n	8005742 <_printf_i+0xfa>
 800571e:	6821      	ldr	r1, [r4, #0]
 8005720:	6833      	ldr	r3, [r6, #0]
 8005722:	0608      	lsls	r0, r1, #24
 8005724:	f853 5b04 	ldr.w	r5, [r3], #4
 8005728:	d402      	bmi.n	8005730 <_printf_i+0xe8>
 800572a:	0649      	lsls	r1, r1, #25
 800572c:	bf48      	it	mi
 800572e:	b2ad      	uxthmi	r5, r5
 8005730:	2f6f      	cmp	r7, #111	@ 0x6f
 8005732:	4852      	ldr	r0, [pc, #328]	@ (800587c <_printf_i+0x234>)
 8005734:	6033      	str	r3, [r6, #0]
 8005736:	bf14      	ite	ne
 8005738:	230a      	movne	r3, #10
 800573a:	2308      	moveq	r3, #8
 800573c:	2100      	movs	r1, #0
 800573e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005742:	6866      	ldr	r6, [r4, #4]
 8005744:	60a6      	str	r6, [r4, #8]
 8005746:	2e00      	cmp	r6, #0
 8005748:	db05      	blt.n	8005756 <_printf_i+0x10e>
 800574a:	6821      	ldr	r1, [r4, #0]
 800574c:	432e      	orrs	r6, r5
 800574e:	f021 0104 	bic.w	r1, r1, #4
 8005752:	6021      	str	r1, [r4, #0]
 8005754:	d04b      	beq.n	80057ee <_printf_i+0x1a6>
 8005756:	4616      	mov	r6, r2
 8005758:	fbb5 f1f3 	udiv	r1, r5, r3
 800575c:	fb03 5711 	mls	r7, r3, r1, r5
 8005760:	5dc7      	ldrb	r7, [r0, r7]
 8005762:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005766:	462f      	mov	r7, r5
 8005768:	42bb      	cmp	r3, r7
 800576a:	460d      	mov	r5, r1
 800576c:	d9f4      	bls.n	8005758 <_printf_i+0x110>
 800576e:	2b08      	cmp	r3, #8
 8005770:	d10b      	bne.n	800578a <_printf_i+0x142>
 8005772:	6823      	ldr	r3, [r4, #0]
 8005774:	07df      	lsls	r7, r3, #31
 8005776:	d508      	bpl.n	800578a <_printf_i+0x142>
 8005778:	6923      	ldr	r3, [r4, #16]
 800577a:	6861      	ldr	r1, [r4, #4]
 800577c:	4299      	cmp	r1, r3
 800577e:	bfde      	ittt	le
 8005780:	2330      	movle	r3, #48	@ 0x30
 8005782:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005786:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800578a:	1b92      	subs	r2, r2, r6
 800578c:	6122      	str	r2, [r4, #16]
 800578e:	f8cd a000 	str.w	sl, [sp]
 8005792:	464b      	mov	r3, r9
 8005794:	aa03      	add	r2, sp, #12
 8005796:	4621      	mov	r1, r4
 8005798:	4640      	mov	r0, r8
 800579a:	f7ff fee7 	bl	800556c <_printf_common>
 800579e:	3001      	adds	r0, #1
 80057a0:	d14a      	bne.n	8005838 <_printf_i+0x1f0>
 80057a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057a6:	b004      	add	sp, #16
 80057a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057ac:	6823      	ldr	r3, [r4, #0]
 80057ae:	f043 0320 	orr.w	r3, r3, #32
 80057b2:	6023      	str	r3, [r4, #0]
 80057b4:	4832      	ldr	r0, [pc, #200]	@ (8005880 <_printf_i+0x238>)
 80057b6:	2778      	movs	r7, #120	@ 0x78
 80057b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80057bc:	6823      	ldr	r3, [r4, #0]
 80057be:	6831      	ldr	r1, [r6, #0]
 80057c0:	061f      	lsls	r7, r3, #24
 80057c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80057c6:	d402      	bmi.n	80057ce <_printf_i+0x186>
 80057c8:	065f      	lsls	r7, r3, #25
 80057ca:	bf48      	it	mi
 80057cc:	b2ad      	uxthmi	r5, r5
 80057ce:	6031      	str	r1, [r6, #0]
 80057d0:	07d9      	lsls	r1, r3, #31
 80057d2:	bf44      	itt	mi
 80057d4:	f043 0320 	orrmi.w	r3, r3, #32
 80057d8:	6023      	strmi	r3, [r4, #0]
 80057da:	b11d      	cbz	r5, 80057e4 <_printf_i+0x19c>
 80057dc:	2310      	movs	r3, #16
 80057de:	e7ad      	b.n	800573c <_printf_i+0xf4>
 80057e0:	4826      	ldr	r0, [pc, #152]	@ (800587c <_printf_i+0x234>)
 80057e2:	e7e9      	b.n	80057b8 <_printf_i+0x170>
 80057e4:	6823      	ldr	r3, [r4, #0]
 80057e6:	f023 0320 	bic.w	r3, r3, #32
 80057ea:	6023      	str	r3, [r4, #0]
 80057ec:	e7f6      	b.n	80057dc <_printf_i+0x194>
 80057ee:	4616      	mov	r6, r2
 80057f0:	e7bd      	b.n	800576e <_printf_i+0x126>
 80057f2:	6833      	ldr	r3, [r6, #0]
 80057f4:	6825      	ldr	r5, [r4, #0]
 80057f6:	6961      	ldr	r1, [r4, #20]
 80057f8:	1d18      	adds	r0, r3, #4
 80057fa:	6030      	str	r0, [r6, #0]
 80057fc:	062e      	lsls	r6, r5, #24
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	d501      	bpl.n	8005806 <_printf_i+0x1be>
 8005802:	6019      	str	r1, [r3, #0]
 8005804:	e002      	b.n	800580c <_printf_i+0x1c4>
 8005806:	0668      	lsls	r0, r5, #25
 8005808:	d5fb      	bpl.n	8005802 <_printf_i+0x1ba>
 800580a:	8019      	strh	r1, [r3, #0]
 800580c:	2300      	movs	r3, #0
 800580e:	6123      	str	r3, [r4, #16]
 8005810:	4616      	mov	r6, r2
 8005812:	e7bc      	b.n	800578e <_printf_i+0x146>
 8005814:	6833      	ldr	r3, [r6, #0]
 8005816:	1d1a      	adds	r2, r3, #4
 8005818:	6032      	str	r2, [r6, #0]
 800581a:	681e      	ldr	r6, [r3, #0]
 800581c:	6862      	ldr	r2, [r4, #4]
 800581e:	2100      	movs	r1, #0
 8005820:	4630      	mov	r0, r6
 8005822:	f7fa fcfd 	bl	8000220 <memchr>
 8005826:	b108      	cbz	r0, 800582c <_printf_i+0x1e4>
 8005828:	1b80      	subs	r0, r0, r6
 800582a:	6060      	str	r0, [r4, #4]
 800582c:	6863      	ldr	r3, [r4, #4]
 800582e:	6123      	str	r3, [r4, #16]
 8005830:	2300      	movs	r3, #0
 8005832:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005836:	e7aa      	b.n	800578e <_printf_i+0x146>
 8005838:	6923      	ldr	r3, [r4, #16]
 800583a:	4632      	mov	r2, r6
 800583c:	4649      	mov	r1, r9
 800583e:	4640      	mov	r0, r8
 8005840:	47d0      	blx	sl
 8005842:	3001      	adds	r0, #1
 8005844:	d0ad      	beq.n	80057a2 <_printf_i+0x15a>
 8005846:	6823      	ldr	r3, [r4, #0]
 8005848:	079b      	lsls	r3, r3, #30
 800584a:	d413      	bmi.n	8005874 <_printf_i+0x22c>
 800584c:	68e0      	ldr	r0, [r4, #12]
 800584e:	9b03      	ldr	r3, [sp, #12]
 8005850:	4298      	cmp	r0, r3
 8005852:	bfb8      	it	lt
 8005854:	4618      	movlt	r0, r3
 8005856:	e7a6      	b.n	80057a6 <_printf_i+0x15e>
 8005858:	2301      	movs	r3, #1
 800585a:	4632      	mov	r2, r6
 800585c:	4649      	mov	r1, r9
 800585e:	4640      	mov	r0, r8
 8005860:	47d0      	blx	sl
 8005862:	3001      	adds	r0, #1
 8005864:	d09d      	beq.n	80057a2 <_printf_i+0x15a>
 8005866:	3501      	adds	r5, #1
 8005868:	68e3      	ldr	r3, [r4, #12]
 800586a:	9903      	ldr	r1, [sp, #12]
 800586c:	1a5b      	subs	r3, r3, r1
 800586e:	42ab      	cmp	r3, r5
 8005870:	dcf2      	bgt.n	8005858 <_printf_i+0x210>
 8005872:	e7eb      	b.n	800584c <_printf_i+0x204>
 8005874:	2500      	movs	r5, #0
 8005876:	f104 0619 	add.w	r6, r4, #25
 800587a:	e7f5      	b.n	8005868 <_printf_i+0x220>
 800587c:	08005be1 	.word	0x08005be1
 8005880:	08005bf2 	.word	0x08005bf2

08005884 <__sflush_r>:
 8005884:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800588c:	0716      	lsls	r6, r2, #28
 800588e:	4605      	mov	r5, r0
 8005890:	460c      	mov	r4, r1
 8005892:	d454      	bmi.n	800593e <__sflush_r+0xba>
 8005894:	684b      	ldr	r3, [r1, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	dc02      	bgt.n	80058a0 <__sflush_r+0x1c>
 800589a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800589c:	2b00      	cmp	r3, #0
 800589e:	dd48      	ble.n	8005932 <__sflush_r+0xae>
 80058a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80058a2:	2e00      	cmp	r6, #0
 80058a4:	d045      	beq.n	8005932 <__sflush_r+0xae>
 80058a6:	2300      	movs	r3, #0
 80058a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80058ac:	682f      	ldr	r7, [r5, #0]
 80058ae:	6a21      	ldr	r1, [r4, #32]
 80058b0:	602b      	str	r3, [r5, #0]
 80058b2:	d030      	beq.n	8005916 <__sflush_r+0x92>
 80058b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80058b6:	89a3      	ldrh	r3, [r4, #12]
 80058b8:	0759      	lsls	r1, r3, #29
 80058ba:	d505      	bpl.n	80058c8 <__sflush_r+0x44>
 80058bc:	6863      	ldr	r3, [r4, #4]
 80058be:	1ad2      	subs	r2, r2, r3
 80058c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80058c2:	b10b      	cbz	r3, 80058c8 <__sflush_r+0x44>
 80058c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80058c6:	1ad2      	subs	r2, r2, r3
 80058c8:	2300      	movs	r3, #0
 80058ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80058cc:	6a21      	ldr	r1, [r4, #32]
 80058ce:	4628      	mov	r0, r5
 80058d0:	47b0      	blx	r6
 80058d2:	1c43      	adds	r3, r0, #1
 80058d4:	89a3      	ldrh	r3, [r4, #12]
 80058d6:	d106      	bne.n	80058e6 <__sflush_r+0x62>
 80058d8:	6829      	ldr	r1, [r5, #0]
 80058da:	291d      	cmp	r1, #29
 80058dc:	d82b      	bhi.n	8005936 <__sflush_r+0xb2>
 80058de:	4a2a      	ldr	r2, [pc, #168]	@ (8005988 <__sflush_r+0x104>)
 80058e0:	40ca      	lsrs	r2, r1
 80058e2:	07d6      	lsls	r6, r2, #31
 80058e4:	d527      	bpl.n	8005936 <__sflush_r+0xb2>
 80058e6:	2200      	movs	r2, #0
 80058e8:	6062      	str	r2, [r4, #4]
 80058ea:	04d9      	lsls	r1, r3, #19
 80058ec:	6922      	ldr	r2, [r4, #16]
 80058ee:	6022      	str	r2, [r4, #0]
 80058f0:	d504      	bpl.n	80058fc <__sflush_r+0x78>
 80058f2:	1c42      	adds	r2, r0, #1
 80058f4:	d101      	bne.n	80058fa <__sflush_r+0x76>
 80058f6:	682b      	ldr	r3, [r5, #0]
 80058f8:	b903      	cbnz	r3, 80058fc <__sflush_r+0x78>
 80058fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80058fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80058fe:	602f      	str	r7, [r5, #0]
 8005900:	b1b9      	cbz	r1, 8005932 <__sflush_r+0xae>
 8005902:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005906:	4299      	cmp	r1, r3
 8005908:	d002      	beq.n	8005910 <__sflush_r+0x8c>
 800590a:	4628      	mov	r0, r5
 800590c:	f7ff fbf4 	bl	80050f8 <_free_r>
 8005910:	2300      	movs	r3, #0
 8005912:	6363      	str	r3, [r4, #52]	@ 0x34
 8005914:	e00d      	b.n	8005932 <__sflush_r+0xae>
 8005916:	2301      	movs	r3, #1
 8005918:	4628      	mov	r0, r5
 800591a:	47b0      	blx	r6
 800591c:	4602      	mov	r2, r0
 800591e:	1c50      	adds	r0, r2, #1
 8005920:	d1c9      	bne.n	80058b6 <__sflush_r+0x32>
 8005922:	682b      	ldr	r3, [r5, #0]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d0c6      	beq.n	80058b6 <__sflush_r+0x32>
 8005928:	2b1d      	cmp	r3, #29
 800592a:	d001      	beq.n	8005930 <__sflush_r+0xac>
 800592c:	2b16      	cmp	r3, #22
 800592e:	d11e      	bne.n	800596e <__sflush_r+0xea>
 8005930:	602f      	str	r7, [r5, #0]
 8005932:	2000      	movs	r0, #0
 8005934:	e022      	b.n	800597c <__sflush_r+0xf8>
 8005936:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800593a:	b21b      	sxth	r3, r3
 800593c:	e01b      	b.n	8005976 <__sflush_r+0xf2>
 800593e:	690f      	ldr	r7, [r1, #16]
 8005940:	2f00      	cmp	r7, #0
 8005942:	d0f6      	beq.n	8005932 <__sflush_r+0xae>
 8005944:	0793      	lsls	r3, r2, #30
 8005946:	680e      	ldr	r6, [r1, #0]
 8005948:	bf08      	it	eq
 800594a:	694b      	ldreq	r3, [r1, #20]
 800594c:	600f      	str	r7, [r1, #0]
 800594e:	bf18      	it	ne
 8005950:	2300      	movne	r3, #0
 8005952:	eba6 0807 	sub.w	r8, r6, r7
 8005956:	608b      	str	r3, [r1, #8]
 8005958:	f1b8 0f00 	cmp.w	r8, #0
 800595c:	dde9      	ble.n	8005932 <__sflush_r+0xae>
 800595e:	6a21      	ldr	r1, [r4, #32]
 8005960:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005962:	4643      	mov	r3, r8
 8005964:	463a      	mov	r2, r7
 8005966:	4628      	mov	r0, r5
 8005968:	47b0      	blx	r6
 800596a:	2800      	cmp	r0, #0
 800596c:	dc08      	bgt.n	8005980 <__sflush_r+0xfc>
 800596e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005976:	81a3      	strh	r3, [r4, #12]
 8005978:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800597c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005980:	4407      	add	r7, r0
 8005982:	eba8 0800 	sub.w	r8, r8, r0
 8005986:	e7e7      	b.n	8005958 <__sflush_r+0xd4>
 8005988:	20400001 	.word	0x20400001

0800598c <_fflush_r>:
 800598c:	b538      	push	{r3, r4, r5, lr}
 800598e:	690b      	ldr	r3, [r1, #16]
 8005990:	4605      	mov	r5, r0
 8005992:	460c      	mov	r4, r1
 8005994:	b913      	cbnz	r3, 800599c <_fflush_r+0x10>
 8005996:	2500      	movs	r5, #0
 8005998:	4628      	mov	r0, r5
 800599a:	bd38      	pop	{r3, r4, r5, pc}
 800599c:	b118      	cbz	r0, 80059a6 <_fflush_r+0x1a>
 800599e:	6a03      	ldr	r3, [r0, #32]
 80059a0:	b90b      	cbnz	r3, 80059a6 <_fflush_r+0x1a>
 80059a2:	f7ff f9af 	bl	8004d04 <__sinit>
 80059a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d0f3      	beq.n	8005996 <_fflush_r+0xa>
 80059ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80059b0:	07d0      	lsls	r0, r2, #31
 80059b2:	d404      	bmi.n	80059be <_fflush_r+0x32>
 80059b4:	0599      	lsls	r1, r3, #22
 80059b6:	d402      	bmi.n	80059be <_fflush_r+0x32>
 80059b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059ba:	f7ff fb9a 	bl	80050f2 <__retarget_lock_acquire_recursive>
 80059be:	4628      	mov	r0, r5
 80059c0:	4621      	mov	r1, r4
 80059c2:	f7ff ff5f 	bl	8005884 <__sflush_r>
 80059c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80059c8:	07da      	lsls	r2, r3, #31
 80059ca:	4605      	mov	r5, r0
 80059cc:	d4e4      	bmi.n	8005998 <_fflush_r+0xc>
 80059ce:	89a3      	ldrh	r3, [r4, #12]
 80059d0:	059b      	lsls	r3, r3, #22
 80059d2:	d4e1      	bmi.n	8005998 <_fflush_r+0xc>
 80059d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059d6:	f7ff fb8d 	bl	80050f4 <__retarget_lock_release_recursive>
 80059da:	e7dd      	b.n	8005998 <_fflush_r+0xc>

080059dc <__swhatbuf_r>:
 80059dc:	b570      	push	{r4, r5, r6, lr}
 80059de:	460c      	mov	r4, r1
 80059e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059e4:	2900      	cmp	r1, #0
 80059e6:	b096      	sub	sp, #88	@ 0x58
 80059e8:	4615      	mov	r5, r2
 80059ea:	461e      	mov	r6, r3
 80059ec:	da0d      	bge.n	8005a0a <__swhatbuf_r+0x2e>
 80059ee:	89a3      	ldrh	r3, [r4, #12]
 80059f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80059f4:	f04f 0100 	mov.w	r1, #0
 80059f8:	bf14      	ite	ne
 80059fa:	2340      	movne	r3, #64	@ 0x40
 80059fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005a00:	2000      	movs	r0, #0
 8005a02:	6031      	str	r1, [r6, #0]
 8005a04:	602b      	str	r3, [r5, #0]
 8005a06:	b016      	add	sp, #88	@ 0x58
 8005a08:	bd70      	pop	{r4, r5, r6, pc}
 8005a0a:	466a      	mov	r2, sp
 8005a0c:	f000 f848 	bl	8005aa0 <_fstat_r>
 8005a10:	2800      	cmp	r0, #0
 8005a12:	dbec      	blt.n	80059ee <__swhatbuf_r+0x12>
 8005a14:	9901      	ldr	r1, [sp, #4]
 8005a16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005a1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005a1e:	4259      	negs	r1, r3
 8005a20:	4159      	adcs	r1, r3
 8005a22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a26:	e7eb      	b.n	8005a00 <__swhatbuf_r+0x24>

08005a28 <__smakebuf_r>:
 8005a28:	898b      	ldrh	r3, [r1, #12]
 8005a2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a2c:	079d      	lsls	r5, r3, #30
 8005a2e:	4606      	mov	r6, r0
 8005a30:	460c      	mov	r4, r1
 8005a32:	d507      	bpl.n	8005a44 <__smakebuf_r+0x1c>
 8005a34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005a38:	6023      	str	r3, [r4, #0]
 8005a3a:	6123      	str	r3, [r4, #16]
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	6163      	str	r3, [r4, #20]
 8005a40:	b003      	add	sp, #12
 8005a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a44:	ab01      	add	r3, sp, #4
 8005a46:	466a      	mov	r2, sp
 8005a48:	f7ff ffc8 	bl	80059dc <__swhatbuf_r>
 8005a4c:	9f00      	ldr	r7, [sp, #0]
 8005a4e:	4605      	mov	r5, r0
 8005a50:	4639      	mov	r1, r7
 8005a52:	4630      	mov	r0, r6
 8005a54:	f7ff fbbc 	bl	80051d0 <_malloc_r>
 8005a58:	b948      	cbnz	r0, 8005a6e <__smakebuf_r+0x46>
 8005a5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a5e:	059a      	lsls	r2, r3, #22
 8005a60:	d4ee      	bmi.n	8005a40 <__smakebuf_r+0x18>
 8005a62:	f023 0303 	bic.w	r3, r3, #3
 8005a66:	f043 0302 	orr.w	r3, r3, #2
 8005a6a:	81a3      	strh	r3, [r4, #12]
 8005a6c:	e7e2      	b.n	8005a34 <__smakebuf_r+0xc>
 8005a6e:	89a3      	ldrh	r3, [r4, #12]
 8005a70:	6020      	str	r0, [r4, #0]
 8005a72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a76:	81a3      	strh	r3, [r4, #12]
 8005a78:	9b01      	ldr	r3, [sp, #4]
 8005a7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005a7e:	b15b      	cbz	r3, 8005a98 <__smakebuf_r+0x70>
 8005a80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a84:	4630      	mov	r0, r6
 8005a86:	f000 f81d 	bl	8005ac4 <_isatty_r>
 8005a8a:	b128      	cbz	r0, 8005a98 <__smakebuf_r+0x70>
 8005a8c:	89a3      	ldrh	r3, [r4, #12]
 8005a8e:	f023 0303 	bic.w	r3, r3, #3
 8005a92:	f043 0301 	orr.w	r3, r3, #1
 8005a96:	81a3      	strh	r3, [r4, #12]
 8005a98:	89a3      	ldrh	r3, [r4, #12]
 8005a9a:	431d      	orrs	r5, r3
 8005a9c:	81a5      	strh	r5, [r4, #12]
 8005a9e:	e7cf      	b.n	8005a40 <__smakebuf_r+0x18>

08005aa0 <_fstat_r>:
 8005aa0:	b538      	push	{r3, r4, r5, lr}
 8005aa2:	4d07      	ldr	r5, [pc, #28]	@ (8005ac0 <_fstat_r+0x20>)
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	4604      	mov	r4, r0
 8005aa8:	4608      	mov	r0, r1
 8005aaa:	4611      	mov	r1, r2
 8005aac:	602b      	str	r3, [r5, #0]
 8005aae:	f7fb f948 	bl	8000d42 <_fstat>
 8005ab2:	1c43      	adds	r3, r0, #1
 8005ab4:	d102      	bne.n	8005abc <_fstat_r+0x1c>
 8005ab6:	682b      	ldr	r3, [r5, #0]
 8005ab8:	b103      	cbz	r3, 8005abc <_fstat_r+0x1c>
 8005aba:	6023      	str	r3, [r4, #0]
 8005abc:	bd38      	pop	{r3, r4, r5, pc}
 8005abe:	bf00      	nop
 8005ac0:	200002a8 	.word	0x200002a8

08005ac4 <_isatty_r>:
 8005ac4:	b538      	push	{r3, r4, r5, lr}
 8005ac6:	4d06      	ldr	r5, [pc, #24]	@ (8005ae0 <_isatty_r+0x1c>)
 8005ac8:	2300      	movs	r3, #0
 8005aca:	4604      	mov	r4, r0
 8005acc:	4608      	mov	r0, r1
 8005ace:	602b      	str	r3, [r5, #0]
 8005ad0:	f7fb f947 	bl	8000d62 <_isatty>
 8005ad4:	1c43      	adds	r3, r0, #1
 8005ad6:	d102      	bne.n	8005ade <_isatty_r+0x1a>
 8005ad8:	682b      	ldr	r3, [r5, #0]
 8005ada:	b103      	cbz	r3, 8005ade <_isatty_r+0x1a>
 8005adc:	6023      	str	r3, [r4, #0]
 8005ade:	bd38      	pop	{r3, r4, r5, pc}
 8005ae0:	200002a8 	.word	0x200002a8

08005ae4 <_sbrk_r>:
 8005ae4:	b538      	push	{r3, r4, r5, lr}
 8005ae6:	4d06      	ldr	r5, [pc, #24]	@ (8005b00 <_sbrk_r+0x1c>)
 8005ae8:	2300      	movs	r3, #0
 8005aea:	4604      	mov	r4, r0
 8005aec:	4608      	mov	r0, r1
 8005aee:	602b      	str	r3, [r5, #0]
 8005af0:	f7fb f950 	bl	8000d94 <_sbrk>
 8005af4:	1c43      	adds	r3, r0, #1
 8005af6:	d102      	bne.n	8005afe <_sbrk_r+0x1a>
 8005af8:	682b      	ldr	r3, [r5, #0]
 8005afa:	b103      	cbz	r3, 8005afe <_sbrk_r+0x1a>
 8005afc:	6023      	str	r3, [r4, #0]
 8005afe:	bd38      	pop	{r3, r4, r5, pc}
 8005b00:	200002a8 	.word	0x200002a8

08005b04 <_init>:
 8005b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b06:	bf00      	nop
 8005b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b0a:	bc08      	pop	{r3}
 8005b0c:	469e      	mov	lr, r3
 8005b0e:	4770      	bx	lr

08005b10 <_fini>:
 8005b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b12:	bf00      	nop
 8005b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b16:	bc08      	pop	{r3}
 8005b18:	469e      	mov	lr, r3
 8005b1a:	4770      	bx	lr
