Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/RF_TestBench_isim_beh.exe" -prj "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/RF_TestBench_beh.prj" "work.RF_TestBench" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/Array_Variable.vhd" into library work
Parsing VHDL file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/Register32Bit.vhd" into library work
Parsing VHDL file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/Mux32to1.vhd" into library work
Parsing VHDL file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/Decoder5to32.vhd" into library work
Parsing VHDL file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/RF.vhd" into library work
Parsing VHDL file "C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/RF_TestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package array_variable
Compiling architecture behavioral of entity Decoder5to32 [decoder5to32_default]
Compiling architecture behavioral of entity Register32Bit [register32bit_default]
Compiling architecture behavioral of entity Mux32to1 [mux32to1_default]
Compiling architecture behavioral of entity RF [rf_default]
Compiling architecture behavior of entity rf_testbench
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable C:/Users/Nick-PC/Documents/VHDL/HRY302-Phase01/RF_TestBench_isim_beh.exe
Fuse Memory Usage: 37688 KB
Fuse CPU Usage: 593 ms
