<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2020.2 (Released July 1, 2020) -->
<HTML lang="en">
<HEAD>
<TITLE>Programming the zxnDMA</TITLE>
<META NAME="description" CONTENT="Programming the zxnDMA">
<META NAME="keywords" CONTENT="zxnext_notes">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2020.2">

<LINK REL="STYLESHEET" HREF="zxnext_notes.css">

<LINK REL="next" HREF="node93.html">
<LINK REL="previous" HREF="node91.html">
<LINK REL="next" HREF="node93.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="node93.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="node87.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="node91.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html937"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A> 
<A ID="tex2html939"
  HREF="node227.html">
<IMG WIDTH="43" HEIGHT="24" ALT="index" SRC="index.png"></A> 
<BR>
<B> Next:</B> <A
 HREF="node93.html">zxnDMA Registers</A>
<B> Up:</B> <A
 HREF="node87.html">zxnDMA</A>
<B> Previous:</B> <A
 HREF="node91.html">Modes of Operation</A>
 &nbsp; <B>  <A ID="tex2html938"
  HREF="node1.html">Contents</A></B> 
 &nbsp; <B>  <A ID="tex2html940"
  HREF="node227.html">Index</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H1><A ID="SECTION00750000000000000000">
Programming the zxnDMA</A>
</H1>
Like the Z80 DMA chip, the zxnDMA has seven write registers named
WR0-WR6 that control the device. Each register WR0-WR6 can have zero
or more parameters associated with it.

<P>
In a first write to the zxnDMA port, the write value is compared
against a bitmask to determine which of the WR0-WR6 is the
target. Remaining bits in the written value can contain data as well
as a list of associated parameter bits. The parameter bits determine
if further writes are expected to deliver parameter values. If there
are multiple parameter bits set, the expected order of parameter
values written is determined by parameter bit position from right to
left (bit 0 through bit 7). Once all parameters are written, the
zxnDMA again expects a regular register write selecting WR0-WR6.

<P>
The table X.Y describes the registers and the bitmask required to
select them on the zxnDMA.

<P>
<BR><P></P>
<DIV class="CENTER"><A ID="2182"></A>
<TABLE>
<CAPTION><STRONG>Table 6.1:</STRONG>
zxnDMA Registers</CAPTION>
<TR><TD><IMG STYLE=""
 SRC="img46.svg"
 ALT="\begin{table}\centering
\csvautotabular{zxndma/registers.csv}
\end{table}"></TD></TR>
</TABLE>
</DIV><P></P>
<BR>

<P>
<BR><HR>

</BODY>
</HTML>
