---
title: 数字逻辑设计 Digital Design
section: 数字逻辑设计
sync: /course/dd/index.md
nav:
  - 课程简介: index.md
  - 笔记:
      - note/1.md
---
## 1. 分数组成

- Homework & Quiz 20%
	- **Random, with no notification**, 4 - 5 times
	- Topics from textbook and home assignments
	- **Class performance**
- Project 10%
- Experiments 30%
- Final 40%
	- 最终成绩比例由老师在期末决定

## 2. 教材

- Logic and Computer Design Fundamental (Fifth Edition)

## 3. 实验室要求

- 实验文档：[Github Pages](https://guahao31.github.io/2024_DD/)
- 学习 Verilog HDL 语言，熟悉硬件实验平台、实验仪器操作等
- 用 Verilog HDL 语言做仿真实验时，要求**先编写好代码**
- 严禁抄袭，若发现两个人都记零分

## 4. 重要资料

- [词汇表 - Jiepeng's notes](https://note.jiepeng.tech/CS/DigitalDesign/glossary/)

> [!quote] Useful Links
>
> - [Isshiki 修's Notebook](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/)
> - [Jiepeng's notes](https://note.jiepeng.tech/CS/DigitalDesign/)
> - [MinJoker's Notebook](https://note.minjoker.top/cs/system/digital_logic/)
