
---------- Begin Simulation Statistics ----------
final_tick                               1031402742000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 542840                       # Simulator instruction rate (inst/s)
host_mem_usage                                 891520                       # Number of bytes of host memory used
host_op_rate                                   656486                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2316.52                       # Real time elapsed on the host
host_tick_rate                              172345612                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1257500006                       # Number of instructions simulated
sim_ops                                    1520763508                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.399242                       # Number of seconds simulated
sim_ticks                                399242231750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7127647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14253872                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    98.156847                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      39709475                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     40455125                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        67397                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      1774143                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     65758356                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1630711                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      2025596                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       394885                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      86025378                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       8943360                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       144579                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        83532063                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       84696105                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      1571337                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         66034307                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     21943894                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          830                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     51151029                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    251297234                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    303236781                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    588628675                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.515158                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.706458                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    516319509     87.72%     87.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     18764167      3.19%     90.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     10029788      1.70%     92.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     10945310      1.86%     94.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      3479972      0.59%     95.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2787343      0.47%     95.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2341491      0.40%     95.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2017201      0.34%     96.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     21943894      3.73%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    588628675                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      6853462                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       279939412                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            72234976                       # Number of loads committed
system.switch_cpus_1.commit.membars               802                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    200171722     66.01%     66.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1105133      0.36%     66.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv        63413      0.02%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          232      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult          116      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc          116      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         2764      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     72234976     23.82%     90.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     29658309      9.78%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    303236781                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101893285                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts           25340                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           301939551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     3.193939                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               3.193939                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    452620155                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred       214808                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     38127911                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    368154395                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       80565006                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        49364953                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      1590756                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts       592911                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     12056198                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          86025378                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        41730837                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           497427429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       868596                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles         5403                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            322367599                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        12782                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        59076                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       3605224                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               15                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.107736                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     96889753                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     50283546                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.403724                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    596197070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.645846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.853741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      515039118     86.39%     86.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        7699475      1.29%     87.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        7436680      1.25%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       20039241      3.36%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4513934      0.76%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7662814      1.29%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        9549555      1.60%     95.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        5356521      0.90%     96.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       18899732      3.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    596197070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles             202287751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      2103341                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       74445565                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop             1447504                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.437162                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          123571583                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         31635980                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     230654539                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     85276323                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          996                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       302908                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     32983415                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    354296825                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     91935603                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2720514                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    349067466                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2439554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     26322153                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1590756                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     29640386                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       328385                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      3204572                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         6529                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        24201                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads      9253695                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13041341                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      3325106                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        24201                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       810948                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1292393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       344864489                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           336637420                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.551679                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       190254387                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.421595                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            337382199                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      419466013                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     248086625                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.313093                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.313093                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        16139      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    225526522     64.11%     64.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1133182      0.32%     64.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv        68171      0.02%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          706      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult          308      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc          818      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         4650      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     92959966     26.42%     90.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     32077518      9.12%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    351787980                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           3949500                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011227                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1676069     42.44%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     42.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1557354     39.43%     81.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       716077     18.13%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    355689291                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1304023662                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    336609019                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    403746395                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        352848325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       351787980                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          996                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     50909751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       362483                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          166                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     24017241                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    596197070                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.590053                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.440739                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    475901668     79.82%     79.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     32917831      5.52%     85.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     29120126      4.88%     90.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     20819960      3.49%     93.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     13326824      2.24%     95.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      9357979      1.57%     97.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      8109457      1.36%     98.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      3729716      0.63%     99.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2913509      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    596197070                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.440569                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses        32050                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads        61351                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses        28401                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes        35410                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      4406316                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5769322                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     85276323                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     32983415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     253196651                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes         3556                       # number of misc regfile writes
system.switch_cpus_1.numCycles              798484821                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     273539682                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    295536263                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     19191937                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       85402105                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    142015733                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       381874                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    528719860                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    362797846                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    357297395                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        55319155                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      9452268                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      1590756                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    169929114                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       61761099                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    436091540                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles     10416256                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts       144147                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        64780162                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         1045                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups        25725                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          921064830                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         716363662                       # The number of ROB writes
system.switch_cpus_1.timesIdled               2210399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads          23605                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes          5182                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        27013                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        25553                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7985797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7541934                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15972558                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7567487                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            6866204                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       574488                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6551795                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              484                       # Transaction distribution
system.membus.trans_dist::ReadExReq            259625                       # Transaction distribution
system.membus.trans_dist::ReadExResp           259625                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6866204                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1276                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21379701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21379701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    492820288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               492820288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7127589                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7127589    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7127589                       # Request fanout histogram
system.membus.reqLayer0.occupancy         18175092500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37958517000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1031402742000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1031402742000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7670816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1370818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2247842                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14395406                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             503                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           313742                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          313742                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2248331                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5422485                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1714                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1714                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6743983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17214829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23958812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    287721728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    418083648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              705805376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10028804                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36800576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18015058                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.422982                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.496896                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10420558     57.84%     57.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7568947     42.01%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  25553      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18015058                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11030451000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8605866164                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3372639713                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       614147                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       244061                       # number of demand (read+write) hits
system.l2.demand_hits::total                   858208                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       614147                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       244061                       # number of overall hits
system.l2.overall_hits::total                  858208                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst      1633663                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      5492166                       # number of demand (read+write) misses
system.l2.demand_misses::total                7125829                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst      1633663                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      5492166                       # number of overall misses
system.l2.overall_misses::total               7125829                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst 139082805500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 463354592500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     602437398000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst 139082805500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 463354592500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    602437398000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      2247810                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5736227                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7984037                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      2247810                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5736227                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7984037                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.726780                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.957453                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892510                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.726780                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.957453                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892510                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 85135.554579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 84366.458060                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84542.780636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 85135.554579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 84366.458060                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84542.780636                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              574488                       # number of writebacks
system.l2.writebacks::total                    574488                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst      1633663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      5492166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7125829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst      1633663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      5492166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7125829                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst 122746169013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 408432932001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 531179101014                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst 122746169013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 408432932001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 531179101014                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.726780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.957453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.892510                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.726780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.957453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.892510                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75135.550608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74366.457970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74542.779656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75135.550608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74366.457970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74542.779656                       # average overall mshr miss latency
system.l2.replacements                       10028283                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       796330                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           796330                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       796330                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       796330                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2247485                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2247485                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2247485                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2247485                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4648263                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4648263                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data          484                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                484                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data       454500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       454500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data          503                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              503                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.962227                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.962227                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data   939.049587                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   939.049587                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          484                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           484                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      9706000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9706000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.962227                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.962227                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 20053.719008                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20053.719008                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        54117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 54117                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       259625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              259625                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  20928964500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20928964500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       313742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            313742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.827511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.827511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80612.285026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80612.285026                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       259625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         259625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  18332714001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18332714001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.827511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.827511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70612.283104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70612.283104                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       614147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             614147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst      1633663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1633663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst 139082805500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 139082805500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      2247810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2247810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.726780                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.726780                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85135.554579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85135.554579                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst      1633663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1633663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst 122746169013                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 122746169013                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.726780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.726780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75135.550608                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75135.550608                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       189944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            189944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      5232541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5232541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 442425628000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 442425628000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      5422485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5422485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.964971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.964971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84552.730308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84552.730308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      5232541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5232541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 390100218000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 390100218000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.964971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.964971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 74552.730308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74552.730308                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data          438                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               438                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data         1276                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1276                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data         1714                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1714                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.744457                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.744457                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data         1276                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1276                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data     24298500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     24298500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.744457                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.744457                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19042.711599                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19042.711599                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2041.985684                       # Cycle average of tags in use
system.l2.tags.total_refs                    11405951                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10030764                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.137097                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1834.900052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.753953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.698331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.038158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     0.014080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    22.718958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   178.862153                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.895947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.011093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.087335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997063                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1773                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997559                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 137797523                       # Number of tag accesses
system.l2.tags.data_accesses                137797523                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst    104554432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    351498624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          456053056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst    104554432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     104554432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36767232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36767232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst      1633663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      5492166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7125829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       574488                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             574488                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst    261882195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    880414435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1142296630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst    261882195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        261882195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92092542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92092542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92092542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst    261882195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    880414435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1234389172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    547250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples   1633663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   5329728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002393759750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33455                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33455                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13923986                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             514358                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7125829                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     574488                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7125829                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   574488                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 162438                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27238                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            464300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            419923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            451860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            476010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            374655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            377790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            338154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            402067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            382854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            349407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           434658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           567412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           458385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           454492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           551440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           459984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             83255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             35072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            44154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38761                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 107925748000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                34816955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            238489329250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15499.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34249.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4669170                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  273503                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7125829                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               574488                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4142864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1676959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  817800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  309524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   14074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2567944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.183721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.618686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   217.198202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1275149     49.66%     49.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       720104     28.04%     77.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       228803      8.91%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       115902      4.51%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        67526      2.63%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34742      1.35%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29624      1.15%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19876      0.77%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        76218      2.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2567944                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     207.991989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    104.617391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    742.854230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        32790     98.01%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          140      0.42%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           77      0.23%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           61      0.18%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           68      0.20%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143          154      0.46%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167          103      0.31%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           22      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           17      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            9      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33455                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.357286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.338264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.815758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27504     82.21%     82.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1083      3.24%     85.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3867     11.56%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              885      2.65%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              102      0.30%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33455                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              445657024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10396032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35022912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               456053056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36767232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1116.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        87.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1142.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  399251257000                       # Total gap between requests
system.mem_ctrls.avgGap                      51848.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst    104554432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    341102592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35022912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 261882195.031588107347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 854375025.670114398003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 87723465.141660824418                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst      1633663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      5492166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       574488                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst  55345238250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 183144091000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9806232378500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     33878.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     33346.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17069516.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9832958100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5226341175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         26122632480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1434022740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31515666000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     176065336350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5043470400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       255240427245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        639.312194                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11630524000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13331500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 374280207750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8502212040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4519006305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23595979260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1422533520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31515666000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     176896428840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4343603040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       250795429005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.178607                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9802709750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13331500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 376108022000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    990738693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7441988                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     39311064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1037491745                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    990738693                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7441988                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     39311064                       # number of overall hits
system.cpu.icache.overall_hits::total      1037491745                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      9264349                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        58028                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      2419701                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       11742078                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      9264349                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        58028                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      2419701                       # number of overall misses
system.cpu.icache.overall_misses::total      11742078                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   3716941500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst 161030305947                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 164747247447                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   3716941500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst 161030305947                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 164747247447                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003042                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7500016                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     41730765                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1049233823                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003042                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7500016                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     41730765                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1049233823                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009264                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.007737                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.057984                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009264                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.007737                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.057984                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 64054.275522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 66549.671198                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14030.501879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 64054.275522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 66549.671198                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14030.501879                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       113891                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1736                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.605415                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     11569707                       # number of writebacks
system.cpu.icache.writebacks::total          11569707                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       171370                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       171370                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       171370                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       171370                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        58028                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      2248331                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2306359                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        58028                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      2248331                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2306359                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3658913500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst 149203740978                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 152862654478                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3658913500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst 149203740978                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 152862654478                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.007737                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.053877                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002198                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.007737                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.053877                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002198                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 63054.275522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 66361.999625                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66278.777275                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 63054.275522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 66361.999625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66278.777275                       # average overall mshr miss latency
system.cpu.icache.replacements               11569707                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    990738693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7441988                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     39311064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1037491745                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      9264349                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        58028                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      2419701                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      11742078                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   3716941500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst 161030305947                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 164747247447                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003042                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7500016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     41730765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1049233823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009264                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.007737                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.057984                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 64054.275522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 66549.671198                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14030.501879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       171370                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       171370                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        58028                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      2248331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2306359                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3658913500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst 149203740978                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 152862654478                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.007737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.053877                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 63054.275522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 66361.999625                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66278.777275                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.928057                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1049062453                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          11570708                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             90.665364                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   306.271136                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.906581                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   193.750340                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.598186                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023255                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.378419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4208506000                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4208506000                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391908897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2866127                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     91463569                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        486238593                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    392145297                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2867485                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     91516486                       # number of overall hits
system.cpu.dcache.overall_hits::total       486529268                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     20703485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       169208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     16545665                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       37418358                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     20703607                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       169209                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     16546610                       # number of overall misses
system.cpu.dcache.overall_misses::total      37419426                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13237581500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1301491775900                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1314729357400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13237581500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1301491775900                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1314729357400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    412612382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3035335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    108009234                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    523656951                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    412848904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3036694                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    108063096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    523948694                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050177                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.055746                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.153188                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071456                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.055721                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.153120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071418                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78232.598341                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 78660.590306                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35135.944699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 78232.135997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 78656.097890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35134.941872                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     48163218                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       880848                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            457521                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            6463                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   105.269961                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   136.290887                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4493435                       # number of writebacks
system.cpu.dcache.writebacks::total           4493435                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     10807254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10807254                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     10807254                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10807254                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       169208                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5738411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5907619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       169209                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5738417                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5907626                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13068373500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 474792686357                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 487861059857                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13068472500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 474793191357                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 487861663857                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.055746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.053129                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011281                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.055721                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.053102                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011275                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77232.598341                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 82739.400569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82581.672897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77232.726983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 82739.402061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82581.677286                       # average overall mshr miss latency
system.cpu.dcache.replacements               26610251                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    267181447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1997668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     63194031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       332373146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     19243676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       160360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     15143564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34547600                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12639395000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1207901550500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1220540945500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    286425123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2158028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     78337595                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    366920746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.067186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.074309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.193312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78818.876278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 79763.360230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35329.254290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      9721101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9721101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       160360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      5422463                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5582823                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12479035000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 452752469000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 465231504000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.074309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.069219                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 77818.876278                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 83495.723069                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83332.662347                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    124727448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       868459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     28269538                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      153865445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1459558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1402101                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2870507                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    598186500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  93590225400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  94188411900                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    126187006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       877307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     29671639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    156735952                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.047254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 67606.973327                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 66749.988339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32812.465498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      1086153                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1086153                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       315948                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       324796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    589338500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  22040217357                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22629555857                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010085                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010648                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 66606.973327                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 69759.002611                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69673.135928                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       236400                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         1358                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data        52917                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        290675                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          122                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data          945                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1068                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       236522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         1359                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data        53862                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       291743                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000516                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.000736                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.017545                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003661                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data        99000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data       505000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       604000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.000736                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.000111                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        99000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 84166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86285.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          251                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          251                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          253                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          253                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.992095                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.992095                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4104                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data           60                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data          900                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5064                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data           41                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data      2200500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2200500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data          941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001460                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.043571                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009196                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 53670.731707                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 46819.148936                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data           14                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data           27                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data      1257500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1257500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.028693                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005283                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data 46574.074074                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46574.074074                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4110                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data           60                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data          802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4972                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4110                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data          802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4972                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993802                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           513152119                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26610763                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.283630                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   300.382378                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    13.448602                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   198.162821                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.586684                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.026267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.387037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2122445871                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2122445871                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1031402742000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 604892789000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 426509953000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
