// Seed: 307088544
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_1 ^ 1;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output uwire id_2,
    output wire id_3,
    output supply1 id_4,
    output supply1 id_5,
    output logic id_6,
    input tri id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri0 id_10
);
  initial
  fork
  join
  initial begin
    id_6 <= 1;
  end
  assign id_2 = 1;
  logic [7:0] id_12;
  wire id_13 = id_12[1-:1];
  tri0 id_14 = id_7.id_7;
  module_0(
      id_13, id_13, id_13
  ); id_15(
      .id_0(id_10), .id_1(id_10), .id_2(id_3), .id_3(1), .id_4(id_4)
  );
endmodule
