#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 26 13:50:52 2023
# Process ID: 10956
# Current directory: C:/Users/240913/Desktop/projekt/projekt/projekt_DE1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8064 C:\Users\240913\Desktop\projekt\projekt\projekt_DE1\projekt_DE1.xpr
# Log file: C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/vivado.log
# Journal file: C:/Users/240913/Desktop/projekt/projekt/projekt_DE1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/239009/projekt/projekt_DE1' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.gen/sources_1', nor could it be found using path 'C:/Users/239009/projekt/projekt_DE1/projekt_DE1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/appz/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 26 13:53:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.runs/synth_1/runme.log
[Wed Apr 26 13:53:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1038.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1709.160 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1709.160 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1709.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1830.250 ; gain = 831.855
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1858.219 ; gain = 5.848
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2E21A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3380.273 ; gain = 1522.055
set_property PROGRAM.FILE {C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/morsetobin.vhd w ]
add_files C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/morsetobin.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/translator.vhd w ]
add_files C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.srcs/sources_1/new/translator.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 26 15:08:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.runs/synth_1/runme.log
[Wed Apr 26 15:08:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 26 15:12:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.runs/synth_1/runme.log
[Wed Apr 26 15:12:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/240913/Desktop/projekt/projekt/projekt_DE1/projekt_DE1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 26 15:14:01 2023] Launched synth_1...
Run output will be captured here: P:/git/de1-JG/08-trafic_light/traffic/traffic.runs/impl_1/synth_1/runme.log
[Wed Apr 26 15:14:01 2023] Launched impl_1...
Run output will be captured here: P:/git/de1-JG/08-trafic_light/traffic/traffic.runs/impl_1/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 26 15:15:17 2023] Launched synth_1...
Run output will be captured here: P:/git/de1-JG/08-trafic_light/traffic/traffic.runs/impl_1/synth_1/runme.log
[Wed Apr 26 15:15:17 2023] Launched impl_1...
Run output will be captured here: P:/git/de1-JG/08-trafic_light/traffic/traffic.runs/impl_1/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 26 15:19:28 2023] Launched impl_1...
Run output will be captured here: P:/git/de1-JG/08-trafic_light/traffic/traffic.runs/impl_1/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 26 15:21:04 2023] Launched impl_1...
Run output will be captured here: P:/git/de1-JG/08-trafic_light/traffic/traffic.runs/impl_1/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 15:23:27 2023...
