// Seed: 383297457
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    input id_7,
    output id_8,
    inout id_9,
    output id_10,
    input logic id_11,
    input logic id_12,
    output id_13,
    input id_14,
    input id_15,
    output logic id_16,
    input logic id_17,
    input logic id_18,
    input id_19,
    input id_20,
    output id_21,
    input id_22
    , id_27,
    output logic id_23,
    output id_24,
    output id_25,
    input id_26
);
  type_41(
      id_15, id_4
  );
  logic id_28, id_29, id_30;
endmodule
