// Seed: 1125717847
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input wand id_3,
    output tri1 id_4,
    output wor id_5,
    input tri id_6,
    output supply1 id_7,
    input wire id_8,
    input supply0 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input uwire id_12,
    input wire id_13,
    output tri1 id_14,
    input wand id_15
);
  wire id_17;
endmodule
module module_1 (
    input  supply0 id_0
    , id_3,
    output uwire   id_1
);
  wire id_4;
  module_0(
      id_0, id_0, id_0, id_0, id_1, id_1, id_0, id_1, id_0, id_0, id_1, id_0, id_0, id_0, id_1, id_0
  );
endmodule
