#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jun 11 21:31:18 2025
# Process ID: 102573
# Current directory: /home/hieu/workspace/vhdl_pj_end
# Command line: vivado
# Log file: /home/hieu/workspace/vhdl_pj_end/vivado.log
# Journal file: /home/hieu/workspace/vhdl_pj_end/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hieu/workspace/vhdl_pj_end/project_2/project_2.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
open_project /home/hieu/workspace/vhdl_pj_end/project_3/project_3.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hieu/tools/Vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 7496.867 ; gain = 72.652 ; free physical = 4450 ; free virtual = 8317
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7951.125 ; gain = 0.000 ; free physical = 3012 ; free virtual = 6914
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8209.469 ; gain = 0.000 ; free physical = 2668 ; free virtual = 6570
Restored from archive | CPU: 0.080000 secs | Memory: 0.871048 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8209.469 ; gain = 0.000 ; free physical = 2668 ; free virtual = 6570
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8609.383 ; gain = 0.000 ; free physical = 2298 ; free virtual = 6199
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 55 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

open_run: Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 8995.223 ; gain = 1444.336 ; free physical = 1966 ; free virtual = 5871
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf"
write_sdf: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 9622.410 ; gain = 627.188 ; free physical = 1467 ; free virtual = 5374
INFO: [SIM-utils-36] Netlist generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v
INFO: [SIM-utils-37] SDF generated:/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
xvlog --incr --relax -prj tb_IntegralImage_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim/tb_IntegralImage_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module IBUF_HD95
INFO: [VRFC 10-311] analyzing module IBUF_HD96
INFO: [VRFC 10-311] analyzing module IBUF_HD97
INFO: [VRFC 10-311] analyzing module IBUF_HD98
INFO: [VRFC 10-311] analyzing module IBUF_HD99
INFO: [VRFC 10-311] analyzing module RAM128X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD10
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD11
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD12
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD13
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD14
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM128X1S_HD9
INFO: [VRFC 10-311] analyzing module RAM32X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM32X1S_HD30
INFO: [VRFC 10-311] analyzing module RAM64X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD31
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD32
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD33
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD34
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD35
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD36
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD37
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD38
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD39
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD40
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD41
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD42
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD43
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD44
INFO: [VRFC 10-311] analyzing module RAM64X1S_HD45
INFO: [VRFC 10-311] analyzing module Compute
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter_0
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IntegralImage
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto ec834eff2172433386abd0e1006ef54b --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_IntegralImage_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_IntegralImage xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_IntegralImage_time_impl.sdf", for root module "tb_IntegralImage/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Counter
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Counter_0
Compiling module simprims_ver.CARRY8
Compiling module xil_defaultlib.Compute
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM128X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM128X1S_HD1
Compiling module xil_defaultlib.RAM128X1S_HD2
Compiling module xil_defaultlib.RAM128X1S_HD3
Compiling module xil_defaultlib.RAM128X1S_HD4
Compiling module xil_defaultlib.RAM128X1S_HD5
Compiling module xil_defaultlib.RAM128X1S_HD6
Compiling module xil_defaultlib.RAM128X1S_HD7
Compiling module xil_defaultlib.RAM128X1S_HD8
Compiling module xil_defaultlib.RAM128X1S_HD9
Compiling module xil_defaultlib.RAM128X1S_HD10
Compiling module xil_defaultlib.RAM128X1S_HD11
Compiling module xil_defaultlib.RAM128X1S_HD12
Compiling module xil_defaultlib.RAM128X1S_HD13
Compiling module xil_defaultlib.RAM128X1S_HD14
Compiling module xil_defaultlib.RAM128X1S_HD15
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD16
Compiling module xil_defaultlib.RAM32X1S_HD17
Compiling module xil_defaultlib.RAM32X1S_HD18
Compiling module xil_defaultlib.RAM32X1S_HD19
Compiling module xil_defaultlib.RAM32X1S_HD20
Compiling module xil_defaultlib.RAM32X1S_HD21
Compiling module xil_defaultlib.RAM32X1S_HD22
Compiling module xil_defaultlib.RAM32X1S_HD23
Compiling module xil_defaultlib.RAM32X1S_HD24
Compiling module xil_defaultlib.RAM32X1S_HD25
Compiling module xil_defaultlib.RAM32X1S_HD26
Compiling module xil_defaultlib.RAM32X1S_HD27
Compiling module xil_defaultlib.RAM32X1S_HD28
Compiling module xil_defaultlib.RAM32X1S_HD29
Compiling module xil_defaultlib.RAM32X1S_HD30
Compiling module xil_defaultlib.RAM64X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM64X1S_HD31
Compiling module xil_defaultlib.RAM64X1S_HD32
Compiling module xil_defaultlib.RAM64X1S_HD33
Compiling module xil_defaultlib.RAM64X1S_HD34
Compiling module xil_defaultlib.RAM64X1S_HD35
Compiling module xil_defaultlib.RAM64X1S_HD36
Compiling module xil_defaultlib.RAM64X1S_HD37
Compiling module xil_defaultlib.RAM64X1S_HD38
Compiling module xil_defaultlib.RAM64X1S_HD39
Compiling module xil_defaultlib.RAM64X1S_HD40
Compiling module xil_defaultlib.RAM64X1S_HD41
Compiling module xil_defaultlib.RAM64X1S_HD42
Compiling module xil_defaultlib.RAM64X1S_HD43
Compiling module xil_defaultlib.RAM64X1S_HD44
Compiling module xil_defaultlib.RAM64X1S_HD45
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Regn
Compiling module xil_defaultlib.Regn_1
Compiling module xil_defaultlib.Regn_2
Compiling module xil_defaultlib.Regn_3
Compiling module xil_defaultlib.Datapath
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD46
Compiling module xil_defaultlib.IBUF_HD47
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.IBUF_HD51
Compiling module xil_defaultlib.IBUF_HD52
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD53
Compiling module xil_defaultlib.IBUF_HD54
Compiling module xil_defaultlib.IBUF_HD55
Compiling module xil_defaultlib.IBUF_HD56
Compiling module xil_defaultlib.IBUF_HD57
Compiling module xil_defaultlib.IBUF_HD58
Compiling module xil_defaultlib.IBUF_HD59
Compiling module xil_defaultlib.IBUF_HD60
Compiling module xil_defaultlib.IBUF_HD61
Compiling module xil_defaultlib.IBUF_HD62
Compiling module xil_defaultlib.IBUF_HD63
Compiling module xil_defaultlib.IBUF_HD64
Compiling module xil_defaultlib.IBUF_HD65
Compiling module xil_defaultlib.IBUF_HD66
Compiling module xil_defaultlib.IBUF_HD67
Compiling module xil_defaultlib.IBUF_HD68
Compiling module xil_defaultlib.IBUF_HD69
Compiling module xil_defaultlib.IBUF_HD70
Compiling module xil_defaultlib.IBUF_HD71
Compiling module xil_defaultlib.IBUF_HD72
Compiling module xil_defaultlib.IBUF_HD73
Compiling module xil_defaultlib.IBUF_HD74
Compiling module xil_defaultlib.IBUF_HD75
Compiling module xil_defaultlib.IBUF_HD76
Compiling module xil_defaultlib.IBUF_HD77
Compiling module xil_defaultlib.IBUF_HD78
Compiling module xil_defaultlib.IBUF_HD79
Compiling module xil_defaultlib.IBUF_HD80
Compiling module xil_defaultlib.IBUF_HD81
Compiling module xil_defaultlib.IBUF_HD82
Compiling module xil_defaultlib.IBUF_HD83
Compiling module xil_defaultlib.IBUF_HD84
Compiling module xil_defaultlib.IBUF_HD85
Compiling module xil_defaultlib.IBUF_HD86
Compiling module xil_defaultlib.IBUF_HD87
Compiling module xil_defaultlib.IBUF_HD88
Compiling module xil_defaultlib.IBUF_HD89
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD90
Compiling module xil_defaultlib.IBUF_HD91
Compiling module xil_defaultlib.IBUF_HD92
Compiling module xil_defaultlib.IBUF_HD93
Compiling module xil_defaultlib.IBUF_HD94
Compiling module xil_defaultlib.IBUF_HD95
Compiling module xil_defaultlib.IBUF_HD96
Compiling module xil_defaultlib.IBUF_HD97
Compiling module xil_defaultlib.IBUF_HD98
Compiling module xil_defaultlib.IBUF_HD99
Compiling module xil_defaultlib.IntegralImage
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_time_impl
run_program: Time (s): cpu = 00:01:05 ; elapsed = 00:00:16 . Memory (MB): peak = 9622.410 ; gain = 0.000 ; free physical = 1292 ; free virtual = 5358
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_3/project_3.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_time_impl -key {Post-Implementation:sim_1:Timing:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 9667.234 ; gain = 33.828 ; free physical = 1201 ; free virtual = 5277
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:55 ; elapsed = 00:01:33 . Memory (MB): peak = 9667.234 ; gain = 2116.348 ; free physical = 1201 ; free virtual = 5277
update_compile_order -fileset sources_1
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: Xử lý hoàn tất
Time: 6570 ns  Iteration: 1  Process: /tb_IntegralImage/stim_proc  File: /home/hieu/workspace/vhdl_pj_end/tb.vhd
