Fitter Route Stage Report for afu_default
Wed Nov 29 15:56:44 2023
Quartus Prime Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. PLL Delay Chain Settings
  3. Delay Chain Summary
  4. Routing Usage Summary
  5. Route Messages
  6. Estimated Delay Added for Hold Timing Summary
  7. Estimated Delay Added for Hold Timing Details
  8. Global Router Wire Utilization Map
  9. Peak Wire Utilization Summary
 10. Peak Wire Utilization Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------+
; PLL Delay Chain Settings                                            ;
+---------------------------------------------------------------+-----+
;                                                               ;     ;
+---------------------------------------------------------------+-----+
; u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|iopll_inst ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;     -- PLL Output Counter 0                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 1                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 2                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 3                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 4                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;                                                               ;     ;
; mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst              ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;     -- PLL Output Counter 0                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 1                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 2                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 3                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 4                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;                                                               ;     ;
; mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst              ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;     -- PLL Output Counter 0                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 1                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 2                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 3                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 4                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;                                                               ;     ;
; mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate   ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;                                                               ;     ;
; mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1 ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;                                                               ;     ;
; mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate   ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;                                                               ;     ;
; mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1 ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;                                                               ;     ;
+---------------------------------------------------------------+-----+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name              ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; DDR4A_RESET_L     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_RESET_L     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[1]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[2]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[3]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[4]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[5]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[6]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[7]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[1]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[2]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[3]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[4]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[5]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[6]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[7]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[8]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[9]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[10]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[11]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[12]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[13]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[14]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[15]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[16]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_ACT_L       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_BA[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_BA[1]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_BG          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_CKE         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_CS_L        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_ODT         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_CK_P        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_CK_N        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_PAR         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[1]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[2]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[3]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[4]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[5]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[6]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[7]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[8]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[9]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[10]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[11]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[12]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[13]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[14]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[15]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[16]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_ACT_L       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_BA[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_BA[1]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_BG          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_CKE         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_CS_L        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_ODT         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_CK_P        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_CK_N        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_PAR         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_1      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_2      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_3      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_4      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED_L_0           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED_L_1           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED_L_2           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED_L_3           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_I2C_MASTER_L ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; MACID_WP          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_LP          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_RST_L       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; fcomp_l           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; MACID_SCL         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; MACID_SDA         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_DQ[0]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[1]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[2]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[3]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[4]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[5]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[6]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[7]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[8]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[9]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[10]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[11]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[12]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[13]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[14]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[15]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[16]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[17]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[18]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[19]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[20]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[21]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[22]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[23]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[24]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[25]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[26]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[27]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[28]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[29]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[30]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[31]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[32]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[33]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[34]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[35]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[36]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[37]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[38]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[39]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[40]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[41]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[42]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[43]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[44]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[45]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[46]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[47]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[48]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[49]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[50]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[51]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[52]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[53]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[54]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[55]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[56]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[57]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[58]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[59]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[60]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[61]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[62]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[63]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQS_P[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DBI_L[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[0]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[1]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[2]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[3]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[4]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[5]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[6]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[7]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[8]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[9]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[10]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[11]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[12]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[13]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[14]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[15]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[16]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[17]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[18]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[19]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[20]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[21]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[22]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[23]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[24]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[25]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[26]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[27]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[28]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[29]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[30]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[31]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[32]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[33]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[34]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[35]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[36]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[37]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[38]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[39]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[40]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[41]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[42]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[43]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[44]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[45]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[46]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[47]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[48]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[49]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[50]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[51]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[52]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[53]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[54]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[55]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[56]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[57]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[58]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[59]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[60]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[61]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[62]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[63]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQS_P[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DBI_L[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; fspi_miso         ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; SYS_RefClk        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; DDR4A_ALERT_L     ; Input    ; 0                   ; --                 ; --             ; 0                                 ; --                                  ;
; DDR4B_ALERT_L     ; Input    ; 0                   ; --                 ; --             ; 0                                 ; --                                  ;
; RZQ_3C            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; RZQ_3F            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RESET_N      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[0]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[1]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[2]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[3]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[4]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[5]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[6]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[7]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_REFCLK       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_1      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_2      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_3      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_4      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; DDR4_RefClk       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; ETH_RefClk        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fspi_cs_l         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fspi_sclk         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_INT_L       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_PRS_L       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fspi_mosi         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_TX[0](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[1](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[2](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[3](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[4](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[5](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[6](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[7](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_1(n)   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_2(n)   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_3(n)   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_4(n)   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; SYS_RefClk(n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[0](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[1](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[2](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[3](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[4](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[5](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[6](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[7](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_REFCLK(n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_1(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_2(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_3(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_4(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; DDR4_RefClk(n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; ETH_RefClk(n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+-------------------------------------------------------------+
; Routing Usage Summary                                       ;
+------------------------------+------------------------------+
; Routing Resource Type        ; Usage                        ;
+------------------------------+------------------------------+
; Block interconnects          ; 144,393 / 3,375,986 ( 4 % )  ;
; C27 interconnects            ; 5,914 / 56,741 ( 10 % )      ;
; C4 interconnects             ; 107,914 / 2,570,048 ( 4 % )  ;
; Direct links                 ; 24,914 / 3,375,986 ( < 1 % ) ;
; Global clocks                ; 17 / 32 ( 53 % )             ;
; Periphery clocks             ; 4 / 910 ( < 1 % )            ;
; R3 interconnects             ; 52,912 / 1,214,760 ( 4 % )   ;
; R32 interconnects            ; 5,990 / 99,472 ( 6 % )       ;
; R32/C27 interconnect drivers ; 6,641 / 385,136 ( 2 % )      ;
; R6 interconnects             ; 90,453 / 2,336,152 ( 4 % )   ;
; Regional clock lefts         ; 3 / 16 ( 19 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )               ;
; Regional clock out tops      ; 3 / 16 ( 19 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )               ;
; Regional clocks              ; 3 / 16 ( 19 % )              ;
; Spine buffers                ; 193 / 704 ( 27 % )           ;
; Spine clocks                 ; 379 / 1,056 ( 36 % )         ;
; Spine feedthroughs           ; 4 / 1,024 ( < 1 % )          ;
+------------------------------+------------------------------+


+----------------+
; Route Messages ;
+----------------+
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Processing started: Wed Nov 29 15:44:32 2023
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off dcp -c afu_default
Info: qfit2_default_script.tcl version: #1
Info: Project  = dcp
Info: Revision = afu_default
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|wrptr_g[0]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|wrptr_g[1]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|wrptr_g[2]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|wrptr_g[3]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|wrptr_g[4]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|wrptr_g[5]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|wrptr_g[6]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|rdptr_g1p|counter1a0", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|wrptr_g[0]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|wrptr_g[1]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|wrptr_g[2]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|wrptr_g[3]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|wrptr_g[4]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|wrptr_g[5]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|wrptr_g[6]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|rdptr_g1p|counter1a0", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|wrptr_g[0]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|wrptr_g[1]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|wrptr_g[2]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|wrptr_g[3]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|wrptr_g[4]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|wrptr_g[5]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|rdptr_g1p|counter1a0", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|wrptr_g1p|counter4a0", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|rdptr_g1p|parity2", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|wrptr_g1p|counter4a0", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|rdptr_g1p|parity2", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|wrptr_g1p|counter3a0", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|rdptr_g1p|parity2", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c2tx_afifo|dcfifo_component|auto_generated|wrptr_g1p|parity5", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|wrptr_g1p|parity5", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|wrptr_g1p|parity4", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|wrptr_g[0]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|wrptr_g[1]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|wrptr_g[2]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|wrptr_g[3]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|wrptr_g[4]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|wrptr_g[5]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|wrptr_g[6]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|wrptr_g[7]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|wrptr_g[8]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|wrptr_g[9]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|rdptr_g1p|counter1a0", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|wrptr_g1p|counter4a0", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|rdptr_g1p|parity2", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|wrptr_g[0]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|wrptr_g[1]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|wrptr_g[2]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|wrptr_g[3]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|wrptr_g[4]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|wrptr_g[5]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|wrptr_g[6]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|wrptr_g[7]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|wrptr_g[8]", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|rdptr_g1p|counter1a0", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|wrptr_g1p|parity5", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|wrptr_g1p|counter4a0", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|rdptr_g1p|parity2", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Critical Warning (19519): The instance assignment "POWER_UP_LEVEL" on register "fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1rx_afifo|dcfifo_component|auto_generated|wrptr_g1p|parity5", in reconfigurable partition "fpga_top|inst_green_bs", is ignored. Initial condition is not guaranteed during partial reconfiguration.
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect utilization : 100% of right directional wire in region X0_Y77 to X7_Y83
    Info (20265): Estimated peak short right directional wire utilization : 100% in region X0_Y77 to X7_Y83
    Info (20265): Estimated peak short left directional wire utilization : 100% in region X8_Y77 to X15_Y83
    Info (20265): Estimated peak short up directional wire utilization : 68% in region X0_Y56 to X7_Y62
    Info (20265): Estimated peak short down directional wire utilization : 100% in region X0_Y77 to X7_Y83
Info (20215): Router estimated peak long high speed interconnect utilization : 121% of right directional wire in region X72_Y84 to X79_Y90
    Info (20265): Estimated peak long high speed right directional wire utilization : 121% in region X72_Y84 to X79_Y90
    Info (20265): Estimated peak long high speed left directional wire utilization : 100% in region X16_Y70 to X23_Y76
    Info (20265): Estimated peak long high speed up directional wire utilization : 103% in region X16_Y21 to X23_Y27
    Info (20265): Estimated peak long high speed down directional wire utilization : 100% in region X16_Y35 to X23_Y41
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 70.31 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info: Applying MPF multicycle constraints...
Info: Target user clock high: auto (600)
Info: Target user clock low: auto (300.0)
Info (11888): Total time spent on timing analysis during Routing is 14.74 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:03:21


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                    ; Destination Clock(s)                                                                                               ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1 ; 2783.2            ;
; u0|dcp_iopll|dcp_iopll|clk1x                                                                                       ; u0|dcp_iopll|dcp_iopll|clk1x                                                                                       ; 216.9             ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                         ; Destination Register                                                                                                                                                  ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|vtp.v_to_p|error_fifo|fifo|ctrl|valid_cnt[2]                                ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|vtp.v_to_p|error_fifo|fifo|ctrl|notEmpty                                                  ; 0.465             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[354]                                                  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|ins_line_words[5][34]                                                      ; 0.464             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[291]                                                  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|ins_line_words[4][35]                                                      ; 0.464             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[290]                                                  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|ins_line_words[4][34]                                                      ; 0.460             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[162]                                                  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|ins_line_words[2][34]                                                      ; 0.460             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[355]                                                  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|ins_line_words[5][35]                                                      ; 0.457             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[418]                                                  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|ins_line_words[6][34]                                                      ; 0.457             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[427]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a427~reg0                               ; 0.457             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.d[1].dedup|rsp_fifo|fifo|ctrl|notEmpty                                    ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.d[1].dedup|rsp_fifo|fifo|ctrl|valid_cnt[1]                                              ; 0.456             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[294]                                                  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|ins_line_words[4][38]                                                      ; 0.453             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[225]                                                  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|ins_line_words[3][33]                                                      ; 0.452             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[358]                                                  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|ins_line_words[5][38]                                                      ; 0.449             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[101]                                                  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|ins_line_words[1][37]                                                      ; 0.449             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|vtp.v_to_p|error_fifo|r.first_reg_valid                                     ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|vtp.v_to_p|error_fifo|fifo|ctrl|notEmpty                                                  ; 0.448             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[229]                                                  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|ins_line_words[3][37]                                                      ; 0.446             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|rsp_b.bf|c0rx[0].mmioWrValid                                   ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|hal|afu|memory_map|go                                                                                  ; 0.445             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|buf_rx|c0rx[1].hdr.resp_type[2]                                    ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|rsp_b.bf|c0rx[0].hdr.resp_type[2]                                            ; 0.442             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|tag|ram|ram|c_wdata[27]                                      ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|tag|ram|ram|data|auto_generated|ram_block1a27~reg0                         ; 0.438             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|eop|c0Rx[1].data[2]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|eop|afu.c0Rx.data[2]                                                                      ; 0.435             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[268]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a268~reg0                               ; 0.435             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|b|c1_fifo|fifo|ctrl|error                                               ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|b|c1_fifo|fifo|ctrl|almostFull                                                        ; 0.435             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[302]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a302~reg0                               ; 0.431             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|ccip_reg|reg_rx.reg_cp2af_sRx[0].c0.data[11]                                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|map_ifc|reg_in.reg_cp2af_sRx[0].c0.data[11]                                                            ; 0.428             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.hdr.rsvd2[2]                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a588~reg0        ; 0.428             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.vtp_l2|arb_grant_q[0]                                                     ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.vtp_l2|inp[0].in_fifo|fifo|ctrl|almostFull                                              ; 0.428             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|memData|ram|c_wdata[27]                          ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|memData|ram|data|auto_generated|ram_block1a27~reg0             ; 0.428             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|vtp.v_to_p|error_fifo|fifo|ctrl|valid_cnt[1]                                ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|vtp.v_to_p|error_fifo|fifo|ctrl|notEmpty                                                  ; 0.427             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|buf_rx|c0rx[1].hdr.resp_type[1]                                    ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|rsp_b.bf|c0rx[0].hdr.resp_type[1]                                            ; 0.420             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[422]                                                  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|ins_line_words[6][38]                                                      ; 0.413             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|b|c1_fifo|fifo|ctrl|valid_cnt[1]                                        ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|b|c1_fifo|fifo|ctrl|almostFull                                                        ; 0.413             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|vtp.v_to_p|error_fifo|fifo|ctrl|notEmpty                                    ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|vtp.v_to_p|error_fifo|fifo|data|data_rtl_0|auto_generated|rdaddr_reg[1]                   ; 0.411             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|bb_rx_q.c0.data[340]                                             ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a343~reg0        ; 0.404             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[109]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a109~reg0                               ; 0.401             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|afu_edge|fiu.c1Tx.hdr.base.address[1]                          ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|buf_rx|fiu_raw.c1Tx.hdr.base.address[1]                                          ; 0.399             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|hal|afu|memory_map|rd_addr[14]                                                           ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|hal|afu|memory_map|mmio.rd_data[14]                                                                    ; 0.398             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|hal|afu|memory_map|num_samples[3]                                                        ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|hal|afu|memory_map|mmio.rd_data[3]                                                                     ; 0.398             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[264]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a264~reg0                               ; 0.395             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.data[469]                                            ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a469~reg0        ; 0.395             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|bb_rx_q.c0.data[98]                                              ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a101~reg0        ; 0.395             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|memData|ram|c_wdata[38]                          ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|memData|ram|data|auto_generated|ram_block1a38~reg0             ; 0.395             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|hal|afu|memory_map|rd_addr[3]~reg0                                                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|hal|afu|memory_map|mmio.rd_data[3]                                                                     ; 0.395             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.data[230]                                            ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a230~reg0        ; 0.395             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.data[205]                                            ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a205~reg0        ; 0.395             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|memData|ram|c_wdata[43]                          ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|memData|ram|data|auto_generated|ram_block1a43~reg0             ; 0.394             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_waddr[8]                                                           ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a480~reg0                               ; 0.394             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|memData|ram|c_wdata[33]                          ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|memData|ram|data|auto_generated|ram_block1a33~reg0             ; 0.391             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|csr|rd_tid[1]                                                                        ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|csr|rsp_fifo|fifo|data|rbw.wdata_q[65]                                                             ; 0.391             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_waddr[2]                                                           ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a360~reg0                               ; 0.391             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|data|ram|c_wdata[24]                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|data|ram|data|auto_generated|ram_block1a24~reg0                            ; 0.390             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|data|ram|c_wdata[3]                                          ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|data|ram|data|auto_generated|ram_block1a3~reg0                             ; 0.390             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|bb_rx_q.c0.data[422]                                             ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a425~reg0        ; 0.388             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|data|ram|c_wdata[21]                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|data|ram|data|auto_generated|ram_block1a21~reg0                            ; 0.388             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|vtp.v_to_p|fiu.c1Tx.valid                                                   ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|b|c1_fifo|fifo|ctrl|almostFull                                                        ; 0.388             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.data[203]                                            ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a203~reg0        ; 0.388             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|b|c1_fifo|fifo|ctrl|valid_cnt[0]                                        ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|b|c1_fifo|fifo|ctrl|almostFull                                                        ; 0.387             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[291]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a291~reg0                               ; 0.387             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[368]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a368~reg0                               ; 0.384             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[105]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a105~reg0                               ; 0.384             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|bb_rx_q.c0.data[192]                                             ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a195~reg0        ; 0.384             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|memData|ram|c_wdata[2]                           ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|rspOrder|gen_rd_rob.rd_rob|memData|ram|data|auto_generated|ram_block1a2~reg0              ; 0.384             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|hal|afu|memory_map|wr_addr[1]~reg0                                                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|hal|afu|memory_map|mmio.rd_data[1]                                                                     ; 0.384             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|rd_with_prefetch|pt_fim.readReqTag[0]                              ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|pt_walk_read_req_tag[0]                                                               ; 0.384             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.data[465]                                            ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a465~reg0        ; 0.384             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|rd_with_prefetch|pt_walk_reader.readData[485]                      ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_q[485]                                                                ; 0.384             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_waddr[3]                                                           ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a320~reg0                               ; 0.383             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[390]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a390~reg0                               ; 0.383             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[292]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a292~reg0                               ; 0.383             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|rdptr_g1p|counter1a0                ; 0.381             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.hdr.rsvd2[4]                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a590~reg0        ; 0.380             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.data[208]                                            ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a208~reg0        ; 0.380             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|rd_with_prefetch|pt_fim.readReqTag[3]                              ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|pt_walk_read_req_tag[3]                                                               ; 0.379             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.hdr.mdata[13]                                        ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a525~reg0        ; 0.379             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.data[209]                                            ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a209~reg0        ; 0.379             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[365]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a365~reg0                               ; 0.377             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|bb_rx_q.c0.data[474]                                             ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a477~reg0        ; 0.377             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.data[228]                                            ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a228~reg0        ; 0.376             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c0.hdr.cl_len[1]                                        ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a69~reg0         ; 0.376             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|bb_rx_q.c0.data[31]                                              ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a34~reg0         ; 0.375             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.vtp_l2|processed_reqs|fifo|ctrl|valid_cnt[2]                              ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.vtp_l2|processed_reqs|fifo|ctrl|almostFull                                              ; 0.375             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.hdr.mdata[11]                                        ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a523~reg0        ; 0.372             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.vtp_l2|merged_fifo|fifo|ctrl|valid_cnt[0]                                 ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.vtp_l2|merged_fifo|fifo|ctrl|valid_cnt[1]                                               ; 0.371             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|rdptr_g1p|counter1a0                ; 0.370             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|bb_rx_q.c0.data[159]                                             ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a162~reg0        ; 0.370             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|ccip_reg|reg_tx.reg_af2cp_sTx[0].c1.data[48]                                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.data[48]                                                           ; 0.369             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.data[211]                                            ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a211~reg0        ; 0.369             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|bb_rx_q.c0.hdr.mdata[12]                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a527~reg0        ; 0.368             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|afu_edge|wr_heap_ctrl|lr.fl|freeList|rbw.wdata_q[5]            ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_pipe|mpf_edge_afu|afu_edge|wr_heap_ctrl|lr.fl|freeList|data_rtl_0|auto_generated|rdaddr_reg[5] ; 0.368             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|bb_rx_q.c0.hdr.mdata[13]                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a528~reg0        ; 0.368             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|bb_rx_q.c0.data[85]                                              ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a88~reg0         ; 0.366             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c0.hdr.req_type[1]                                      ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a65~reg0         ; 0.366             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.hdr.mdata[9]                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a521~reg0        ; 0.365             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|data|ram|c_wdata[8]                                          ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|cache|data|ram|data|auto_generated|ram_block1a8~reg0                             ; 0.365             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.vtp_l2|processed_rsps|fifo|ctrl|first_idx[2]                              ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.vtp_l2|processed_rsps|fifo|data|data_rtl_0|auto_generated|rdaddr_reg[3]                 ; 0.362             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.data[474]                                            ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a474~reg0        ; 0.362             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|rdptr_g1p|counter1a1  ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a148~reg1        ; 0.361             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[397]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a397~reg0                               ; 0.361             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|heap_wdata[262]                                                         ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|mpf_edge_fiu|wr_heap_data|c0.data|auto_generated|ram_block1a262~reg0                               ; 0.361             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|afu_tx_q.c1.data[444]                                            ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c1tx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a444~reg0        ; 0.361             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|bb_rx_q.c0.data[475]                                             ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a478~reg0        ; 0.360             ;
; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|bb_rx_q.c0.data[281]                                             ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|platform_shim_ccip|c.ccip_async_shim|c0rx_afifo|dcfifo_component|auto_generated|fifo_ram|ram_block7a284~reg0        ; 0.360             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


This report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Peak Wire Utilization Summary                                                      ;
+-----------------+-----------+-----------------------------------+------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Utilization ;
+-----------------+-----------+-----------------------------------+------------------+
; short           ; right     ; [(0, 77), (7, 83)]                ; 100.000 %        ;
; short           ; left      ; [(8, 77), (15, 83)]               ; 100.000 %        ;
; short           ; up        ; [(0, 56), (7, 62)]                ; 68.119 %         ;
; short           ; down      ; [(0, 77), (7, 83)]                ; 100.000 %        ;
; long high speed ; right     ; [(72, 84), (79, 90)]              ; 121.429 %        ;
; long high speed ; left      ; [(16, 70), (23, 76)]              ; 100.000 %        ;
; long high speed ; up        ; [(16, 21), (23, 27)]              ; 103.125 %        ;
; long high speed ; down      ; [(16, 35), (23, 41)]              ; 100.000 %        ;
+-----------------+-----------+-----------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Utilization Details                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+-----------+-----------------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Wire Utilization ; Net Names                                                                                                                                                                                                                                                                                                        ;
+-----------------+-----------+-----------------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(0, 77), (7, 83)]                ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_valid_reg                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_we~0                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[73]                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[74]                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[72]                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[75]                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[77]                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_sop_reg                                                                                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[76]~DUPLICATE                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[3]                                                                                                                                                                                                                                          ;
; short           ; right     ; [(0, 77), (7, 83)]                ; 100.000 %             ; Long Distance                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[2]                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[7]                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~O_AVMMBUSY                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[6]                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pma_rxpll_lock                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[1]                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[3]                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pma_pfdmode_lock                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_rx_prbs_done                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[4]                                                                                                                                  ;
; short           ; left      ; [(8, 77), (15, 83)]               ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|clkpld_pcie_reset_status_r                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[0]                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|cpl_pending_data_sub~DUPLICATE                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[17]                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[14]                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[11]                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[13]                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[5]                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[7]                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[8]                                                                                                                                                                                          ;
; short           ; left      ; [(8, 77), (15, 83)]               ; 100.000 %             ; Long Distance                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|clkpld_pcie_reset_status_r                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tx_rd_vf_num                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[0]                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_bar_check_inst|RxStData_app_o[194]                                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|cpl_pending_data_sub_val[1]                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_cpl_vf_active                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[18]                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[16]                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[8]                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[7]                                                                                                                                                                                          ;
; short           ; up        ; [(0, 56), (7, 62)]                ; 68.119 %              ; High Routing Fan-Out                                                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|rstn_001                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|altpcie_sriov2_cfg_fn0_regset_inst|header_log_reg[30]~5                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[3]                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|rstn_pf0                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_prbs_reg_en.r_prbs_reset                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|cfg_req_pf0_vf_sel_reg                                                                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|i1029                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|compl_timeout_without_recovery_pf0                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_data_bridge_inst|out_data_reg[75]                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.lmi_burst_intf|hip_lmi_ack_r                                                                                                                                                                                                 ;
; short           ; up        ; [(0, 56), (7, 62)]                ; 68.119 %              ; Long Distance                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[1]                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[3]                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[2]                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_prbs_reg_en.r_prbs_reset                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~O_AVMMBUSY                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pma_pfdmode_lock                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[2]                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[3]                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|a10_xcvr_avmm_inst|avmm_readdata[3]                                                                                                                                                                                                        ;
; short           ; down      ; [(0, 77), (7, 83)]                ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[76]                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[0]                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[75]                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_writedata[5]                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_clk_prbs_reset_sync|resync_chains[0].sync_r[2]                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[17]                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[14]                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[11]                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[13]                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[5]                                                                                                                                                                                          ;
; short           ; down      ; [(0, 77), (7, 83)]                ; 100.000 %             ; Long Distance                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_writedata[5]                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|LessThan_39~2                                                                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[76]                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[169]                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[194]                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[3]                                                                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[221]                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[0]                                                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|cpl_pending                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[18]                                                                                                                                                                                         ;
; long high speed ; right     ; [(72, 84), (79, 90)]              ; 121.429 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|translate_va_idx_vec[0][6]                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|translate_va_idx_vec[0][8]                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|translate_va_idx_vec[0][4]                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|translate_va_idx_vec[0][7]                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.vtp_l2|tlb|tlb2mb|Select_0~1                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|rd_with_prefetch|do_pt_prefetch~3                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|pt_walk_reader.readEn~0                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|pt_walk_cur_page[5]                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.vtp_l2|tlb|tlb4kb|fill_va[27]                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.vtp_l2|tlb|tlb4kb|fill_va[35]                                                                                                                                                                                                      ;
; long high speed ; right     ; [(72, 84), (79, 90)]              ; 121.429 %             ; Long Distance                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|Select_0~0                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_qq[0]                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|ptReadData_qq[3]                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|rd_with_prefetch|do_pt_prefetch~3                                                                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|pt_walk_reader.readEn~0                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|map_ifc|reg_in.reg_cp2af_sRx[0].c0.data[14]                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|map_ifc|reg_in.reg_cp2af_sRx[0].c0.data[12]                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|translate_va_idx_vec[0][8]                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.walker|rd_with_prefetch|reduce_nor_21~3                                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|vtp|v_to_p.vtp_l2|tlb|tlb4kb|drop_duplicate_fills|hist_set[2][8]                                                                                                                                                                              ;
; long high speed ; left      ; [(16, 70), (23, 76)]              ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[4]                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[1]                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[2]                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[3]                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_data_bridge_inst|out_data_reg[66]                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|fifo_ram|q_b[0]                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|fifo_ram|q_b[1]                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|fifo_ram|q_b[2]                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|fifo_ram|q_b[3]                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|fifo_ram|q_b[4]                                                                                                                                          ;
; long high speed ; left      ; [(16, 70), (23, 76)]              ; 100.000 %             ; Long Distance                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[2]                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[3]                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[1]                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_writedata[0]                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|fifo_ram|q_b[3]                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[7]                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[6]                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[4]                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|alt_xcvr_atx_pll_optional_rcfg_logic|g_arbiter_enable.alt_xcvr_rcfg_arb|i29                                                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|fifo_ram|q_b[1]                                                                                                                                          ;
; long high speed ; up        ; [(16, 21), (23, 27)]              ; 103.125 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|alt_xcvr_native_optional_rcfg_logic|g_pcie_dfe_ip.altera_xcvr_native_pcie_dfe_ip_inst|pcie_mgmt_master_for_dfe|mgmt_cpu_inst|mem_addr[1]~DUPLICATE ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rdptr_g1p|counter1a2                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|alt_xcvr_native_optional_rcfg_logic|g_pcie_dfe_ip.altera_xcvr_native_pcie_dfe_ip_inst|pcie_mgmt_master_for_dfe|mgmt_cpu_inst|mem_addr[0]           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|alt_xcvr_native_optional_rcfg_logic|g_pcie_dfe_ip.altera_xcvr_native_pcie_dfe_ip_inst|channel_count[0]                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|alt_xcvr_native_optional_rcfg_logic|g_pcie_dfe_ip.altera_xcvr_native_pcie_dfe_ip_inst|channel_count[1]                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|gen_vf_regset_pf0.altpcie_sriov2_cfg_pf0_vf_error_msg_fifo|data_valid_out_o~DUPLICATE                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_data_bridge_inst|out_data_reg[70]                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|alt_xcvr_native_optional_rcfg_logic|g_pcie_dfe_ip.altera_xcvr_native_pcie_dfe_ip_inst|pcie_mgmt_master_for_dfe|mgmt_cpu_inst|cpu_memory[32][31]~55 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_data_bridge_inst|out_data_reg[74]                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_data_bridge_inst|out_data_reg[73]                                                                                                                                ;
; long high speed ; up        ; [(16, 21), (23, 27)]              ; 103.125 %             ; Long Distance                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rdptr_g1p|counter1a2                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|alt_xcvr_native_optional_rcfg_logic|g_pcie_dfe_ip.altera_xcvr_native_pcie_dfe_ip_inst|pcie_mgmt_master_for_dfe|mgmt_cpu_inst|cpu_memory[87][18]    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|alt_xcvr_native_optional_rcfg_logic|g_pcie_dfe_ip.altera_xcvr_native_pcie_dfe_ip_inst|pcie_mgmt_master_for_dfe|mgmt_cpu_inst|mem_addr[0]           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|alt_xcvr_native_optional_rcfg_logic|g_pcie_dfe_ip.altera_xcvr_native_pcie_dfe_ip_inst|reduce_or_14                                                 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|alt_xcvr_native_optional_rcfg_logic|g_pcie_dfe_ip.altera_xcvr_native_pcie_dfe_ip_inst|pcie_mgmt_master_for_dfe|mgmt_cpu_inst|mem_addr[1]~DUPLICATE ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|alt_xcvr_native_optional_rcfg_logic|g_pcie_dfe_ip.altera_xcvr_native_pcie_dfe_ip_inst|pcie_mgmt_master_for_dfe|mgmt_cpu_inst|cpu_memory[87][31]    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|alt_xcvr_native_optional_rcfg_logic|g_pcie_dfe_ip.altera_xcvr_native_pcie_dfe_ip_inst|pcie_mgmt_master_for_dfe|mgmt_cpu_inst|cpu_memory[32][31]~55 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_data_bridge_inst|out_data_reg[148]                                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|alt_xcvr_native_optional_rcfg_logic|g_pcie_dfe_ip.altera_xcvr_native_pcie_dfe_ip_inst|pcie_mgmt_master_for_dfe|mgmt_cpu_inst|cpu_memory[90][15]    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_data_bridge_inst|out_data_reg[152]                                                                                                                               ;
; long high speed ; down      ; [(16, 35), (23, 41)]              ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|wrptr_g[1]                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|wrptr_g[2]                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|rstn_001                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|b2c_rx_data[383]~13                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|b2c_rx_data[511]~14                                                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|cfg_write_be[3]                                                                                                                                   ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|cfg_write_data[0]                                                                                                                                 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|cfg_write_data[27]                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|altpcie_sriov2_cfg_fn0_regset_inst|sr_iov_ctl_reg_vf_enable                                                                                       ;
; long high speed ; down      ; [(16, 35), (23, 41)]              ; 100.000 %             ; Long Distance                                                                                                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|fifo_ram|q_b[143]                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|fifo_ram|q_b[386]                                                                                                                                           ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|wrptr_g[1]                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|wrptr_g[2]                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|b2c_rx_data[143]                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_bar_check_inst|RxStData_app_o[94]                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_bar_check_inst|RxStData_app_o[91]                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_bar_check_inst|RxStData_app_o[93]                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|c16ui_xy2cvl_RxPort.C0Data[320]                                                                                                                                                                                                                                       ;
+-----------------+-----------+-----------------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


