Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  3 15:01:38 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_timing_summary_routed.rpt -pb RV32I_timing_summary_routed.pb -rpx RV32I_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.144     -443.459                    181                  992        0.266        0.000                      0                  992        3.750        0.000                       0                   193  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.144     -443.459                    181                  992        0.266        0.000                      0                  992        3.750        0.000                       0                   193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          181  Failing Endpoints,  Worst Slack       -3.144ns,  Total Violation     -443.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.144ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.908ns  (logic 2.584ns (20.019%)  route 10.324ns (79.981%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.635     5.156    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=71, routed)          1.408     7.021    U_CPU_Core/U_DataPath/U_PC/w_InstrMemAddr[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.277     8.422    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRB2
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     8.546 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=18, routed)          0.711     9.257    U_CPU_Core/U_DataPath/U_RegisterFile/RData10[3]
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.124     9.381 r  U_CPU_Core/U_DataPath/U_RegisterFile/i__carry_i_1/O
                         net (fo=3, routed)           0.542     9.923    U_CPU_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_72[3]
    SLICE_X9Y6           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.308 r  U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.308    U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.422    U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__0_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.756 f  U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           1.010    11.766    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_25_1[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.303    12.069 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_64/O
                         net (fo=2, routed)           0.667    12.737    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124    12.861 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_51_comp/O
                         net (fo=1, routed)           0.782    13.642    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.766 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32/O
                         net (fo=10, routed)          0.748    14.514    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124    14.638 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_40_comp/O
                         net (fo=15, routed)          1.285    15.923    U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.124    16.047 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18/O
                         net (fo=40, routed)          1.261    17.308    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_40_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124    17.432 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.633    18.064    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DIC0
    SLICE_X6Y7           RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.516    14.857    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y7           RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.920    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                 -3.144    

Slack (VIOLATED) :        -3.107ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 3.203ns (25.038%)  route 9.590ns (74.962%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT5=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.635     5.156    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=71, routed)          1.408     7.021    U_CPU_Core/U_DataPath/U_PC/w_InstrMemAddr[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.275     8.419    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRC2
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     8.572 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=16, routed)          1.135     9.707    U_CPU_Core/U_DataPath/U_PC/RData10[4]
    SLICE_X7Y7           LUT3 (Prop_lut3_I1_O)        0.331    10.038 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.038    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_63_0[0]
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.570 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.570    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.684    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.798    U_CPU_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.912    U_CPU_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.134 f  U_CPU_Core/U_DataPath/U_ALU/result0_carry__4/O[0]
                         net (fo=1, routed)           0.608    11.743    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_23_2[0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.299    12.042 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_70/O
                         net (fo=1, routed)           0.452    12.494    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_70_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124    12.618 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_56/O
                         net (fo=1, routed)           0.482    13.100    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_56_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I2_O)        0.124    13.224 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_35/O
                         net (fo=2, routed)           0.858    14.082    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I4_O)        0.124    14.206 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_52/O
                         net (fo=1, routed)           0.810    15.015    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_52_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.139 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=22, routed)          0.817    15.956    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_31_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.124    16.080 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_17/O
                         net (fo=11, routed)          1.096    17.177    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I1_O)        0.124    17.301 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.648    17.949    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/DIC0
    SLICE_X10Y5          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.451    14.792    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y5          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.842    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -17.949    
  -------------------------------------------------------------------
                         slack                                 -3.107    

Slack (VIOLATED) :        -3.057ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.756ns  (logic 2.086ns (16.353%)  route 10.670ns (83.647%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.635     5.156    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=71, routed)          0.958     6.570    U_CPU_Core/U_DataPath/U_PC/w_InstrMemAddr[0]
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.442     8.136    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y8           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.260 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=2, routed)           0.570     8.830    U_CPU_Core/U_DataPath/U_PC/RData20[11]
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.120     8.950 f  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_9/O
                         net (fo=8, routed)           1.130    10.079    U_CPU_Core/U_DataPath/U_PC/q_reg[5]_1[7]
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.327    10.406 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_43/O
                         net (fo=17, routed)          0.970    11.377    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_43_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.124    11.501 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=37, routed)          1.288    12.789    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_5_2
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.124    12.913 r  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.403    13.316    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_27_n_0
    SLICE_X5Y2           LUT4 (Prop_lut4_I3_O)        0.124    13.440 r  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_5/O
                         net (fo=33, routed)          1.134    14.574    U_RAM/ram_reg_0_63_7_7/A3
    SLICE_X10Y3          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.191    14.765 r  U_RAM/ram_reg_0_63_7_7/SP/O
                         net (fo=1, routed)           0.820    15.585    U_RAM/w_dataMemRData[7]
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.124    15.709 r  U_RAM/RegFile_reg_r1_0_31_6_11_i_7/O
                         net (fo=2, routed)           0.421    16.131    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_5_1
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124    16.255 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_11/O
                         net (fo=24, routed)          0.811    17.066    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I3_O)        0.124    17.190 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_30_31_i_2_comp_1/O
                         net (fo=2, routed)           0.722    17.912    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/DIA0
    SLICE_X8Y5           RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.450    14.791    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X8Y5           RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y5           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.855    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -17.912    
  -------------------------------------------------------------------
                         slack                                 -3.057    

Slack (VIOLATED) :        -3.055ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.756ns  (logic 2.086ns (16.353%)  route 10.670ns (83.647%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.635     5.156    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=71, routed)          0.958     6.570    U_CPU_Core/U_DataPath/U_PC/w_InstrMemAddr[0]
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.442     8.136    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y8           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.260 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=2, routed)           0.570     8.830    U_CPU_Core/U_DataPath/U_PC/RData20[11]
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.120     8.950 f  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_9/O
                         net (fo=8, routed)           1.130    10.079    U_CPU_Core/U_DataPath/U_PC/q_reg[5]_1[7]
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.327    10.406 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_43/O
                         net (fo=17, routed)          0.970    11.377    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_43_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.124    11.501 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=37, routed)          1.288    12.789    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_5_2
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.124    12.913 r  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.403    13.316    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_27_n_0
    SLICE_X5Y2           LUT4 (Prop_lut4_I3_O)        0.124    13.440 r  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_5/O
                         net (fo=33, routed)          1.134    14.574    U_RAM/ram_reg_0_63_7_7/A3
    SLICE_X10Y3          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.191    14.765 r  U_RAM/ram_reg_0_63_7_7/SP/O
                         net (fo=1, routed)           0.820    15.585    U_RAM/w_dataMemRData[7]
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.124    15.709 r  U_RAM/RegFile_reg_r1_0_31_6_11_i_7/O
                         net (fo=2, routed)           0.421    16.131    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_5_1
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124    16.255 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_11/O
                         net (fo=24, routed)          1.046    17.301    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124    17.425 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.487    17.912    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/DIB1
    SLICE_X2Y4           RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.519    14.860    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y4           RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y4           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.857    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -17.912    
  -------------------------------------------------------------------
                         slack                                 -3.055    

Slack (VIOLATED) :        -3.043ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.732ns  (logic 2.086ns (16.383%)  route 10.646ns (83.617%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.635     5.156    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=71, routed)          0.958     6.570    U_CPU_Core/U_DataPath/U_PC/w_InstrMemAddr[0]
    SLICE_X7Y4           LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_4/O
                         net (fo=36, routed)          1.442     8.136    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/ADDRC1
    SLICE_X6Y8           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.260 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/O
                         net (fo=2, routed)           0.570     8.830    U_CPU_Core/U_DataPath/U_PC/RData20[11]
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.120     8.950 f  U_CPU_Core/U_DataPath/U_PC/result0_carry__1_i_9/O
                         net (fo=8, routed)           1.130    10.079    U_CPU_Core/U_DataPath/U_PC/q_reg[5]_1[7]
    SLICE_X11Y9          LUT6 (Prop_lut6_I5_O)        0.327    10.406 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_43/O
                         net (fo=17, routed)          0.970    11.377    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_43_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.124    11.501 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_23/O
                         net (fo=37, routed)          1.288    12.789    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_5_2
    SLICE_X4Y3           LUT6 (Prop_lut6_I4_O)        0.124    12.913 r  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_27/O
                         net (fo=1, routed)           0.403    13.316    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_27_n_0
    SLICE_X5Y2           LUT4 (Prop_lut4_I3_O)        0.124    13.440 r  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_5/O
                         net (fo=33, routed)          1.134    14.574    U_RAM/ram_reg_0_63_7_7/A3
    SLICE_X10Y3          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.191    14.765 r  U_RAM/ram_reg_0_63_7_7/SP/O
                         net (fo=1, routed)           0.820    15.585    U_RAM/w_dataMemRData[7]
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.124    15.709 r  U_RAM/RegFile_reg_r1_0_31_6_11_i_7/O
                         net (fo=2, routed)           0.421    16.131    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_5_1
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124    16.255 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_11/O
                         net (fo=24, routed)          0.883    17.138    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_11_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I0_O)        0.124    17.262 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.626    17.888    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/DIC1
    SLICE_X6Y7           RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.516    14.857    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y7           RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y7           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.846    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -17.888    
  -------------------------------------------------------------------
                         slack                                 -3.043    

Slack (VIOLATED) :        -3.040ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.731ns  (logic 3.203ns (25.160%)  route 9.528ns (74.840%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT5=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.635     5.156    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=71, routed)          1.408     7.021    U_CPU_Core/U_DataPath/U_PC/w_InstrMemAddr[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.275     8.419    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRC2
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     8.572 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=16, routed)          1.135     9.707    U_CPU_Core/U_DataPath/U_PC/RData10[4]
    SLICE_X7Y7           LUT3 (Prop_lut3_I1_O)        0.331    10.038 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.038    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_63_0[0]
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.570 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.570    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.684    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.798    U_CPU_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.912    U_CPU_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.134 f  U_CPU_Core/U_DataPath/U_ALU/result0_carry__4/O[0]
                         net (fo=1, routed)           0.608    11.743    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_23_2[0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.299    12.042 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_70/O
                         net (fo=1, routed)           0.452    12.494    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_70_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124    12.618 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_56/O
                         net (fo=1, routed)           0.482    13.100    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_56_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I2_O)        0.124    13.224 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_35/O
                         net (fo=2, routed)           0.858    14.082    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I4_O)        0.124    14.206 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_52/O
                         net (fo=1, routed)           0.810    15.015    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_52_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.139 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=22, routed)          1.012    16.151    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_31_0
    SLICE_X11Y0          LUT6 (Prop_lut6_I2_O)        0.124    16.275 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_18_comp_1/O
                         net (fo=1, routed)           0.865    17.139    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_18_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124    17.263 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_5_comp_1/O
                         net (fo=2, routed)           0.624    17.887    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DIC1
    SLICE_X6Y6           RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.517    14.858    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y6           RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y6           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.847    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -17.887    
  -------------------------------------------------------------------
                         slack                                 -3.040    

Slack (VIOLATED) :        -3.029ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_19_19/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.555ns  (logic 2.584ns (20.581%)  route 9.971ns (79.419%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.635     5.156    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=71, routed)          1.408     7.021    U_CPU_Core/U_DataPath/U_PC/w_InstrMemAddr[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.277     8.422    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRB2
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     8.546 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=18, routed)          0.711     9.257    U_CPU_Core/U_DataPath/U_RegisterFile/RData10[3]
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.124     9.381 r  U_CPU_Core/U_DataPath/U_RegisterFile/i__carry_i_1/O
                         net (fo=3, routed)           0.542     9.923    U_CPU_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_72[3]
    SLICE_X9Y6           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.308 r  U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.308    U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.422    U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__0_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.756 f  U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           1.010    11.766    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_25_1[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.303    12.069 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_64/O
                         net (fo=2, routed)           0.667    12.737    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124    12.861 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_51_comp/O
                         net (fo=1, routed)           0.782    13.642    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.766 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32/O
                         net (fo=10, routed)          0.748    14.514    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124    14.638 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_40_comp/O
                         net (fo=15, routed)          1.285    15.923    U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.124    16.047 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18/O
                         net (fo=40, routed)          0.791    16.838    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_40_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I0_O)        0.124    16.962 r  U_CPU_Core/U_DataPath/U_PC/ODR[19]_i_1/O
                         net (fo=2, routed)           0.749    17.711    U_RAM/ram_reg_0_63_19_19/D
    SLICE_X10Y2          RAMS64E                                      r  U_RAM/ram_reg_0_63_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.452    14.793    U_RAM/ram_reg_0_63_19_19/WCLK
    SLICE_X10Y2          RAMS64E                                      r  U_RAM/ram_reg_0_63_19_19/SP/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y2          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.335    14.683    U_RAM/ram_reg_0_63_19_19/SP
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -17.711    
  -------------------------------------------------------------------
                         slack                                 -3.029    

Slack (VIOLATED) :        -3.021ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.624ns  (logic 3.203ns (25.373%)  route 9.421ns (74.627%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT5=1 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.635     5.156    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=71, routed)          1.408     7.021    U_CPU_Core/U_DataPath/U_PC/w_InstrMemAddr[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.275     8.419    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRC2
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     8.572 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=16, routed)          1.135     9.707    U_CPU_Core/U_DataPath/U_PC/RData10[4]
    SLICE_X7Y7           LUT3 (Prop_lut3_I1_O)        0.331    10.038 r  U_CPU_Core/U_DataPath/U_PC/result0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.038    U_CPU_Core/U_DataPath/U_ALU/ram_reg_0_63_0_0_i_63_0[0]
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.570 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.570    U_CPU_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.684    U_CPU_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.798    U_CPU_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  U_CPU_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.912    U_CPU_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.134 f  U_CPU_Core/U_DataPath/U_ALU/result0_carry__4/O[0]
                         net (fo=1, routed)           0.608    11.743    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_23_2[0]
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.299    12.042 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_70/O
                         net (fo=1, routed)           0.452    12.494    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_70_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124    12.618 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_56/O
                         net (fo=1, routed)           0.482    13.100    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_56_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I2_O)        0.124    13.224 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_35/O
                         net (fo=2, routed)           0.858    14.082    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_35_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I4_O)        0.124    14.206 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_52/O
                         net (fo=1, routed)           0.810    15.015    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_52_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.124    15.139 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_36/O
                         net (fo=22, routed)          0.817    15.956    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_31_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.124    16.080 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_17/O
                         net (fo=11, routed)          0.935    17.016    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_37_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I0_O)        0.124    17.140 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.640    17.780    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/DIA1
    SLICE_X10Y5          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.451    14.792    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y5          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.759    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -17.780    
  -------------------------------------------------------------------
                         slack                                 -3.021    

Slack (VIOLATED) :        -3.004ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.768ns  (logic 2.584ns (20.238%)  route 10.184ns (79.762%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.635     5.156    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=71, routed)          1.408     7.021    U_CPU_Core/U_DataPath/U_PC/w_InstrMemAddr[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.277     8.422    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRB2
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     8.546 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=18, routed)          0.711     9.257    U_CPU_Core/U_DataPath/U_RegisterFile/RData10[3]
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.124     9.381 r  U_CPU_Core/U_DataPath/U_RegisterFile/i__carry_i_1/O
                         net (fo=3, routed)           0.542     9.923    U_CPU_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_72[3]
    SLICE_X9Y6           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.308 r  U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.308    U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.422    U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__0_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.756 f  U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           1.010    11.766    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_25_1[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.303    12.069 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_64/O
                         net (fo=2, routed)           0.667    12.737    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124    12.861 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_51_comp/O
                         net (fo=1, routed)           0.782    13.642    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.766 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32/O
                         net (fo=10, routed)          0.748    14.514    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124    14.638 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_40_comp/O
                         net (fo=15, routed)          1.285    15.923    U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.124    16.047 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18/O
                         net (fo=40, routed)          1.261    17.308    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_40_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.124    17.432 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.493    17.924    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/DIC0
    SLICE_X6Y8           RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.516    14.857    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y8           RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y8           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.920    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -17.924    
  -------------------------------------------------------------------
                         slack                                 -3.004    

Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_18_18/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.534ns  (logic 2.584ns (20.616%)  route 9.950ns (79.384%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.635     5.156    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=71, routed)          1.408     7.021    U_CPU_Core/U_DataPath/U_PC/w_InstrMemAddr[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.145 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_9/O
                         net (fo=36, routed)          1.277     8.422    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/ADDRB2
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     8.546 r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=18, routed)          0.711     9.257    U_CPU_Core/U_DataPath/U_RegisterFile/RData10[3]
    SLICE_X13Y6          LUT2 (Prop_lut2_I0_O)        0.124     9.381 r  U_CPU_Core/U_DataPath/U_RegisterFile/i__carry_i_1/O
                         net (fo=3, routed)           0.542     9.923    U_CPU_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_72[3]
    SLICE_X9Y6           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.308 r  U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.308    U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.422    U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__0_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.756 f  U_CPU_Core/U_DataPath/U_ALU/result0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           1.010    11.766    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_25_1[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.303    12.069 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_64/O
                         net (fo=2, routed)           0.667    12.737    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_64_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.124    12.861 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_51_comp/O
                         net (fo=1, routed)           0.782    13.642    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.124    13.766 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32/O
                         net (fo=10, routed)          0.748    14.514    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124    14.638 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_40_comp/O
                         net (fo=15, routed)          1.285    15.923    U_CPU_Core/U_DataPath/U_PC/ODR[31]_i_6_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.124    16.047 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_18/O
                         net (fo=40, routed)          0.761    16.808    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_40_0
    SLICE_X2Y0           LUT6 (Prop_lut6_I0_O)        0.124    16.932 r  U_CPU_Core/U_DataPath/U_PC/ODR[18]_i_1/O
                         net (fo=2, routed)           0.758    17.690    U_RAM/ram_reg_0_63_18_18/D
    SLICE_X10Y2          RAMS64E                                      r  U_RAM/ram_reg_0_63_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.452    14.793    U_RAM/ram_reg_0_63_18_18/WCLK
    SLICE_X10Y2          RAMS64E                                      r  U_RAM/ram_reg_0_63_18_18/SP/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X10Y2          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.327    14.691    U_RAM/ram_reg_0_63_18_18/SP
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -17.690    
  -------------------------------------------------------------------
                         slack                                 -2.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.593     1.476    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_CPU_Core/U_DataPath/U_PC/q_reg[8]/Q
                         net (fo=4, routed)           0.115     1.732    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[2]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.045     1.777 r  U_CPU_Core/U_DataPath/U_PC/q[8]_i_6/O
                         net (fo=1, routed)           0.000     1.777    U_CPU_Core/U_DataPath/U_PC/q[8]_i_6_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.847 r  U_CPU_Core/U_DataPath/U_PC/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    U_CPU_Core/U_DataPath/U_PC/q_reg[8]_i_1_n_7
    SLICE_X5Y5           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.864     1.991    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.105     1.581    U_CPU_Core/U_DataPath/U_PC/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.292ns (71.736%)  route 0.115ns (28.264%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.593     1.476    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_CPU_Core/U_DataPath/U_PC/q_reg[8]/Q
                         net (fo=4, routed)           0.115     1.732    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[2]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.045     1.777 r  U_CPU_Core/U_DataPath/U_PC/q[8]_i_6/O
                         net (fo=1, routed)           0.000     1.777    U_CPU_Core/U_DataPath/U_PC/q[8]_i_6_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.883 r  U_CPU_Core/U_DataPath/U_PC/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.883    U_CPU_Core/U_DataPath/U_PC/q_reg[8]_i_1_n_6
    SLICE_X5Y5           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.864     1.991    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[9]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.105     1.581    U_CPU_Core/U_DataPath/U_PC/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.592     1.475    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_CPU_Core/U_DataPath/U_PC/q_reg[27]/Q
                         net (fo=4, routed)           0.170     1.786    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[21]
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  U_CPU_Core/U_DataPath/U_PC/q[24]_i_2/O
                         net (fo=1, routed)           0.000     1.831    U_CPU_Core/U_DataPath/U_PC/q[24]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  U_CPU_Core/U_DataPath/U_PC/q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    U_CPU_Core/U_DataPath/U_PC/q_reg[24]_i_1_n_4
    SLICE_X5Y9           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.863     1.990    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[27]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y9           FDCE (Hold_fdce_C_D)         0.105     1.580    U_CPU_Core/U_DataPath/U_PC/q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.592     1.475    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_CPU_Core/U_DataPath/U_PC/q_reg[23]/Q
                         net (fo=4, routed)           0.170     1.786    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[17]
    SLICE_X5Y8           LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  U_CPU_Core/U_DataPath/U_PC/q[20]_i_3/O
                         net (fo=1, routed)           0.000     1.831    U_CPU_Core/U_DataPath/U_PC/q[20]_i_3_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  U_CPU_Core/U_DataPath/U_PC/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    U_CPU_Core/U_DataPath/U_PC/q_reg[20]_i_1_n_4
    SLICE_X5Y8           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.863     1.990    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[23]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y8           FDCE (Hold_fdce_C_D)         0.105     1.580    U_CPU_Core/U_DataPath/U_PC/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.593     1.476    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_CPU_Core/U_DataPath/U_PC/q_reg[11]/Q
                         net (fo=4, routed)           0.170     1.787    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[5]
    SLICE_X5Y5           LUT3 (Prop_lut3_I0_O)        0.045     1.832 r  U_CPU_Core/U_DataPath/U_PC/q[8]_i_3/O
                         net (fo=1, routed)           0.000     1.832    U_CPU_Core/U_DataPath/U_PC/q[8]_i_3_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  U_CPU_Core/U_DataPath/U_PC/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    U_CPU_Core/U_DataPath/U_PC/q_reg[8]_i_1_n_4
    SLICE_X5Y5           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.864     1.991    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y5           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y5           FDCE (Hold_fdce_C_D)         0.105     1.581    U_CPU_Core/U_DataPath/U_PC/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.593     1.476    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_CPU_Core/U_DataPath/U_PC/q_reg[15]/Q
                         net (fo=4, routed)           0.170     1.787    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[9]
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.045     1.832 r  U_CPU_Core/U_DataPath/U_PC/q[12]_i_4/O
                         net (fo=1, routed)           0.000     1.832    U_CPU_Core/U_DataPath/U_PC/q[12]_i_4_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  U_CPU_Core/U_DataPath/U_PC/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    U_CPU_Core/U_DataPath/U_PC/q_reg[12]_i_1_n_4
    SLICE_X5Y6           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.864     1.991    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.105     1.581    U_CPU_Core/U_DataPath/U_PC/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.592     1.475    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_CPU_Core/U_DataPath/U_PC/q_reg[24]/Q
                         net (fo=4, routed)           0.168     1.784    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[18]
    SLICE_X5Y9           LUT3 (Prop_lut3_I0_O)        0.045     1.829 r  U_CPU_Core/U_DataPath/U_PC/q[24]_i_5/O
                         net (fo=1, routed)           0.000     1.829    U_CPU_Core/U_DataPath/U_PC/q[24]_i_5_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  U_CPU_Core/U_DataPath/U_PC/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    U_CPU_Core/U_DataPath/U_PC/q_reg[24]_i_1_n_7
    SLICE_X5Y9           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.863     1.990    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[24]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y9           FDCE (Hold_fdce_C_D)         0.105     1.580    U_CPU_Core/U_DataPath/U_PC/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.592     1.475    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_CPU_Core/U_DataPath/U_PC/q_reg[16]/Q
                         net (fo=4, routed)           0.168     1.784    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[10]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.045     1.829 r  U_CPU_Core/U_DataPath/U_PC/q[16]_i_5/O
                         net (fo=1, routed)           0.000     1.829    U_CPU_Core/U_DataPath/U_PC/q[16]_i_5_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  U_CPU_Core/U_DataPath/U_PC/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    U_CPU_Core/U_DataPath/U_PC/q_reg[16]_i_1_n_7
    SLICE_X5Y7           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.863     1.990    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y7           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[16]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y7           FDCE (Hold_fdce_C_D)         0.105     1.580    U_CPU_Core/U_DataPath/U_PC/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.591     1.474    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_CPU_Core/U_DataPath/U_PC/q_reg[28]/Q
                         net (fo=4, routed)           0.168     1.783    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[22]
    SLICE_X5Y10          LUT3 (Prop_lut3_I0_O)        0.045     1.828 r  U_CPU_Core/U_DataPath/U_PC/q[28]_i_5/O
                         net (fo=1, routed)           0.000     1.828    U_CPU_Core/U_DataPath/U_PC/q[28]_i_5_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  U_CPU_Core/U_DataPath/U_PC/q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    U_CPU_Core/U_DataPath/U_PC/q_reg[28]_i_1_n_7
    SLICE_X5Y10          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     1.989    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[28]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y10          FDCE (Hold_fdce_C_D)         0.105     1.579    U_CPU_Core/U_DataPath/U_PC/q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_PC/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.593     1.476    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_CPU_Core/U_DataPath/U_PC/q_reg[12]/Q
                         net (fo=4, routed)           0.168     1.785    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[6]
    SLICE_X5Y6           LUT5 (Prop_lut5_I2_O)        0.045     1.830 r  U_CPU_Core/U_DataPath/U_PC/q[12]_i_7/O
                         net (fo=1, routed)           0.000     1.830    U_CPU_Core/U_DataPath/U_PC/q[12]_i_7_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.900 r  U_CPU_Core/U_DataPath/U_PC/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    U_CPU_Core/U_DataPath/U_PC/q_reg[12]_i_1_n_7
    SLICE_X5Y6           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.864     1.991    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.105     1.581    U_CPU_Core/U_DataPath/U_PC/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y3     U_CPU_Core/U_DataPath/U_PC/q_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y4     U_CPU_Core/U_DataPath/U_PC/q_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y3     U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y5     U_CPU_Core/U_DataPath/U_PC/q_reg[8]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y5     U_CPU_Core/U_DataPath/U_PC/q_reg[9]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y2     U_GPO/ODR_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y0     U_GPO/ODR_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y1     U_GPO/ODR_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y1     U_GPO/ODR_reg[12]/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y7     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y7     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y7     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y7     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y7     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y7     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y7     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y6     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y4     U_RAM/ram_reg_0_63_21_21/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y4     U_RAM/ram_reg_0_63_22_22/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y5     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y5     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y5     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y5     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y5     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y5     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y5     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y4     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y4     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X2Y4     U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK



