0.7
2020.2
Nov 18 2020
09:20:35
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_axi_s_vec1.v,1675877089,systemVerilog,,,,AESL_axi_s_vec1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_axi_s_vec2.v,1675877089,systemVerilog,,,,AESL_axi_s_vec2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_axi_s_vec_out.v,1675877089,systemVerilog,,,,AESL_axi_s_vec_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_axi_slave_BUS_A.v,1675877089,systemVerilog,,,,AESL_axi_slave_BUS_A,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v,1675877089,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/csv_file_dump.sv,1675877089,systemVerilog,,,/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/dataflow_monitor.sv,1675877089,systemVerilog,/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_fifo_interface.sv,,/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/sample_manager.sv;/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/csv_file_dump.sv;/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_fifo_monitor.sv;/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_process_monitor.sv;/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_fifo_interface.sv,1675877089,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_fifo_monitor.sv,1675877089,systemVerilog,,,/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/sample_agent.sv;/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/dump_file_agent.sv;/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_process_interface.sv,1675877089,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_process_monitor.sv,1675877089,systemVerilog,,,/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/sample_agent.sv;/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/dump_file_agent.sv;/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/dump_file_agent.sv,1675877089,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/fifo_para.vh,1675877089,verilog,,,,,,,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/nodf_module_interface.sv,1675877089,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/nodf_module_monitor.sv,1675877089,systemVerilog,/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/nodf_module_interface.sv,,/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/sample_agent.sv;/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/dump_file_agent.sv;/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/sample_agent.sv,1675877089,systemVerilog,,,/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/sample_manager.sv,1675877089,systemVerilog,,,/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming.autotb.v,1675877089,systemVerilog,,,/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/fifo_para.vh,apatb_vec_vec_op_streaming_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming.v,1675877046,systemVerilog,,,,vec_vec_op_streaming,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming_BUS_A_s_axi.v,1675877046,systemVerilog,,,,vec_vec_op_streaming_BUS_A_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming_regslice_both.v,1675877046,systemVerilog,,,,vec_vec_op_streaming_regslice_both;vec_vec_op_streaming_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming_vector_add.v,1675877046,systemVerilog,,,,vec_vec_op_streaming_vector_add,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming_vector_add2.v,1675877046,systemVerilog,,,,vec_vec_op_streaming_vector_add2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming_vector_scale.v,1675877045,systemVerilog,,,,vec_vec_op_streaming_vector_scale,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming_vector_subtract.v,1675877045,systemVerilog,,,,vec_vec_op_streaming_vector_subtract,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
