\hypertarget{classCPU}{}\section{C\+PU Class Reference}
\label{classCPU}\index{C\+PU@{C\+PU}}


Class containing logic behind the \mbox{\hyperlink{classCPU}{C\+PU}}.  




{\ttfamily \#include $<$cpu.\+hpp$>$}

\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classCPU_a398bb4352a0dbaa9b2010f2084d9f8f7}{C\+PU}} (\mbox{\hyperlink{classMemory}{Memory}} $\ast$mem)
\begin{DoxyCompactList}\small\item\em Construct a new \mbox{\hyperlink{classCPU}{C\+PU}} object. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{classCPU_a72afeb809bf193928349e6f948f60bfc}{Init}} (std\+::string rom\+\_\+file, bool exit\+\_\+on\+\_\+inifite)
\begin{DoxyCompactList}\small\item\em Initialize the \mbox{\hyperlink{classCPU}{C\+PU}}. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_a2f9a20451dd54b219cc09a879ff483da}\label{classCPU_a2f9a20451dd54b219cc09a879ff483da}} 
void \mbox{\hyperlink{classCPU_a2f9a20451dd54b219cc09a879ff483da}{Fetch\+And\+Dispatch}} ()
\begin{DoxyCompactList}\small\item\em Fetch the opcode, pass to execution function and increment PC. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_ad8e103aaedd1c250d33f9cc373f2f16b}{Execute\+Instruction}} (uint8\+\_\+t opcode)
\begin{DoxyCompactList}\small\item\em Execute instruction. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_ac2cebcf2ac957a884175b94ff5f62c15}{Execute\+Extended\+Instruction}} (uint8\+\_\+t opcode)
\begin{DoxyCompactList}\small\item\em Execute extended instruction. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{classCPU_a7882dfef1d06166e828f917368493625}{Get\+Program\+Counter}} () const
\begin{DoxyCompactList}\small\item\em Get the Program Counter value. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{classCPU_a570d34ada158ddb45f8ba8dc0e5f218a}{Get\+Stack\+Pointer}} () const
\begin{DoxyCompactList}\small\item\em Get the Stack Pointer value. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{classCPU_a66108f133258f1d4348e79f19287d4ed}{Is\+Clock\+Enabled}} ()
\begin{DoxyCompactList}\small\item\em Is clock enabled? \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{classCPU_a852335312c1040d2fcde2a690443d425}{Get\+Clock\+Frequency}} ()
\begin{DoxyCompactList}\small\item\em Get the Clock Frequency. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_ab9ecfdbbe82fef8bff9443ff94b7ca70}\label{classCPU_ab9ecfdbbe82fef8bff9443ff94b7ca70}} 
void \mbox{\hyperlink{classCPU_ab9ecfdbbe82fef8bff9443ff94b7ca70}{Set\+Clock\+Frequency}} ()
\begin{DoxyCompactList}\small\item\em Set the Clock Frequency. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_ae6c57423f6edcd249286c73e8e620bb9}{Divider\+Register}} (int cycles)
\begin{DoxyCompactList}\small\item\em T\+O\+DO. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_ad8eb59dff5e4fe4c1b2881cc67574ddf}{Update\+Timer}} (int cycles)
\begin{DoxyCompactList}\small\item\em Update timer register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_ad65b0c4a4b9db9d040ddd22f8eb0bd08}{Request\+Interupt}} (int id)
\begin{DoxyCompactList}\small\item\em Request an interrupt. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_a65a4b697968c6a46b673f32a7817d757}\label{classCPU_a65a4b697968c6a46b673f32a7817d757}} 
void \mbox{\hyperlink{classCPU_a65a4b697968c6a46b673f32a7817d757}{Do\+Interupts}} ()
\begin{DoxyCompactList}\small\item\em Iterate over interrupt register and service interrupt. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_ab932fc0e9d81733f90e878d644991e2e}{Service\+Interupt}} (int interupt)
\begin{DoxyCompactList}\small\item\em Service specified interrupt. \end{DoxyCompactList}\item 
unsigned int \mbox{\hyperlink{classCPU_a61fc2fe8c3cdbb6a5628ae5a1bfe3fa2}{Get\+Timer}} ()
\begin{DoxyCompactList}\small\item\em Get the Timer value. \end{DoxyCompactList}\item 
int \mbox{\hyperlink{classCPU_af4808063d0a0951498356c5fe2acd658}{Breakpoint}} (uint16\+\_\+t pc)
\begin{DoxyCompactList}\small\item\em Set breakpoint in \mbox{\hyperlink{classCPU}{C\+PU}}. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_a4a20f8c57aaec340f263170d28c4e1cd}\label{classCPU_a4a20f8c57aaec340f263170d28c4e1cd}} 
void \mbox{\hyperlink{classCPU_a4a20f8c57aaec340f263170d28c4e1cd}{Diagnostics}} ()
\begin{DoxyCompactList}\small\item\em Show the value in registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
bool \mbox{\hyperlink{classCPU_a797905d25211f84cb8b21bd1ddb0d5f2}{interupts}}
\item 
bool \mbox{\hyperlink{classCPU_a47fbbb6dd480628b4a70229b60780426}{pending\+\_\+interupt\+\_\+enabled}}
\item 
bool \mbox{\hyperlink{classCPU_ac51eaed220b85ec31587946bcbea6c48}{pending\+\_\+interupt\+\_\+disabled}}
\end{DoxyCompactItemize}
\subsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{classCPU_ad9a3c63b18e3bb12000972e2def9fec8}{Print\+Flags}} ()
\begin{DoxyCompactList}\small\item\em Print the current flags. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_a55c54eab08fe12217e0d3677a926c2c6}\label{classCPU_a55c54eab08fe12217e0d3677a926c2c6}} 
void \mbox{\hyperlink{classCPU_a55c54eab08fe12217e0d3677a926c2c6}{N\+OP}} ()
\begin{DoxyCompactList}\small\item\em No operation. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_a456c873690c0f8c62b76b89d9fd16525}\label{classCPU_a456c873690c0f8c62b76b89d9fd16525}} 
void \mbox{\hyperlink{classCPU_a456c873690c0f8c62b76b89d9fd16525}{H\+A\+LT}} ()
\begin{DoxyCompactList}\small\item\em Power down \mbox{\hyperlink{classCPU}{C\+PU}} until an interrupt occurs. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_a8ed63198ab9a5279a31d1cc08b570b45}\label{classCPU_a8ed63198ab9a5279a31d1cc08b570b45}} 
void \mbox{\hyperlink{classCPU_a8ed63198ab9a5279a31d1cc08b570b45}{S\+T\+OP}} ()
\begin{DoxyCompactList}\small\item\em Halt \mbox{\hyperlink{classCPU}{C\+PU}} \& L\+CD display until button pressed. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_a217c8595939e14e186f8185a50eea778}\label{classCPU_a217c8595939e14e186f8185a50eea778}} 
void \mbox{\hyperlink{classCPU_a217c8595939e14e186f8185a50eea778}{DI}} ()
\begin{DoxyCompactList}\small\item\em This instruction disables interrupts but not immediately. Interrupts are disabled after instruction after DI is executed. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_aea9192ba22a2c6e71874a999c1e78e05}\label{classCPU_aea9192ba22a2c6e71874a999c1e78e05}} 
void \mbox{\hyperlink{classCPU_aea9192ba22a2c6e71874a999c1e78e05}{EI}} ()
\begin{DoxyCompactList}\small\item\em This intruction enables interrupts but not immediately. Interrupts are enabled after instruction after EI is executed. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a5ab9827b65ff5a684cbc3ff01455ceaa}{L\+D8\+\_\+r\+\_\+nn}} (uint8\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Load immediate value into the register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a286b8ef2d55ac76be40389da5cd84ce4}{L\+D8\+\_\+r1\+\_\+r2}} (uint8\+\_\+t \&reg1, uint8\+\_\+t reg2)
\begin{DoxyCompactList}\small\item\em Load register 2 into register 1. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a05339d6c6a297627b57ded8a5e098506}{L\+D8\+\_\+r1\+\_\+mem}} (uint8\+\_\+t \&reg, uint16\+\_\+t address)
\begin{DoxyCompactList}\small\item\em Load the value from memory into register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a216b7304251f4b2904b9304683949bae}{L\+D8\+\_\+mem\+\_\+r1}} (uint16\+\_\+t address, uint8\+\_\+t reg)
\begin{DoxyCompactList}\small\item\em Put the value from register to memory. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a48040a29d7bc6450bcb12ce02c1f293d}{L\+D16\+\_\+r\+\_\+nn}} (uint16\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Put the 16 bit immediate value into register pair. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_ad221c9a597631210ff5869b5449299e0}{Push}} (uint16\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Push the value of register onto the stack. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_ab02cadc2eb9ff01c7132acef7ac5e4c3}{Pop}} (uint16\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Pop the value from the stack into the register pair. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_a1942f39a9cd6ac68a30afbcece8c8e60}\label{classCPU_a1942f39a9cd6ac68a30afbcece8c8e60}} 
void \mbox{\hyperlink{classCPU_a1942f39a9cd6ac68a30afbcece8c8e60}{Pop\+AF}} ()
\begin{DoxyCompactList}\small\item\em Pop AF register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_ab0be615e4d0440a927b3e3a95e378d3a}{Add8\+Bit}} (uint8\+\_\+t reg)
\begin{DoxyCompactList}\small\item\em Add 8 bit register to the A register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a1ce2b87612cd02f3de675029d5ce436a}{Adc8\+Bit}} (uint8\+\_\+t reg)
\begin{DoxyCompactList}\small\item\em Add 8 bit register to the A register, including carry flag. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_af7bbabba611a2d769b00858254d80dd2}{Sub8\+Bit}} (uint8\+\_\+t reg)
\begin{DoxyCompactList}\small\item\em Substract 8 bit register from the A register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a601e1531c26346cd5e6ac82f57617e6e}{Subc8\+Bit}} (uint8\+\_\+t reg)
\begin{DoxyCompactList}\small\item\em Add 8 bit register to the A register, including carry flag. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a32632ab16ca2244110c9b732c3277851}{And8\+Bit}} (uint8\+\_\+t reg)
\begin{DoxyCompactList}\small\item\em Perform bitwise A\+ND operation on A register and passed register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_af04bdaa9d65413761e931886aabe7421}{Or8\+Bit}} (uint8\+\_\+t reg)
\begin{DoxyCompactList}\small\item\em Perform bitwise OR operation on A register and passed register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a96829391f528347bce7150c09489ee6f}{Xor8\+Bit}} (uint8\+\_\+t reg)
\begin{DoxyCompactList}\small\item\em Perform bitwise X\+OR operation on A register and passed register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_ad601645204fb0c2061e9de39d42c8feb}{Cmp8\+Bit}} (uint8\+\_\+t reg)
\begin{DoxyCompactList}\small\item\em Perform comparision betwenA register and passed register. Set flags accordingly. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_aa227001fff979e13c04b5dd3bea042fd}{Inc8\+Bit}} (uint8\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Increment passed register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a3cf31a897f91141ae26ee1b1b5cb86d7}{Dec8\+Bit}} (uint8\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Decrement passed register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_aa5a7f8e66efea2e1071c6fbb0e088e1d}{Add16\+Bit}} (uint16\+\_\+t reg)
\begin{DoxyCompactList}\small\item\em Add the value from passed register to register HL. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_aca034a9f8f8a900b48acf54398cd67ef}{Add\+S\+P16\+Bit}} ()
\begin{DoxyCompactList}\small\item\em Add the value from passed register to register SP. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_aafc3e6a96e8216a8711e108f76eefd4d}{Inc16\+Bit}} (uint16\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Increment 16 bit register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_acdf2564493c267699e8025b848eba871}{Dec16\+Bit}} (uint16\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Decrement 16 bit register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a4e6ea8564ac3750a304cc7aaeb568245}{R\+LC}} (uint8\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Rotate n left. Old bit 7 to Carry flag. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a7d31c3685ebb8b751d9e7a2c92c03fc1}{R\+RC}} (uint8\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Rotate n right. Old bit 0 to Carry flag. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a4c93dc3223ae7c2f47c81a5776dd0b93}{RL}} (uint8\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Rotate n left through Carry flag. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_ac1b7b67195fe563523a634dd0d6cbc17}{RR}} (uint8\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Rotate n right through Carry flag. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_aba8c43d11c2df8a2ff48de9b4165278e}{S\+LA}} (uint8\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Shift n left into Carry. L\+SB of n set to 0. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a688b70d418da17a737ed2bbe3818a86b}{S\+RA}} (uint8\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Shift n right into Carry. M\+SB doesn\textquotesingle{}t change. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_abd96e68ea71dbec9b7e4f182d12af433}{Swap}} (uint8\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Swap lower and upper 4 bits of an register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a5e81b5dceebf45a9deb31fa0dbd0f667}{S\+RL}} (uint8\+\_\+t \&reg)
\begin{DoxyCompactList}\small\item\em Shift n right into Carry. M\+SB set to 0. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_ad260c5b0e5222059080f696f06b6085e}{Bit}} (uint8\+\_\+t \&reg, uint8\+\_\+t bit)
\begin{DoxyCompactList}\small\item\em Test bit b in register r. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a4a15466d458acbff3c7e81241b64ca76}{Res}} (uint8\+\_\+t \&reg, uint8\+\_\+t bit)
\begin{DoxyCompactList}\small\item\em Reset bit b in register r. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a65d2624fadb2b0d6e7921a45055139d9}{Set}} (uint8\+\_\+t \&reg, uint8\+\_\+t bit)
\begin{DoxyCompactList}\small\item\em Set bit b in register r. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a6c5d437be85715df3f628163e4eabfd7}{D\+AA}} ()
\begin{DoxyCompactList}\small\item\em Decimal adjust register A. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_aa873eda2df368ca1d40bad0e13fdbc1a}\label{classCPU_aa873eda2df368ca1d40bad0e13fdbc1a}} 
void \mbox{\hyperlink{classCPU_aa873eda2df368ca1d40bad0e13fdbc1a}{R\+L\+CA}} ()
\begin{DoxyCompactList}\small\item\em Rotate A left. Old bit 7 to Carry flag. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_a009ae3027dcc0d338cb95b28240a1658}\label{classCPU_a009ae3027dcc0d338cb95b28240a1658}} 
void \mbox{\hyperlink{classCPU_a009ae3027dcc0d338cb95b28240a1658}{R\+LA}} ()
\begin{DoxyCompactList}\small\item\em Rotate A left through Carry flag. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_a6a7bce529dc34cf90f5869787d586623}\label{classCPU_a6a7bce529dc34cf90f5869787d586623}} 
void \mbox{\hyperlink{classCPU_a6a7bce529dc34cf90f5869787d586623}{R\+R\+CA}} ()
\begin{DoxyCompactList}\small\item\em Rotate A right. Old bit 0 to Carry flag. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classCPU_a692b09a97bbf250a2fc8c34d0010e768}\label{classCPU_a692b09a97bbf250a2fc8c34d0010e768}} 
void \mbox{\hyperlink{classCPU_a692b09a97bbf250a2fc8c34d0010e768}{R\+RA}} ()
\begin{DoxyCompactList}\small\item\em Rotate A right through Carry flag. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a24d4360b3948467f956fcb1b85c119d2}{J\+U\+MP}} (uint8\+\_\+t flag, int condition, int use\+\_\+condition)
\begin{DoxyCompactList}\small\item\em Set program counter to the immediate value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_af67fa16329e2c198a0594d0177fea86b}{J\+U\+M\+P\+\_\+\+I\+MM}} (uint8\+\_\+t flag, int condition, int use\+\_\+condition)
\begin{DoxyCompactList}\small\item\em Increment program counter by the immediate value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a2e376bf06a7a624a91c1c5c696963a61}{C\+A\+LL}} (uint8\+\_\+t flag, int condition, int use\+\_\+condition)
\begin{DoxyCompactList}\small\item\em Call the function at address used in immediate value. Push current PC at the stack. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a50f5edddbc08725e4377c8aaa147b558}{R\+ST}} (uint8\+\_\+t arg)
\begin{DoxyCompactList}\small\item\em Push present address onto stack. Jump to address \$0000 + n. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classCPU_a0b842b14ba5be5f72602193c56538b65}{R\+ET}} (uint8\+\_\+t flag, int condition, int use\+\_\+condition)
\begin{DoxyCompactList}\small\item\em Return from function, Set the PC to the popped value from stack. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classCPU_aa3352eefec97a9b3faf1e13abc2ca473}\label{classCPU_aa3352eefec97a9b3faf1e13abc2ca473}} 
\mbox{\hyperlink{unionRegister}{Register}} {\bfseries af\+\_\+register}
\item 
\mbox{\Hypertarget{classCPU_ab1b2e2e6d3b8b64c75daba3837169e4f}\label{classCPU_ab1b2e2e6d3b8b64c75daba3837169e4f}} 
\mbox{\hyperlink{unionRegister}{Register}} {\bfseries bc\+\_\+register}
\item 
\mbox{\Hypertarget{classCPU_a079174567e55982d723a12cb756a098f}\label{classCPU_a079174567e55982d723a12cb756a098f}} 
\mbox{\hyperlink{unionRegister}{Register}} {\bfseries de\+\_\+register}
\item 
\mbox{\hyperlink{unionRegister}{Register}} \mbox{\hyperlink{classCPU_a9fff80db27b783910f160c52ae8f4baf}{hl\+\_\+register}}
\item 
\mbox{\hyperlink{unionRegister}{Register}} \mbox{\hyperlink{classCPU_aa3b4070f5a781ad6131bc9912ef128a4}{sp\+\_\+register}}
\item 
uint16\+\_\+t \mbox{\hyperlink{classCPU_a4714cc8907d24f008156b3c9ec20cd96}{program\+\_\+counter}}
\item 
\mbox{\Hypertarget{classCPU_ac8a187671f7e65e6db8b18742141fa37}\label{classCPU_ac8a187671f7e65e6db8b18742141fa37}} 
\mbox{\hyperlink{classMemory}{Memory}} $\ast$ {\bfseries memory}
\item 
\mbox{\hyperlink{structClocks}{Clocks}} \mbox{\hyperlink{classCPU_a03bd87cbd5f51d81adb540a6f478de4a}{clocks}}
\item 
bool \mbox{\hyperlink{classCPU_a16be551906c5f6c501348ec25e57d7b4}{exit\+\_\+on\+\_\+inifite\+\_\+loop}}
\item 
\mbox{\Hypertarget{classCPU_ab3fc29b24b2df69ebdc7a611606b566b}\label{classCPU_ab3fc29b24b2df69ebdc7a611606b566b}} 
int {\bfseries halt}
\item 
int \mbox{\hyperlink{classCPU_a7dc961769c87974ae5384a70019addba}{stop}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Class containing logic behind the \mbox{\hyperlink{classCPU}{C\+PU}}. 

\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classCPU_a398bb4352a0dbaa9b2010f2084d9f8f7}\label{classCPU_a398bb4352a0dbaa9b2010f2084d9f8f7}} 
\index{C\+PU@{C\+PU}!C\+PU@{C\+PU}}
\index{C\+PU@{C\+PU}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{C\+P\+U()}{CPU()}}
{\footnotesize\ttfamily C\+P\+U\+::\+C\+PU (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classMemory}{Memory}} $\ast$}]{mem }\end{DoxyParamCaption})}



Construct a new \mbox{\hyperlink{classCPU}{C\+PU}} object. 


\begin{DoxyParams}{Parameters}
{\em mem} & Pointer to memory object. \\
\hline
\end{DoxyParams}


\subsection{Member Function Documentation}
\mbox{\Hypertarget{classCPU_a1ce2b87612cd02f3de675029d5ce436a}\label{classCPU_a1ce2b87612cd02f3de675029d5ce436a}} 
\index{C\+PU@{C\+PU}!Adc8\+Bit@{Adc8\+Bit}}
\index{Adc8\+Bit@{Adc8\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Adc8\+Bit()}{Adc8Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Adc8\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Add 8 bit register to the A register, including carry flag. 


\begin{DoxyParams}{Parameters}
{\em reg} & Value of register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_aa5a7f8e66efea2e1071c6fbb0e088e1d}\label{classCPU_aa5a7f8e66efea2e1071c6fbb0e088e1d}} 
\index{C\+PU@{C\+PU}!Add16\+Bit@{Add16\+Bit}}
\index{Add16\+Bit@{Add16\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Add16\+Bit()}{Add16Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Add16\+Bit (\begin{DoxyParamCaption}\item[{uint16\+\_\+t}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Add the value from passed register to register HL. 


\begin{DoxyParams}{Parameters}
{\em reg} & Value of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_ab0be615e4d0440a927b3e3a95e378d3a}\label{classCPU_ab0be615e4d0440a927b3e3a95e378d3a}} 
\index{C\+PU@{C\+PU}!Add8\+Bit@{Add8\+Bit}}
\index{Add8\+Bit@{Add8\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Add8\+Bit()}{Add8Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Add8\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Add 8 bit register to the A register. 


\begin{DoxyParams}{Parameters}
{\em reg} & Value of register.\\
\hline
\end{DoxyParams}
$<$ 8 bit A\+LU \mbox{\Hypertarget{classCPU_aca034a9f8f8a900b48acf54398cd67ef}\label{classCPU_aca034a9f8f8a900b48acf54398cd67ef}} 
\index{C\+PU@{C\+PU}!Add\+S\+P16\+Bit@{Add\+S\+P16\+Bit}}
\index{Add\+S\+P16\+Bit@{Add\+S\+P16\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Add\+S\+P16\+Bit()}{AddSP16Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Add\+S\+P16\+Bit (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Add the value from passed register to register SP. 


\begin{DoxyParams}{Parameters}
{\em reg} & Value of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a32632ab16ca2244110c9b732c3277851}\label{classCPU_a32632ab16ca2244110c9b732c3277851}} 
\index{C\+PU@{C\+PU}!And8\+Bit@{And8\+Bit}}
\index{And8\+Bit@{And8\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{And8\+Bit()}{And8Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+And8\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Perform bitwise A\+ND operation on A register and passed register. 


\begin{DoxyParams}{Parameters}
{\em reg} & Value of register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_ad260c5b0e5222059080f696f06b6085e}\label{classCPU_ad260c5b0e5222059080f696f06b6085e}} 
\index{C\+PU@{C\+PU}!Bit@{Bit}}
\index{Bit@{Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Bit()}{Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg,  }\item[{uint8\+\_\+t}]{bit }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Test bit b in register r. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
{\em bit} & Index of bit to test. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_af4808063d0a0951498356c5fe2acd658}\label{classCPU_af4808063d0a0951498356c5fe2acd658}} 
\index{C\+PU@{C\+PU}!Breakpoint@{Breakpoint}}
\index{Breakpoint@{Breakpoint}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Breakpoint()}{Breakpoint()}}
{\footnotesize\ttfamily int C\+P\+U\+::\+Breakpoint (\begin{DoxyParamCaption}\item[{uint16\+\_\+t}]{pc }\end{DoxyParamCaption})}



Set breakpoint in \mbox{\hyperlink{classCPU}{C\+PU}}. 


\begin{DoxyParams}{Parameters}
{\em pc} & Program counter at which we set a breakpoint. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
int Return 1 if encountered breakpoint, else 0. 
\end{DoxyReturn}
\mbox{\Hypertarget{classCPU_a2e376bf06a7a624a91c1c5c696963a61}\label{classCPU_a2e376bf06a7a624a91c1c5c696963a61}} 
\index{C\+PU@{C\+PU}!C\+A\+LL@{C\+A\+LL}}
\index{C\+A\+LL@{C\+A\+LL}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{C\+A\+L\+L()}{CALL()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+C\+A\+LL (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{flag,  }\item[{int}]{condition,  }\item[{int}]{use\+\_\+condition }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Call the function at address used in immediate value. Push current PC at the stack. 


\begin{DoxyParams}{Parameters}
{\em flag} & Flag is used in condition. \\
\hline
{\em condition} & Condition used in jump. \\
\hline
{\em use\+\_\+condition} & Are we using condition. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_ad601645204fb0c2061e9de39d42c8feb}\label{classCPU_ad601645204fb0c2061e9de39d42c8feb}} 
\index{C\+PU@{C\+PU}!Cmp8\+Bit@{Cmp8\+Bit}}
\index{Cmp8\+Bit@{Cmp8\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Cmp8\+Bit()}{Cmp8Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Cmp8\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Perform comparision betwenA register and passed register. Set flags accordingly. 


\begin{DoxyParams}{Parameters}
{\em reg} & Value of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a6c5d437be85715df3f628163e4eabfd7}\label{classCPU_a6c5d437be85715df3f628163e4eabfd7}} 
\index{C\+PU@{C\+PU}!D\+AA@{D\+AA}}
\index{D\+AA@{D\+AA}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{D\+A\+A()}{DAA()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+D\+AA (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Decimal adjust register A. 

$<$ Fix this \mbox{\Hypertarget{classCPU_acdf2564493c267699e8025b848eba871}\label{classCPU_acdf2564493c267699e8025b848eba871}} 
\index{C\+PU@{C\+PU}!Dec16\+Bit@{Dec16\+Bit}}
\index{Dec16\+Bit@{Dec16\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Dec16\+Bit()}{Dec16Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Dec16\+Bit (\begin{DoxyParamCaption}\item[{uint16\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Decrement 16 bit register. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a3cf31a897f91141ae26ee1b1b5cb86d7}\label{classCPU_a3cf31a897f91141ae26ee1b1b5cb86d7}} 
\index{C\+PU@{C\+PU}!Dec8\+Bit@{Dec8\+Bit}}
\index{Dec8\+Bit@{Dec8\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Dec8\+Bit()}{Dec8Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Dec8\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Decrement passed register. 


\begin{DoxyParams}{Parameters}
{\em reg} & Value of passed register.\\
\hline
\end{DoxyParams}
16 bit A\+LU \mbox{\Hypertarget{classCPU_ae6c57423f6edcd249286c73e8e620bb9}\label{classCPU_ae6c57423f6edcd249286c73e8e620bb9}} 
\index{C\+PU@{C\+PU}!Divider\+Register@{Divider\+Register}}
\index{Divider\+Register@{Divider\+Register}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Divider\+Register()}{DividerRegister()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Divider\+Register (\begin{DoxyParamCaption}\item[{int}]{cycles }\end{DoxyParamCaption})}



T\+O\+DO. 


\begin{DoxyParams}{Parameters}
{\em cycles} & Number of cycles that last instruction took. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_ac2cebcf2ac957a884175b94ff5f62c15}\label{classCPU_ac2cebcf2ac957a884175b94ff5f62c15}} 
\index{C\+PU@{C\+PU}!Execute\+Extended\+Instruction@{Execute\+Extended\+Instruction}}
\index{Execute\+Extended\+Instruction@{Execute\+Extended\+Instruction}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Execute\+Extended\+Instruction()}{ExecuteExtendedInstruction()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Execute\+Extended\+Instruction (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{opcode }\end{DoxyParamCaption})}



Execute extended instruction. 


\begin{DoxyParams}{Parameters}
{\em opcode} & Second byte of extended instruction set opcode. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_ad8e103aaedd1c250d33f9cc373f2f16b}\label{classCPU_ad8e103aaedd1c250d33f9cc373f2f16b}} 
\index{C\+PU@{C\+PU}!Execute\+Instruction@{Execute\+Instruction}}
\index{Execute\+Instruction@{Execute\+Instruction}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Execute\+Instruction()}{ExecuteInstruction()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Execute\+Instruction (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{opcode }\end{DoxyParamCaption})}



Execute instruction. 


\begin{DoxyParams}{Parameters}
{\em opcode} & Opcode to execute. \\
\hline
\end{DoxyParams}
$<$ Load 8 bit immediate value ~\newline
 $<$ Load register to register \mbox{\Hypertarget{classCPU_a852335312c1040d2fcde2a690443d425}\label{classCPU_a852335312c1040d2fcde2a690443d425}} 
\index{C\+PU@{C\+PU}!Get\+Clock\+Frequency@{Get\+Clock\+Frequency}}
\index{Get\+Clock\+Frequency@{Get\+Clock\+Frequency}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Get\+Clock\+Frequency()}{GetClockFrequency()}}
{\footnotesize\ttfamily uint8\+\_\+t C\+P\+U\+::\+Get\+Clock\+Frequency (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Get the Clock Frequency. 

\begin{DoxyReturn}{Returns}
uint8\+\_\+t Frequency of the clock. 
\end{DoxyReturn}
\mbox{\Hypertarget{classCPU_a7882dfef1d06166e828f917368493625}\label{classCPU_a7882dfef1d06166e828f917368493625}} 
\index{C\+PU@{C\+PU}!Get\+Program\+Counter@{Get\+Program\+Counter}}
\index{Get\+Program\+Counter@{Get\+Program\+Counter}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Get\+Program\+Counter()}{GetProgramCounter()}}
{\footnotesize\ttfamily uint16\+\_\+t C\+P\+U\+::\+Get\+Program\+Counter (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const}



Get the Program Counter value. 

\begin{DoxyReturn}{Returns}
uint16\+\_\+t Value of PC. 
\end{DoxyReturn}
\mbox{\Hypertarget{classCPU_a570d34ada158ddb45f8ba8dc0e5f218a}\label{classCPU_a570d34ada158ddb45f8ba8dc0e5f218a}} 
\index{C\+PU@{C\+PU}!Get\+Stack\+Pointer@{Get\+Stack\+Pointer}}
\index{Get\+Stack\+Pointer@{Get\+Stack\+Pointer}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Get\+Stack\+Pointer()}{GetStackPointer()}}
{\footnotesize\ttfamily uint16\+\_\+t C\+P\+U\+::\+Get\+Stack\+Pointer (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const}



Get the Stack Pointer value. 

\begin{DoxyReturn}{Returns}
uint16\+\_\+t Value of SP. 
\end{DoxyReturn}
\mbox{\Hypertarget{classCPU_a61fc2fe8c3cdbb6a5628ae5a1bfe3fa2}\label{classCPU_a61fc2fe8c3cdbb6a5628ae5a1bfe3fa2}} 
\index{C\+PU@{C\+PU}!Get\+Timer@{Get\+Timer}}
\index{Get\+Timer@{Get\+Timer}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Get\+Timer()}{GetTimer()}}
{\footnotesize\ttfamily unsigned int C\+P\+U\+::\+Get\+Timer (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Get the Timer value. 

\begin{DoxyReturn}{Returns}
unsigned int Value of timer. 
\end{DoxyReturn}
\mbox{\Hypertarget{classCPU_aafc3e6a96e8216a8711e108f76eefd4d}\label{classCPU_aafc3e6a96e8216a8711e108f76eefd4d}} 
\index{C\+PU@{C\+PU}!Inc16\+Bit@{Inc16\+Bit}}
\index{Inc16\+Bit@{Inc16\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Inc16\+Bit()}{Inc16Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Inc16\+Bit (\begin{DoxyParamCaption}\item[{uint16\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Increment 16 bit register. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_aa227001fff979e13c04b5dd3bea042fd}\label{classCPU_aa227001fff979e13c04b5dd3bea042fd}} 
\index{C\+PU@{C\+PU}!Inc8\+Bit@{Inc8\+Bit}}
\index{Inc8\+Bit@{Inc8\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Inc8\+Bit()}{Inc8Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Inc8\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Increment passed register. 


\begin{DoxyParams}{Parameters}
{\em reg} & Value of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a72afeb809bf193928349e6f948f60bfc}\label{classCPU_a72afeb809bf193928349e6f948f60bfc}} 
\index{C\+PU@{C\+PU}!Init@{Init}}
\index{Init@{Init}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Init()}{Init()}}
{\footnotesize\ttfamily bool C\+P\+U\+::\+Init (\begin{DoxyParamCaption}\item[{std\+::string}]{rom\+\_\+file,  }\item[{bool}]{exit\+\_\+on\+\_\+inifite }\end{DoxyParamCaption})}



Initialize the \mbox{\hyperlink{classCPU}{C\+PU}}. 


\begin{DoxyParams}{Parameters}
{\em rom\+\_\+file} & R\+OM file to load. \\
\hline
{\em exit\+\_\+on\+\_\+inifite} & Do we exit on ininite loop \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true Initialization suceeded. 

false Initialization failed. 
\end{DoxyReturn}
$<$ If booting failed or stopped, initialize register with values that bootstrap sets ~\newline
 $<$ Place power up sequence values in memory \mbox{\Hypertarget{classCPU_a66108f133258f1d4348e79f19287d4ed}\label{classCPU_a66108f133258f1d4348e79f19287d4ed}} 
\index{C\+PU@{C\+PU}!Is\+Clock\+Enabled@{Is\+Clock\+Enabled}}
\index{Is\+Clock\+Enabled@{Is\+Clock\+Enabled}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Is\+Clock\+Enabled()}{IsClockEnabled()}}
{\footnotesize\ttfamily bool C\+P\+U\+::\+Is\+Clock\+Enabled (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Is clock enabled? 

\begin{DoxyReturn}{Returns}
true True if clock is enabled. 

false False if clock is disabled. 
\end{DoxyReturn}
\mbox{\Hypertarget{classCPU_a24d4360b3948467f956fcb1b85c119d2}\label{classCPU_a24d4360b3948467f956fcb1b85c119d2}} 
\index{C\+PU@{C\+PU}!J\+U\+MP@{J\+U\+MP}}
\index{J\+U\+MP@{J\+U\+MP}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{J\+U\+M\+P()}{JUMP()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+J\+U\+MP (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{flag,  }\item[{int}]{condition,  }\item[{int}]{use\+\_\+condition }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Set program counter to the immediate value. 


\begin{DoxyParams}{Parameters}
{\em flag} & Flag is used in condition. \\
\hline
{\em condition} & Condition used in jump. \\
\hline
{\em use\+\_\+condition} & Are we using condition. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_af67fa16329e2c198a0594d0177fea86b}\label{classCPU_af67fa16329e2c198a0594d0177fea86b}} 
\index{C\+PU@{C\+PU}!J\+U\+M\+P\+\_\+\+I\+MM@{J\+U\+M\+P\+\_\+\+I\+MM}}
\index{J\+U\+M\+P\+\_\+\+I\+MM@{J\+U\+M\+P\+\_\+\+I\+MM}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{J\+U\+M\+P\+\_\+\+I\+M\+M()}{JUMP\_IMM()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+J\+U\+M\+P\+\_\+\+I\+MM (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{flag,  }\item[{int}]{condition,  }\item[{int}]{use\+\_\+condition }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Increment program counter by the immediate value. 


\begin{DoxyParams}{Parameters}
{\em flag} & Flag is used in condition. \\
\hline
{\em condition} & Condition used in jump. \\
\hline
{\em use\+\_\+condition} & Are we using condition. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a48040a29d7bc6450bcb12ce02c1f293d}\label{classCPU_a48040a29d7bc6450bcb12ce02c1f293d}} 
\index{C\+PU@{C\+PU}!L\+D16\+\_\+r\+\_\+nn@{L\+D16\+\_\+r\+\_\+nn}}
\index{L\+D16\+\_\+r\+\_\+nn@{L\+D16\+\_\+r\+\_\+nn}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{L\+D16\+\_\+r\+\_\+nn()}{LD16\_r\_nn()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+L\+D16\+\_\+r\+\_\+nn (\begin{DoxyParamCaption}\item[{uint16\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Put the 16 bit immediate value into register pair. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of register pair. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a216b7304251f4b2904b9304683949bae}\label{classCPU_a216b7304251f4b2904b9304683949bae}} 
\index{C\+PU@{C\+PU}!L\+D8\+\_\+mem\+\_\+r1@{L\+D8\+\_\+mem\+\_\+r1}}
\index{L\+D8\+\_\+mem\+\_\+r1@{L\+D8\+\_\+mem\+\_\+r1}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{L\+D8\+\_\+mem\+\_\+r1()}{LD8\_mem\_r1()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+L\+D8\+\_\+mem\+\_\+r1 (\begin{DoxyParamCaption}\item[{uint16\+\_\+t}]{address,  }\item[{uint8\+\_\+t}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Put the value from register to memory. 


\begin{DoxyParams}{Parameters}
{\em address} & Address in memory. \\
\hline
{\em reg} & Address of passed register.\\
\hline
\end{DoxyParams}
16 Bit Loads \mbox{\Hypertarget{classCPU_a05339d6c6a297627b57ded8a5e098506}\label{classCPU_a05339d6c6a297627b57ded8a5e098506}} 
\index{C\+PU@{C\+PU}!L\+D8\+\_\+r1\+\_\+mem@{L\+D8\+\_\+r1\+\_\+mem}}
\index{L\+D8\+\_\+r1\+\_\+mem@{L\+D8\+\_\+r1\+\_\+mem}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{L\+D8\+\_\+r1\+\_\+mem()}{LD8\_r1\_mem()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+L\+D8\+\_\+r1\+\_\+mem (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg,  }\item[{uint16\+\_\+t}]{address }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Load the value from memory into register. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
{\em address} & Address in memory. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a286b8ef2d55ac76be40389da5cd84ce4}\label{classCPU_a286b8ef2d55ac76be40389da5cd84ce4}} 
\index{C\+PU@{C\+PU}!L\+D8\+\_\+r1\+\_\+r2@{L\+D8\+\_\+r1\+\_\+r2}}
\index{L\+D8\+\_\+r1\+\_\+r2@{L\+D8\+\_\+r1\+\_\+r2}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{L\+D8\+\_\+r1\+\_\+r2()}{LD8\_r1\_r2()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+L\+D8\+\_\+r1\+\_\+r2 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg1,  }\item[{uint8\+\_\+t}]{reg2 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Load register 2 into register 1. 


\begin{DoxyParams}{Parameters}
{\em reg1} & Address of passed register 1. \\
\hline
{\em reg2} & Address of passed register 2. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a5ab9827b65ff5a684cbc3ff01455ceaa}\label{classCPU_a5ab9827b65ff5a684cbc3ff01455ceaa}} 
\index{C\+PU@{C\+PU}!L\+D8\+\_\+r\+\_\+nn@{L\+D8\+\_\+r\+\_\+nn}}
\index{L\+D8\+\_\+r\+\_\+nn@{L\+D8\+\_\+r\+\_\+nn}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{L\+D8\+\_\+r\+\_\+nn()}{LD8\_r\_nn()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+L\+D8\+\_\+r\+\_\+nn (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Load immediate value into the register. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register.\\
\hline
\end{DoxyParams}
$<$ 8 Bit Loads \mbox{\Hypertarget{classCPU_af04bdaa9d65413761e931886aabe7421}\label{classCPU_af04bdaa9d65413761e931886aabe7421}} 
\index{C\+PU@{C\+PU}!Or8\+Bit@{Or8\+Bit}}
\index{Or8\+Bit@{Or8\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Or8\+Bit()}{Or8Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Or8\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Perform bitwise OR operation on A register and passed register. 


\begin{DoxyParams}{Parameters}
{\em reg} & Value of register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_ab02cadc2eb9ff01c7132acef7ac5e4c3}\label{classCPU_ab02cadc2eb9ff01c7132acef7ac5e4c3}} 
\index{C\+PU@{C\+PU}!Pop@{Pop}}
\index{Pop@{Pop}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Pop()}{Pop()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Pop (\begin{DoxyParamCaption}\item[{uint16\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Pop the value from the stack into the register pair. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of register pair.\\
\hline
\end{DoxyParams}
When performing a P\+OP AF instruction, bits 0 -\/ 3 are ignored/masked out \mbox{\Hypertarget{classCPU_ad9a3c63b18e3bb12000972e2def9fec8}\label{classCPU_ad9a3c63b18e3bb12000972e2def9fec8}} 
\index{C\+PU@{C\+PU}!Print\+Flags@{Print\+Flags}}
\index{Print\+Flags@{Print\+Flags}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Print\+Flags()}{PrintFlags()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Print\+Flags (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Print the current flags. 

Stop the \mbox{\hyperlink{classCPU}{C\+PU}} \mbox{\Hypertarget{classCPU_ad221c9a597631210ff5869b5449299e0}\label{classCPU_ad221c9a597631210ff5869b5449299e0}} 
\index{C\+PU@{C\+PU}!Push@{Push}}
\index{Push@{Push}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Push()}{Push()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Push (\begin{DoxyParamCaption}\item[{uint16\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Push the value of register onto the stack. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of register pair. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_ad65b0c4a4b9db9d040ddd22f8eb0bd08}\label{classCPU_ad65b0c4a4b9db9d040ddd22f8eb0bd08}} 
\index{C\+PU@{C\+PU}!Request\+Interupt@{Request\+Interupt}}
\index{Request\+Interupt@{Request\+Interupt}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Request\+Interupt()}{RequestInterupt()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Request\+Interupt (\begin{DoxyParamCaption}\item[{int}]{id }\end{DoxyParamCaption})}



Request an interrupt. 


\begin{DoxyParams}{Parameters}
{\em id} & Id of interrupt. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a4a15466d458acbff3c7e81241b64ca76}\label{classCPU_a4a15466d458acbff3c7e81241b64ca76}} 
\index{C\+PU@{C\+PU}!Res@{Res}}
\index{Res@{Res}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Res()}{Res()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Res (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg,  }\item[{uint8\+\_\+t}]{bit }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Reset bit b in register r. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
{\em bit} & Index of bit to reset. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a0b842b14ba5be5f72602193c56538b65}\label{classCPU_a0b842b14ba5be5f72602193c56538b65}} 
\index{C\+PU@{C\+PU}!R\+ET@{R\+ET}}
\index{R\+ET@{R\+ET}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{R\+E\+T()}{RET()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+R\+ET (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{flag,  }\item[{int}]{condition,  }\item[{int}]{use\+\_\+condition }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Return from function, Set the PC to the popped value from stack. 


\begin{DoxyParams}{Parameters}
{\em flag} & Flag is used in condition. \\
\hline
{\em condition} & Condition used in jump. \\
\hline
{\em use\+\_\+condition} & Are we using condition.\\
\hline
\end{DoxyParams}
Unique arithmetic functions \mbox{\Hypertarget{classCPU_a4c93dc3223ae7c2f47c81a5776dd0b93}\label{classCPU_a4c93dc3223ae7c2f47c81a5776dd0b93}} 
\index{C\+PU@{C\+PU}!RL@{RL}}
\index{RL@{RL}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{R\+L()}{RL()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+RL (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Rotate n left through Carry flag. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a4e6ea8564ac3750a304cc7aaeb568245}\label{classCPU_a4e6ea8564ac3750a304cc7aaeb568245}} 
\index{C\+PU@{C\+PU}!R\+LC@{R\+LC}}
\index{R\+LC@{R\+LC}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{R\+L\+C()}{RLC()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+R\+LC (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Rotate n left. Old bit 7 to Carry flag. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_ac1b7b67195fe563523a634dd0d6cbc17}\label{classCPU_ac1b7b67195fe563523a634dd0d6cbc17}} 
\index{C\+PU@{C\+PU}!RR@{RR}}
\index{RR@{RR}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{R\+R()}{RR()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+RR (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Rotate n right through Carry flag. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a7d31c3685ebb8b751d9e7a2c92c03fc1}\label{classCPU_a7d31c3685ebb8b751d9e7a2c92c03fc1}} 
\index{C\+PU@{C\+PU}!R\+RC@{R\+RC}}
\index{R\+RC@{R\+RC}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{R\+R\+C()}{RRC()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+R\+RC (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Rotate n right. Old bit 0 to Carry flag. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a50f5edddbc08725e4377c8aaa147b558}\label{classCPU_a50f5edddbc08725e4377c8aaa147b558}} 
\index{C\+PU@{C\+PU}!R\+ST@{R\+ST}}
\index{R\+ST@{R\+ST}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{R\+S\+T()}{RST()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+R\+ST (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{arg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Push present address onto stack. Jump to address \$0000 + n. 


\begin{DoxyParams}{Parameters}
{\em arg} & Value of n. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_ab932fc0e9d81733f90e878d644991e2e}\label{classCPU_ab932fc0e9d81733f90e878d644991e2e}} 
\index{C\+PU@{C\+PU}!Service\+Interupt@{Service\+Interupt}}
\index{Service\+Interupt@{Service\+Interupt}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Service\+Interupt()}{ServiceInterupt()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Service\+Interupt (\begin{DoxyParamCaption}\item[{int}]{interupt }\end{DoxyParamCaption})}



Service specified interrupt. 


\begin{DoxyParams}{Parameters}
{\em interupt} & Interrupt to service. Debugging type of instructions \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a65d2624fadb2b0d6e7921a45055139d9}\label{classCPU_a65d2624fadb2b0d6e7921a45055139d9}} 
\index{C\+PU@{C\+PU}!Set@{Set}}
\index{Set@{Set}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Set()}{Set()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Set (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg,  }\item[{uint8\+\_\+t}]{bit }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Set bit b in register r. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
{\em bit} & Index of bit to set. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_aba8c43d11c2df8a2ff48de9b4165278e}\label{classCPU_aba8c43d11c2df8a2ff48de9b4165278e}} 
\index{C\+PU@{C\+PU}!S\+LA@{S\+LA}}
\index{S\+LA@{S\+LA}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{S\+L\+A()}{SLA()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+S\+LA (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Shift n left into Carry. L\+SB of n set to 0. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a688b70d418da17a737ed2bbe3818a86b}\label{classCPU_a688b70d418da17a737ed2bbe3818a86b}} 
\index{C\+PU@{C\+PU}!S\+RA@{S\+RA}}
\index{S\+RA@{S\+RA}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{S\+R\+A()}{SRA()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+S\+RA (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Shift n right into Carry. M\+SB doesn\textquotesingle{}t change. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a5e81b5dceebf45a9deb31fa0dbd0f667}\label{classCPU_a5e81b5dceebf45a9deb31fa0dbd0f667}} 
\index{C\+PU@{C\+PU}!S\+RL@{S\+RL}}
\index{S\+RL@{S\+RL}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{S\+R\+L()}{SRL()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+S\+RL (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Shift n right into Carry. M\+SB set to 0. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_af7bbabba611a2d769b00858254d80dd2}\label{classCPU_af7bbabba611a2d769b00858254d80dd2}} 
\index{C\+PU@{C\+PU}!Sub8\+Bit@{Sub8\+Bit}}
\index{Sub8\+Bit@{Sub8\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Sub8\+Bit()}{Sub8Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Sub8\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Substract 8 bit register from the A register. 


\begin{DoxyParams}{Parameters}
{\em reg} & Value of register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a601e1531c26346cd5e6ac82f57617e6e}\label{classCPU_a601e1531c26346cd5e6ac82f57617e6e}} 
\index{C\+PU@{C\+PU}!Subc8\+Bit@{Subc8\+Bit}}
\index{Subc8\+Bit@{Subc8\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Subc8\+Bit()}{Subc8Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Subc8\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Add 8 bit register to the A register, including carry flag. 


\begin{DoxyParams}{Parameters}
{\em reg} & Value of register. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_abd96e68ea71dbec9b7e4f182d12af433}\label{classCPU_abd96e68ea71dbec9b7e4f182d12af433}} 
\index{C\+PU@{C\+PU}!Swap@{Swap}}
\index{Swap@{Swap}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Swap()}{Swap()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Swap (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \&}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Swap lower and upper 4 bits of an register. 


\begin{DoxyParams}{Parameters}
{\em reg} & Address of passed register. \\
\hline
\end{DoxyParams}
$<$ ??? \mbox{\Hypertarget{classCPU_ad8eb59dff5e4fe4c1b2881cc67574ddf}\label{classCPU_ad8eb59dff5e4fe4c1b2881cc67574ddf}} 
\index{C\+PU@{C\+PU}!Update\+Timer@{Update\+Timer}}
\index{Update\+Timer@{Update\+Timer}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Update\+Timer()}{UpdateTimer()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Update\+Timer (\begin{DoxyParamCaption}\item[{int}]{cycles }\end{DoxyParamCaption})}



Update timer register. 


\begin{DoxyParams}{Parameters}
{\em cycles} & Number of cycles that last instruction took. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classCPU_a96829391f528347bce7150c09489ee6f}\label{classCPU_a96829391f528347bce7150c09489ee6f}} 
\index{C\+PU@{C\+PU}!Xor8\+Bit@{Xor8\+Bit}}
\index{Xor8\+Bit@{Xor8\+Bit}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{Xor8\+Bit()}{Xor8Bit()}}
{\footnotesize\ttfamily void C\+P\+U\+::\+Xor8\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{reg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



Perform bitwise X\+OR operation on A register and passed register. 


\begin{DoxyParams}{Parameters}
{\em reg} & Value of register. \\
\hline
\end{DoxyParams}


\subsection{Field Documentation}
\mbox{\Hypertarget{classCPU_a03bd87cbd5f51d81adb540a6f478de4a}\label{classCPU_a03bd87cbd5f51d81adb540a6f478de4a}} 
\index{C\+PU@{C\+PU}!clocks@{clocks}}
\index{clocks@{clocks}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{clocks}{clocks}}
{\footnotesize\ttfamily \mbox{\hyperlink{structClocks}{Clocks}} C\+P\+U\+::clocks\hspace{0.3cm}{\ttfamily [private]}}

Pointer to memory object \mbox{\hyperlink{structClocks}{Clocks}} structure \mbox{\Hypertarget{classCPU_a16be551906c5f6c501348ec25e57d7b4}\label{classCPU_a16be551906c5f6c501348ec25e57d7b4}} 
\index{C\+PU@{C\+PU}!exit\+\_\+on\+\_\+inifite\+\_\+loop@{exit\+\_\+on\+\_\+inifite\+\_\+loop}}
\index{exit\+\_\+on\+\_\+inifite\+\_\+loop@{exit\+\_\+on\+\_\+inifite\+\_\+loop}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{exit\+\_\+on\+\_\+inifite\+\_\+loop}{exit\_on\_inifite\_loop}}
{\footnotesize\ttfamily bool C\+P\+U\+::exit\+\_\+on\+\_\+inifite\+\_\+loop\hspace{0.3cm}{\ttfamily [private]}}

Do we exit on infinite loop \mbox{\Hypertarget{classCPU_a9fff80db27b783910f160c52ae8f4baf}\label{classCPU_a9fff80db27b783910f160c52ae8f4baf}} 
\index{C\+PU@{C\+PU}!hl\+\_\+register@{hl\+\_\+register}}
\index{hl\+\_\+register@{hl\+\_\+register}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{hl\+\_\+register}{hl\_register}}
{\footnotesize\ttfamily \mbox{\hyperlink{unionRegister}{Register}} C\+P\+U\+::hl\+\_\+register\hspace{0.3cm}{\ttfamily [private]}}

General purpose register \mbox{\Hypertarget{classCPU_a797905d25211f84cb8b21bd1ddb0d5f2}\label{classCPU_a797905d25211f84cb8b21bd1ddb0d5f2}} 
\index{C\+PU@{C\+PU}!interupts@{interupts}}
\index{interupts@{interupts}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{interupts}{interupts}}
{\footnotesize\ttfamily bool C\+P\+U\+::interupts}

Are interrupts enabled \mbox{\Hypertarget{classCPU_ac51eaed220b85ec31587946bcbea6c48}\label{classCPU_ac51eaed220b85ec31587946bcbea6c48}} 
\index{C\+PU@{C\+PU}!pending\+\_\+interupt\+\_\+disabled@{pending\+\_\+interupt\+\_\+disabled}}
\index{pending\+\_\+interupt\+\_\+disabled@{pending\+\_\+interupt\+\_\+disabled}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{pending\+\_\+interupt\+\_\+disabled}{pending\_interupt\_disabled}}
{\footnotesize\ttfamily bool C\+P\+U\+::pending\+\_\+interupt\+\_\+disabled}

Is pending interrupt disabled \mbox{\Hypertarget{classCPU_a47fbbb6dd480628b4a70229b60780426}\label{classCPU_a47fbbb6dd480628b4a70229b60780426}} 
\index{C\+PU@{C\+PU}!pending\+\_\+interupt\+\_\+enabled@{pending\+\_\+interupt\+\_\+enabled}}
\index{pending\+\_\+interupt\+\_\+enabled@{pending\+\_\+interupt\+\_\+enabled}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{pending\+\_\+interupt\+\_\+enabled}{pending\_interupt\_enabled}}
{\footnotesize\ttfamily bool C\+P\+U\+::pending\+\_\+interupt\+\_\+enabled}

Is pending interrupt enabled \mbox{\Hypertarget{classCPU_a4714cc8907d24f008156b3c9ec20cd96}\label{classCPU_a4714cc8907d24f008156b3c9ec20cd96}} 
\index{C\+PU@{C\+PU}!program\+\_\+counter@{program\+\_\+counter}}
\index{program\+\_\+counter@{program\+\_\+counter}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{program\+\_\+counter}{program\_counter}}
{\footnotesize\ttfamily uint16\+\_\+t C\+P\+U\+::program\+\_\+counter\hspace{0.3cm}{\ttfamily [private]}}

Program counter register \mbox{\Hypertarget{classCPU_aa3b4070f5a781ad6131bc9912ef128a4}\label{classCPU_aa3b4070f5a781ad6131bc9912ef128a4}} 
\index{C\+PU@{C\+PU}!sp\+\_\+register@{sp\+\_\+register}}
\index{sp\+\_\+register@{sp\+\_\+register}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{sp\+\_\+register}{sp\_register}}
{\footnotesize\ttfamily \mbox{\hyperlink{unionRegister}{Register}} C\+P\+U\+::sp\+\_\+register\hspace{0.3cm}{\ttfamily [private]}}

Stack pointer register \mbox{\Hypertarget{classCPU_a7dc961769c87974ae5384a70019addba}\label{classCPU_a7dc961769c87974ae5384a70019addba}} 
\index{C\+PU@{C\+PU}!stop@{stop}}
\index{stop@{stop}!C\+PU@{C\+PU}}
\subsubsection{\texorpdfstring{stop}{stop}}
{\footnotesize\ttfamily int C\+P\+U\+::stop\hspace{0.3cm}{\ttfamily [private]}}

Halt the \mbox{\hyperlink{classCPU}{C\+PU}} 

The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
src/cpu/\mbox{\hyperlink{cpu_8hpp}{cpu.\+hpp}}\item 
src/cpu/cpu.\+cpp\item 
src/cpu/execution.\+cpp\item 
src/cpu/opcodes/arithmetic.\+cpp\item 
src/cpu/opcodes/extended.\+cpp\item 
src/cpu/opcodes/loads.\+cpp\item 
src/cpu/opcodes/miscellanous.\+cpp\end{DoxyCompactItemize}
