<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Mar 30 11:15:53 2023" VIVADOVERSION="2018.3.1">

  <SYSTEMINFO ARCH="virtexu" DEVICE="xcvu440" NAME="design_1" PACKAGE="flga2892" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="LINK_UP0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_LINK_UP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="LINK_UP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LINK_UP1" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_LINK_UP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="LINK_UP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="MAIN_RESET_N" SIGIS="undef" SIGNAME="External_Ports_MAIN_RESET_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RESET_CTRL_0" PORT="MAIN_RESET_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="EXT_RESET" SIGIS="rst" SIGNAME="External_Ports_EXT_RESET">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RESET_CTRL_0" PORT="EXT_RESET"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HEART_BEAT" SIGIS="undef" SIGNAME="HEARTBEAT_0_HEART_BEAT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HEARTBEAT_0" PORT="HEART_BEAT"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="CLK_78M_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="clk_78m_buff_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_78m_buff" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="CLK_78M_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="clk_78m_buff_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_78m_buff" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="GT_SERIAL_RX0_rxn" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_1_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aurora_64b66b_1" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="GT_SERIAL_RX0_rxp" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_1_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aurora_64b66b_1" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="GT_SERIAL_RX1_rxn" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_0_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aurora_64b66b_0" PORT="rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="GT_SERIAL_RX1_rxp" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_0_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aurora_64b66b_0" PORT="rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="GT_DIFF_REFCLK0_clk_n" SIGIS="clk" SIGNAME="aurora_64b66b_1_gt_refclk1_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aurora_64b66b_1" PORT="gt_refclk1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="GT_DIFF_REFCLK0_clk_p" SIGIS="clk" SIGNAME="aurora_64b66b_1_gt_refclk1_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aurora_64b66b_1" PORT="gt_refclk1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="GT_SERIAL_TX0_txn" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_1_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aurora_64b66b_1" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="GT_SERIAL_TX0_txp" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_1_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aurora_64b66b_1" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="GT_SERIAL_TX1_txn" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_0_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aurora_64b66b_0" PORT="txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="GT_SERIAL_TX1_txp" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_0_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aurora_64b66b_0" PORT="txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="GT_DIFF_REFCLK1_clk_n" SIGIS="clk" SIGNAME="aurora_64b66b_0_gt_refclk1_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aurora_64b66b_0" PORT="gt_refclk1_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="GT_DIFF_REFCLK1_clk_p" SIGIS="clk" SIGNAME="aurora_64b66b_0_gt_refclk1_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="aurora_64b66b_0" PORT="gt_refclk1_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="CLK_150M_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="clk_150m_buff_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_150m_buff" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="CLK_150M_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="clk_150m_buff_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_150m_buff" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="aurora_64b66b_1_GT_SERIAL_TX" NAME="GT_SERIAL_TX0" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TXN" PHYSICAL="GT_SERIAL_TX0_txn"/>
        <PORTMAP LOGICAL="TXP" PHYSICAL="GT_SERIAL_TX0_txp"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_GT_DIFF_REFCLK0" NAME="GT_DIFF_REFCLK0" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="GT_DIFF_REFCLK0_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="GT_DIFF_REFCLK0_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_GT_SERIAL_RX0" NAME="GT_SERIAL_RX0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="RXN" PHYSICAL="GT_SERIAL_RX0_rxn"/>
        <PORTMAP LOGICAL="RXP" PHYSICAL="GT_SERIAL_RX0_rxp"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="aurora_64b66b_0_GT_SERIAL_TX" NAME="GT_SERIAL_TX1" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="TXN" PHYSICAL="GT_SERIAL_TX1_txn"/>
        <PORTMAP LOGICAL="TXP" PHYSICAL="GT_SERIAL_TX1_txp"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_GT_DIFF_REFCLK1" NAME="GT_DIFF_REFCLK1" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="GT_DIFF_REFCLK1_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="GT_DIFF_REFCLK1_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_GT_SERIAL_RX1" NAME="GT_SERIAL_RX1" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="RXN" PHYSICAL="GT_SERIAL_RX1_rxn"/>
        <PORTMAP LOGICAL="RXP" PHYSICAL="GT_SERIAL_RX1_rxp"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_CLK_78M" NAME="CLK_78M" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="78125000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="CLK_78M_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="CLK_78M_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_CLK_150M" NAME="CLK_150M" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="CLK_150M_clk_p"/>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="CLK_150M_clk_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/C2C_MASTER_TOP_0" HWVERSION="1.0" INSTANCE="C2C_MASTER_TOP_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="C2C_MASTER_TOP" VLNV="xilinx.com:module_ref:C2C_MASTER_TOP:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_C2C_MASTER_TOP_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="M_AXI_CLK" SIGIS="clk" SIGNAME="util_ds_buf_1_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_1" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RESET_N" SIGIS="undef" SIGNAME="RESET_CTRL_0_PERI_RESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESET_CTRL_0" PORT="PERI_RESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_AWUSER" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M_AXI_ARID" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="M_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_ARLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_ARUSER" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_ARVALID" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARREADY" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="M_AXI_RID" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="M_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RLAST" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RVALID" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RREADY" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="78125000" DIR="I" NAME="AURORA_CLK" SIGIS="clk" SIGNAME="util_ds_buf_3_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_3" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AURORA_RESET_N" SIGIS="undef" SIGNAME="RESET_CTRL_0_PERI_RESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESET_CTRL_0" PORT="PERI_RESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HARD_ERR" SIGIS="undef" SIGNAME="aurora_64b66b_1_hard_err">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="hard_err"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SOFT_ERR" SIGIS="undef" SIGNAME="aurora_64b66b_1_soft_err">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="soft_err"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CH_UP" SIGIS="undef" SIGNAME="aurora_64b66b_1_channel_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="channel_up"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="LANE_UP" RIGHT="0" SIGIS="undef" SIGNAME="aurora_64b66b_1_lane_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="lane_up"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LINK_UP" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_LINK_UP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LINK_UP0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="POWER_DOWN" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_POWER_DOWN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="gt_rxcdrovrden_in"/>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="power_down"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LOOPBACK" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_LOOPBACK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="loopback"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="TX_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_TX_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="s_axi_tx_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TX_TLAST" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_TX_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="s_axi_tx_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="TX_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_TX_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="s_axi_tx_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TX_TVALID" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_TX_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="s_axi_tx_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TX_TREADY" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_TX_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="s_axi_tx_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="RX_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_RX_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="m_axi_rx_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_TLAST" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_RX_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="m_axi_rx_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="RX_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_RX_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="m_axi_rx_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_TVALID" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_RX_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="m_axi_rx_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="aurora_64b66b_1_USER_DATA_M_AXIS_RX" NAME="RX" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="78125000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="RX_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="RX_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="RX_TLAST"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="RX_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="C2C_MASTER_TOP_0_TX" NAME="TX" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="78125000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="TX_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="TX_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="TX_TLAST"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="TX_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="TX_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="C2C_MASTER_TOP_0_M_AXI" DATAWIDTH="256" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_150m_buff_0_IBUF_OUT"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="M_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="M_AXI_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00FFFFFFFFFF" INSTANCE="emax6_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="axi_s"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="emax6_0"/>
        <PERIPHERAL INSTANCE="aurora_64b66b_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/C2C_SLAVE_TOP_0" HWVERSION="1.0" INSTANCE="C2C_SLAVE_TOP_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="C2C_SLAVE_TOP" VLNV="xilinx.com:module_ref:C2C_SLAVE_TOP:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="S_AXI" NAME="reg0" RANGE="1099511627776" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_C2C_SLAVE_TOP_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00FFFFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="S_AXI_CLK" SIGIS="clk" SIGNAME="util_ds_buf_1_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_1" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RESET_N" SIGIS="undef" SIGNAME="RESET_CTRL_0_PERI_RESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESET_CTRL_0" PORT="PERI_RESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_AWLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_AWQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_AWUSER" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WLAST" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="S_AXI_ARID" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S_AXI_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S_AXI_ARLOCK" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_ARQOS" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_ARUSER" SIGIS="undef"/>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="S_AXI_RID" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RLAST" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emax6_0" PORT="axi_m_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="78125000" DIR="I" NAME="AURORA_CLK" SIGIS="clk" SIGNAME="util_ds_buf_2_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_2" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="AURORA_RESET_N" SIGIS="undef" SIGNAME="RESET_CTRL_0_PERI_RESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESET_CTRL_0" PORT="PERI_RESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HARD_ERR" SIGIS="undef" SIGNAME="aurora_64b66b_0_hard_err">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="hard_err"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SOFT_ERR" SIGIS="undef" SIGNAME="aurora_64b66b_0_soft_err">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="soft_err"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CH_UP" SIGIS="undef" SIGNAME="aurora_64b66b_0_channel_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="channel_up"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="LANE_UP" RIGHT="0" SIGIS="undef" SIGNAME="aurora_64b66b_0_lane_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="lane_up"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LINK_UP" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_LINK_UP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LINK_UP1"/>
            <CONNECTION INSTANCE="emax6_0" PORT="next_linkup"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="POWER_DOWN" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_POWER_DOWN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="gt_rxcdrovrden_in"/>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="power_down"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="LOOPBACK" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_LOOPBACK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="loopback"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="TX_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_TX_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="s_axi_tx_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TX_TLAST" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_TX_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="s_axi_tx_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="TX_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_TX_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="s_axi_tx_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TX_TVALID" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_TX_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="s_axi_tx_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TX_TREADY" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_TX_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="s_axi_tx_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="RX_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_RX_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="m_axi_rx_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_TLAST" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_RX_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="m_axi_rx_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="RX_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_RX_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="m_axi_rx_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX_TVALID" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_RX_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="m_axi_rx_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="aurora_64b66b_0_USER_DATA_M_AXIS_RX" NAME="RX" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="78125000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="RX_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="RX_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="RX_TLAST"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="RX_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="C2C_SLAVE_TOP_0_TX" NAME="TX" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="78125000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="TX_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="TX_TKEEP"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="TX_TLAST"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="TX_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="TX_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="emax6_0_axi_m" DATAWIDTH="256" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_150m_buff_0_IBUF_OUT"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_AWID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S_AXI_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_BID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_ARID"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_ARLOCK"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_ARQOS"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S_AXI_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_RID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/HEARTBEAT_0" HWVERSION="1.0" INSTANCE="HEARTBEAT_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HEARTBEAT" VLNV="xilinx.com:module_ref:HEARTBEAT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_HEARTBEAT_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="78125000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="util_ds_buf_0_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET_N" SIGIS="rst" SIGNAME="RESET_CTRL_0_PERI_RESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESET_CTRL_0" PORT="PERI_RESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HEART_BEAT" SIGIS="undef" SIGNAME="HEARTBEAT_0_HEART_BEAT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HEART_BEAT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RESET_CTRL_0" HWVERSION="1.0" INSTANCE="RESET_CTRL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RESET_CTRL" VLNV="xilinx.com:module_ref:RESET_CTRL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_RESET_CTRL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="MAIN_CLK" SIGIS="clk" SIGNAME="util_ds_buf_1_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_1" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MAIN_RESET_N" SIGIS="undef" SIGNAME="External_Ports_MAIN_RESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MAIN_RESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EXT_RESET" SIGIS="rst" SIGNAME="External_Ports_EXT_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EXT_RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DCM_LOCKED" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPU_RESET_P" SIGIS="rst"/>
        <PORT DIR="O" NAME="CPU_RESET_N" SIGIS="rst"/>
        <PORT DIR="O" NAME="USER_RESET_P" SIGIS="rst" SIGNAME="RESET_CTRL_0_USER_RESET_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="pma_init"/>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="pma_init"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="USER_RESET_N" SIGIS="rst"/>
        <PORT DIR="O" NAME="PERI_RESET_P" SIGIS="rst" SIGNAME="RESET_CTRL_0_PERI_RESET_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="reset_pb"/>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="reset_pb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PERI_RESET_N" SIGIS="rst" SIGNAME="RESET_CTRL_0_PERI_RESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HEARTBEAT_0" PORT="RESET_N"/>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_RESET_N"/>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="AURORA_RESET_N"/>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_RESET_N"/>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="AURORA_RESET_N"/>
            <CONNECTION INSTANCE="emax6_0" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/aurora_64b66b_0" HWVERSION="11.2" INSTANCE="aurora_64b66b_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="aurora_64b66b" VLNV="xilinx.com:ip:aurora_64b66b:11.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=aurora_64b66b;v=v11_2;d=pg074-aurora-64b66b.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="component_name" VALUE="design_1_aurora_64b66b_0_0"/>
        <PARAMETER NAME="channel_enable" VALUE="X0Y0 X0Y1 X0Y2 X0Y3 X0Y4 X0Y5 X0Y6 X0Y7"/>
        <PARAMETER NAME="c_column_used" VALUE="left"/>
        <PARAMETER NAME="c_ucolumn_used" VALUE="right"/>
        <PARAMETER NAME="c_xdevice" VALUE="xcvu440"/>
        <PARAMETER NAME="c_xpackage" VALUE="flga2892"/>
        <PARAMETER NAME="c_xspeedgrade" VALUE="-2"/>
        <PARAMETER NAME="c_aurora_lanes" VALUE="8"/>
        <PARAMETER NAME="c_lane_width" VALUE="4"/>
        <PARAMETER NAME="C_active_transceiverquads" VALUE="2"/>
        <PARAMETER NAME="c_no_gts_quad1" VALUE="4"/>
        <PARAMETER NAME="c_no_gts_quad2" VALUE="4"/>
        <PARAMETER NAME="c_no_gts_quad3" VALUE="0"/>
        <PARAMETER NAME="c_no_gts_quad4" VALUE="0"/>
        <PARAMETER NAME="c_no_gts_quad5" VALUE="0"/>
        <PARAMETER NAME="C_START_QUAD" VALUE="Quad_X0Y0"/>
        <PARAMETER NAME="C_START_LANE" VALUE="X0Y0"/>
        <PARAMETER NAME="C_REFCLK_SOURCE" VALUE="X0Y0 clk0 X0Y1 clk0 X0Y2 clk0 X0Y3 clk0"/>
        <PARAMETER NAME="C_REFCLK2_SOURCE" VALUE="none"/>
        <PARAMETER NAME="C_REFCLK3_SOURCE" VALUE="none"/>
        <PARAMETER NAME="C_REFCLK4_SOURCE" VALUE="none"/>
        <PARAMETER NAME="C_REFCLK5_SOURCE" VALUE="none"/>
        <PARAMETER NAME="TX_MASTER_CHANNEL" VALUE="X0Y3"/>
        <PARAMETER NAME="RX_MASTER_CHANNEL" VALUE="X0Y3"/>
        <PARAMETER NAME="interface_mode" VALUE="Framing"/>
        <PARAMETER NAME="c_stream" VALUE="false"/>
        <PARAMETER NAME="dataflow_config" VALUE="Duplex"/>
        <PARAMETER NAME="c_simplex" VALUE="false"/>
        <PARAMETER NAME="c_simplex_mode" VALUE="TX"/>
        <PARAMETER NAME="flow_mode" VALUE="None"/>
        <PARAMETER NAME="c_nfc" VALUE="false"/>
        <PARAMETER NAME="c_nfc_mode" VALUE="IMM"/>
        <PARAMETER NAME="c_ufc" VALUE="false"/>
        <PARAMETER NAME="c_user_k" VALUE="false"/>
        <PARAMETER NAME="c_example_simulation" VALUE="false"/>
        <PARAMETER NAME="c_gtwiz_out" VALUE="false"/>
        <PARAMETER NAME="c_use_chipscope" VALUE="false"/>
        <PARAMETER NAME="c_line_rate" VALUE="5000.0"/>
        <PARAMETER NAME="c_refclk_frequency" VALUE="156250.0"/>
        <PARAMETER NAME="cc_refclk_frequency" VALUE="156.25"/>
        <PARAMETER NAME="c_init_clk" VALUE="78.125"/>
        <PARAMETER NAME="drp_freq" VALUE="100.0"/>
        <PARAMETER NAME="c_gt_loc_1" VALUE="1"/>
        <PARAMETER NAME="c_gt_loc_2" VALUE="2"/>
        <PARAMETER NAME="c_gt_loc_3" VALUE="3"/>
        <PARAMETER NAME="c_gt_loc_4" VALUE="4"/>
        <PARAMETER NAME="c_gt_loc_5" VALUE="5"/>
        <PARAMETER NAME="c_gt_loc_6" VALUE="6"/>
        <PARAMETER NAME="c_gt_loc_7" VALUE="7"/>
        <PARAMETER NAME="c_gt_loc_8" VALUE="8"/>
        <PARAMETER NAME="c_gt_loc_9" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_10" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_11" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_12" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_13" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_14" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_15" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_16" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_17" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_18" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_19" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_20" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_21" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_22" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_23" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_24" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_25" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_26" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_27" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_28" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_29" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_30" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_31" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_32" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_33" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_34" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_35" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_36" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_37" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_38" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_39" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_40" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_41" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_42" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_43" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_44" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_45" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_46" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_47" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_48" VALUE="X"/>
        <PARAMETER NAME="c_gt_clock_1" VALUE="GTHQ0"/>
        <PARAMETER NAME="c_gt_clock_2" VALUE="None"/>
        <PARAMETER NAME="c_gt_clock_3" VALUE="None"/>
        <PARAMETER NAME="c_gt_clock_4" VALUE="None"/>
        <PARAMETER NAME="c_gt_clock_5" VALUE="None"/>
        <PARAMETER NAME="c_gt_type" VALUE="GTHE3"/>
        <PARAMETER NAME="c_qpll" VALUE="false"/>
        <PARAMETER NAME="c_cpll_fbdiv" VALUE="1"/>
        <PARAMETER NAME="c_cpll_fbdiv_45" VALUE="5"/>
        <PARAMETER NAME="c_cpll_refclk_div" VALUE="1"/>
        <PARAMETER NAME="c_rxoutdiv" VALUE="1"/>
        <PARAMETER NAME="c_txoutdiv" VALUE="1"/>
        <PARAMETER NAME="c_qpll_fbdiv_ratio" VALUE="1"/>
        <PARAMETER NAME="c_qpll_refclk_div" VALUE="1"/>
        <PARAMETER NAME="c_user_interface" VALUE="axi4_stream"/>
        <PARAMETER NAME="crc_mode" VALUE="NONE"/>
        <PARAMETER NAME="drp_mode" VALUE="Disabled"/>
        <PARAMETER NAME="supportlevel" VALUE="true"/>
        <PARAMETER NAME="transceivercontrol" VALUE="false"/>
        <PARAMETER NAME="c_use_byteswap" VALUE="true"/>
        <PARAMETER NAME="c_remwidht" VALUE="4"/>
        <PARAMETER NAME="gtquadcnt" VALUE="2"/>
        <PARAMETER NAME="dmonitoroutval" VALUE="7"/>
        <PARAMETER NAME="is_7series" VALUE="false"/>
        <PARAMETER NAME="is_8series" VALUE="true"/>
        <PARAMETER NAME="SINGLEEND_INITCLK" VALUE="true"/>
        <PARAMETER NAME="SINGLEEND_GTREFCLK" VALUE="false"/>
        <PARAMETER NAME="C_DOCCPORT_ENABLE" VALUE="false"/>
        <PARAMETER NAME="C_REFCLK_LOC_P" VALUE="BL8"/>
        <PARAMETER NAME="C_REFCLK_LOC_N" VALUE="BL7"/>
        <PARAMETER NAME="C_REFCLK2_LOC_P" VALUE="BL8"/>
        <PARAMETER NAME="C_REFCLK2_LOC_N" VALUE="BL7"/>
        <PARAMETER NAME="C_REFCLK3_LOC_P" VALUE="BL8"/>
        <PARAMETER NAME="C_REFCLK3_LOC_N" VALUE="BL7"/>
        <PARAMETER NAME="C_REFCLK4_LOC_P" VALUE="BL8"/>
        <PARAMETER NAME="C_REFCLK4_LOC_N" VALUE="BL7"/>
        <PARAMETER NAME="C_REFCLK5_LOC_P" VALUE="BL8"/>
        <PARAMETER NAME="C_REFCLK5_LOC_N" VALUE="BL7"/>
        <PARAMETER NAME="USDRPADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PLL_TYPE" VALUE="CPLL"/>
        <PARAMETER NAME="is_board" VALUE="None"/>
        <PARAMETER NAME="ins_loss_nyq" VALUE="20"/>
        <PARAMETER NAME="rx_eq_mode" VALUE="AUTO"/>
        <PARAMETER NAME="rx_coupling" VALUE="AC"/>
        <PARAMETER NAME="rx_termination" VALUE="PROGRAMMABLE"/>
        <PARAMETER NAME="rx_termination_prog_value" VALUE="800"/>
        <PARAMETER NAME="rx_ppm_offset" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_aurora_64b66b_0_0"/>
        <PARAMETER NAME="CHANNEL_ENABLE" VALUE="X0Y0 X0Y1 X0Y2 X0Y3 X0Y4 X0Y5 X0Y6 X0Y7"/>
        <PARAMETER NAME="C_GT_TYPE" VALUE="GTH"/>
        <PARAMETER NAME="C_AURORA_LANES" VALUE="8"/>
        <PARAMETER NAME="C_LINE_RATE" VALUE="5"/>
        <PARAMETER NAME="C_REFCLK_FREQUENCY" VALUE="156.25"/>
        <PARAMETER NAME="C_INIT_CLK" VALUE="78.125"/>
        <PARAMETER NAME="DRP_FREQ" VALUE="100.0000"/>
        <PARAMETER NAME="C_COLUMN_USED" VALUE="left"/>
        <PARAMETER NAME="C_UCOLUMN_USED" VALUE="right"/>
        <PARAMETER NAME="C_USER_K" VALUE="false"/>
        <PARAMETER NAME="C_USE_CHIPSCOPE" VALUE="false"/>
        <PARAMETER NAME="C_GT_LOC_48" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_47" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_46" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_45" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_44" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_43" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_42" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_41" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_40" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_39" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_38" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_37" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_36" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_35" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_34" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_33" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_32" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_31" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_30" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_29" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_28" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_27" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_26" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_25" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_24" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_23" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_22" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_21" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_20" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_19" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_18" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_17" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_16" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_15" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_14" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_13" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_12" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_11" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_10" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_9" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_8" VALUE="8"/>
        <PARAMETER NAME="C_GT_LOC_7" VALUE="7"/>
        <PARAMETER NAME="C_GT_LOC_6" VALUE="6"/>
        <PARAMETER NAME="C_GT_LOC_5" VALUE="5"/>
        <PARAMETER NAME="C_GT_LOC_4" VALUE="4"/>
        <PARAMETER NAME="C_GT_LOC_3" VALUE="3"/>
        <PARAMETER NAME="C_GT_LOC_2" VALUE="2"/>
        <PARAMETER NAME="C_GT_LOC_1" VALUE="1"/>
        <PARAMETER NAME="C_GT_CLOCK_1" VALUE="GTHQ0"/>
        <PARAMETER NAME="C_GT_CLOCK_2" VALUE="None"/>
        <PARAMETER NAME="C_GT_CLOCK_3" VALUE="None"/>
        <PARAMETER NAME="C_GT_CLOCK_4" VALUE="None"/>
        <PARAMETER NAME="C_GT_CLOCK_5" VALUE="None"/>
        <PARAMETER NAME="SupportLevel" VALUE="1"/>
        <PARAMETER NAME="TransceiverControl" VALUE="false"/>
        <PARAMETER NAME="C_EXAMPLE_SIMULATION" VALUE="false"/>
        <PARAMETER NAME="C_USE_BYTESWAP" VALUE="true"/>
        <PARAMETER NAME="INS_LOSS_NYQ" VALUE="20"/>
        <PARAMETER NAME="RX_EQ_MODE" VALUE="AUTO"/>
        <PARAMETER NAME="RX_COUPLING" VALUE="AC"/>
        <PARAMETER NAME="RX_TERMINATION" VALUE="PROGRAMMABLE"/>
        <PARAMETER NAME="RX_TERMINATION_PROG_VALUE" VALUE="800"/>
        <PARAMETER NAME="RX_PPM_OFFSET" VALUE="0"/>
        <PARAMETER NAME="C_GTWIZ_OUT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="rxp" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_0_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="GT_SERIAL_RX1_rxp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="rxn" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_0_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="GT_SERIAL_RX1_rxn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_pb" SIGIS="rst" SIGNAME="RESET_CTRL_0_PERI_RESET_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESET_CTRL_0" PORT="PERI_RESET_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="power_down" SIGIS="rst" SIGNAME="C2C_SLAVE_TOP_0_POWER_DOWN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="POWER_DOWN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pma_init" SIGIS="rst" SIGNAME="RESET_CTRL_0_USER_RESET_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESET_CTRL_0" PORT="USER_RESET_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="loopback" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_LOOPBACK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="LOOPBACK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="txp" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_0_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="GT_SERIAL_TX1_txp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="txn" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_0_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="GT_SERIAL_TX1_txn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hard_err" SIGIS="undef" SIGNAME="aurora_64b66b_0_hard_err">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="HARD_ERR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="soft_err" SIGIS="undef" SIGNAME="aurora_64b66b_0_soft_err">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="SOFT_ERR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="channel_up" SIGIS="undef" SIGNAME="aurora_64b66b_0_channel_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="CH_UP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="lane_up" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_0_lane_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="LANE_UP"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="tx_out_clk" SIGIS="clk"/>
        <PORT DIR="O" NAME="gt_pll_lock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="s_axi_tx_tdata" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_TX_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="TX_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_tx_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_TX_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="TX_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_tx_tlast" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_TX_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="TX_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_tx_tvalid" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_TX_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="TX_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_tx_tready" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_TX_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="TX_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_rx_tdata" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_RX_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="RX_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_rx_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_RX_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="RX_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rx_tlast" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_RX_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="RX_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rx_tvalid" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_RX_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="RX_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_not_locked_out" SIGIS="undef"/>
        <PORT CLKFREQUENCY="78125000" DIR="I" NAME="init_clk" SIGIS="clk" SIGNAME="util_ds_buf_0_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_reset_out" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_refclk1_p" SIGIS="clk" SIGNAME="aurora_64b66b_0_gt_refclk1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="GT_DIFF_REFCLK1_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_refclk1_n" SIGIS="clk" SIGNAME="aurora_64b66b_0_gt_refclk1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="GT_DIFF_REFCLK1_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="78125000" DIR="O" NAME="user_clk_out" SIGIS="clk" SIGNAME="aurora_64b66b_0_user_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_2" PORT="BUFG_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="sync_clk_out" SIGIS="clk"/>
        <PORT DIR="I" NAME="gt_rxcdrovrden_in" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_POWER_DOWN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="POWER_DOWN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sys_reset_out" SIGIS="rst"/>
        <PORT DIR="O" NAME="gt_reset_out" SIGIS="rst"/>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="gt_refclk1_out" SIGIS="clk"/>
        <PORT DIR="O" LEFT="7" NAME="gt_powergood" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="C2C_SLAVE_TOP_0_TX" NAME="USER_DATA_S_AXIS_TX" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="78125000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aurora_64b66b_0_0_user_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axi_tx_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axi_tx_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axi_tx_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axi_tx_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axi_tx_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="aurora_64b66b_0_USER_DATA_M_AXIS_RX" NAME="USER_DATA_M_AXIS_RX" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="78125000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aurora_64b66b_0_0_user_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axi_rx_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axi_rx_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axi_rx_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axi_rx_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_GT_DIFF_REFCLK1" NAME="GT_DIFF_REFCLK1" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="gt_refclk1_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="gt_refclk1_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CORE_STATUS" TYPE="INITIATOR" VLNV="xilinx.com:display_aurora:core_status_out:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CHANNEL_UP" PHYSICAL="channel_up"/>
            <PORTMAP LOGICAL="GT_PLL_LOCK" PHYSICAL="gt_pll_lock"/>
            <PORTMAP LOGICAL="HARD_ERR" PHYSICAL="hard_err"/>
            <PORTMAP LOGICAL="LANE_UP" PHYSICAL="lane_up"/>
            <PORTMAP LOGICAL="PLL_NOT_LOCKED_OUT" PHYSICAL="mmcm_not_locked_out"/>
            <PORTMAP LOGICAL="SOFT_ERR" PHYSICAL="soft_err"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CORE_CONTROL" TYPE="TARGET" VLNV="xilinx.com:display_aurora:core_control_in:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="GT_RXCDROVRDEN_IN" PHYSICAL="gt_rxcdrovrden_in"/>
            <PORTMAP LOGICAL="LOOPBACK" PHYSICAL="loopback"/>
            <PORTMAP LOGICAL="Power_down" PHYSICAL="power_down"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="aurora_64b66b_0_GT_SERIAL_TX" NAME="GT_SERIAL_TX" TYPE="INITIATOR" VLNV="xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TXN" PHYSICAL="txn"/>
            <PORTMAP LOGICAL="TXP" PHYSICAL="txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_GT_SERIAL_RX1" NAME="GT_SERIAL_RX" TYPE="TARGET" VLNV="xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RXN" PHYSICAL="rxn"/>
            <PORTMAP LOGICAL="RXP" PHYSICAL="rxp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/aurora_64b66b_1" HWVERSION="11.2" INSTANCE="aurora_64b66b_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="aurora_64b66b" VLNV="xilinx.com:ip:aurora_64b66b:11.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=aurora_64b66b;v=v11_2;d=pg074-aurora-64b66b.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="component_name" VALUE="design_1_aurora_64b66b_1_0"/>
        <PARAMETER NAME="channel_enable" VALUE="X0Y0 X0Y1 X0Y2 X0Y3 X0Y4 X0Y5 X0Y6 X0Y7"/>
        <PARAMETER NAME="c_column_used" VALUE="left"/>
        <PARAMETER NAME="c_ucolumn_used" VALUE="right"/>
        <PARAMETER NAME="c_xdevice" VALUE="xcvu440"/>
        <PARAMETER NAME="c_xpackage" VALUE="flga2892"/>
        <PARAMETER NAME="c_xspeedgrade" VALUE="-2"/>
        <PARAMETER NAME="c_aurora_lanes" VALUE="8"/>
        <PARAMETER NAME="c_lane_width" VALUE="4"/>
        <PARAMETER NAME="C_active_transceiverquads" VALUE="2"/>
        <PARAMETER NAME="c_no_gts_quad1" VALUE="4"/>
        <PARAMETER NAME="c_no_gts_quad2" VALUE="4"/>
        <PARAMETER NAME="c_no_gts_quad3" VALUE="0"/>
        <PARAMETER NAME="c_no_gts_quad4" VALUE="0"/>
        <PARAMETER NAME="c_no_gts_quad5" VALUE="0"/>
        <PARAMETER NAME="C_START_QUAD" VALUE="Quad_X0Y0"/>
        <PARAMETER NAME="C_START_LANE" VALUE="X0Y0"/>
        <PARAMETER NAME="C_REFCLK_SOURCE" VALUE="X0Y0 clk0 X0Y1 clk0 X0Y2 clk0 X0Y3 clk0"/>
        <PARAMETER NAME="C_REFCLK2_SOURCE" VALUE="none"/>
        <PARAMETER NAME="C_REFCLK3_SOURCE" VALUE="none"/>
        <PARAMETER NAME="C_REFCLK4_SOURCE" VALUE="none"/>
        <PARAMETER NAME="C_REFCLK5_SOURCE" VALUE="none"/>
        <PARAMETER NAME="TX_MASTER_CHANNEL" VALUE="X0Y3"/>
        <PARAMETER NAME="RX_MASTER_CHANNEL" VALUE="X0Y3"/>
        <PARAMETER NAME="interface_mode" VALUE="Framing"/>
        <PARAMETER NAME="c_stream" VALUE="false"/>
        <PARAMETER NAME="dataflow_config" VALUE="Duplex"/>
        <PARAMETER NAME="c_simplex" VALUE="false"/>
        <PARAMETER NAME="c_simplex_mode" VALUE="TX"/>
        <PARAMETER NAME="flow_mode" VALUE="None"/>
        <PARAMETER NAME="c_nfc" VALUE="false"/>
        <PARAMETER NAME="c_nfc_mode" VALUE="IMM"/>
        <PARAMETER NAME="c_ufc" VALUE="false"/>
        <PARAMETER NAME="c_user_k" VALUE="false"/>
        <PARAMETER NAME="c_example_simulation" VALUE="false"/>
        <PARAMETER NAME="c_gtwiz_out" VALUE="false"/>
        <PARAMETER NAME="c_use_chipscope" VALUE="false"/>
        <PARAMETER NAME="c_line_rate" VALUE="5000.0"/>
        <PARAMETER NAME="c_refclk_frequency" VALUE="156250.0"/>
        <PARAMETER NAME="cc_refclk_frequency" VALUE="156.25"/>
        <PARAMETER NAME="c_init_clk" VALUE="78.125"/>
        <PARAMETER NAME="drp_freq" VALUE="100.0"/>
        <PARAMETER NAME="c_gt_loc_1" VALUE="1"/>
        <PARAMETER NAME="c_gt_loc_2" VALUE="2"/>
        <PARAMETER NAME="c_gt_loc_3" VALUE="3"/>
        <PARAMETER NAME="c_gt_loc_4" VALUE="4"/>
        <PARAMETER NAME="c_gt_loc_5" VALUE="5"/>
        <PARAMETER NAME="c_gt_loc_6" VALUE="6"/>
        <PARAMETER NAME="c_gt_loc_7" VALUE="7"/>
        <PARAMETER NAME="c_gt_loc_8" VALUE="8"/>
        <PARAMETER NAME="c_gt_loc_9" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_10" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_11" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_12" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_13" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_14" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_15" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_16" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_17" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_18" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_19" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_20" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_21" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_22" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_23" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_24" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_25" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_26" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_27" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_28" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_29" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_30" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_31" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_32" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_33" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_34" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_35" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_36" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_37" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_38" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_39" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_40" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_41" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_42" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_43" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_44" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_45" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_46" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_47" VALUE="X"/>
        <PARAMETER NAME="c_gt_loc_48" VALUE="X"/>
        <PARAMETER NAME="c_gt_clock_1" VALUE="GTHQ0"/>
        <PARAMETER NAME="c_gt_clock_2" VALUE="None"/>
        <PARAMETER NAME="c_gt_clock_3" VALUE="None"/>
        <PARAMETER NAME="c_gt_clock_4" VALUE="None"/>
        <PARAMETER NAME="c_gt_clock_5" VALUE="None"/>
        <PARAMETER NAME="c_gt_type" VALUE="GTHE3"/>
        <PARAMETER NAME="c_qpll" VALUE="false"/>
        <PARAMETER NAME="c_cpll_fbdiv" VALUE="1"/>
        <PARAMETER NAME="c_cpll_fbdiv_45" VALUE="5"/>
        <PARAMETER NAME="c_cpll_refclk_div" VALUE="1"/>
        <PARAMETER NAME="c_rxoutdiv" VALUE="1"/>
        <PARAMETER NAME="c_txoutdiv" VALUE="1"/>
        <PARAMETER NAME="c_qpll_fbdiv_ratio" VALUE="1"/>
        <PARAMETER NAME="c_qpll_refclk_div" VALUE="1"/>
        <PARAMETER NAME="c_user_interface" VALUE="axi4_stream"/>
        <PARAMETER NAME="crc_mode" VALUE="NONE"/>
        <PARAMETER NAME="drp_mode" VALUE="Disabled"/>
        <PARAMETER NAME="supportlevel" VALUE="true"/>
        <PARAMETER NAME="transceivercontrol" VALUE="false"/>
        <PARAMETER NAME="c_use_byteswap" VALUE="true"/>
        <PARAMETER NAME="c_remwidht" VALUE="4"/>
        <PARAMETER NAME="gtquadcnt" VALUE="2"/>
        <PARAMETER NAME="dmonitoroutval" VALUE="7"/>
        <PARAMETER NAME="is_7series" VALUE="false"/>
        <PARAMETER NAME="is_8series" VALUE="true"/>
        <PARAMETER NAME="SINGLEEND_INITCLK" VALUE="true"/>
        <PARAMETER NAME="SINGLEEND_GTREFCLK" VALUE="false"/>
        <PARAMETER NAME="C_DOCCPORT_ENABLE" VALUE="false"/>
        <PARAMETER NAME="C_REFCLK_LOC_P" VALUE="BL8"/>
        <PARAMETER NAME="C_REFCLK_LOC_N" VALUE="BL7"/>
        <PARAMETER NAME="C_REFCLK2_LOC_P" VALUE="BL8"/>
        <PARAMETER NAME="C_REFCLK2_LOC_N" VALUE="BL7"/>
        <PARAMETER NAME="C_REFCLK3_LOC_P" VALUE="BL8"/>
        <PARAMETER NAME="C_REFCLK3_LOC_N" VALUE="BL7"/>
        <PARAMETER NAME="C_REFCLK4_LOC_P" VALUE="BL8"/>
        <PARAMETER NAME="C_REFCLK4_LOC_N" VALUE="BL7"/>
        <PARAMETER NAME="C_REFCLK5_LOC_P" VALUE="BL8"/>
        <PARAMETER NAME="C_REFCLK5_LOC_N" VALUE="BL7"/>
        <PARAMETER NAME="USDRPADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PLL_TYPE" VALUE="CPLL"/>
        <PARAMETER NAME="is_board" VALUE="None"/>
        <PARAMETER NAME="ins_loss_nyq" VALUE="20"/>
        <PARAMETER NAME="rx_eq_mode" VALUE="AUTO"/>
        <PARAMETER NAME="rx_coupling" VALUE="AC"/>
        <PARAMETER NAME="rx_termination" VALUE="PROGRAMMABLE"/>
        <PARAMETER NAME="rx_termination_prog_value" VALUE="800"/>
        <PARAMETER NAME="rx_ppm_offset" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_aurora_64b66b_1_0"/>
        <PARAMETER NAME="CHANNEL_ENABLE" VALUE="X0Y0 X0Y1 X0Y2 X0Y3 X0Y4 X0Y5 X0Y6 X0Y7"/>
        <PARAMETER NAME="C_GT_TYPE" VALUE="GTH"/>
        <PARAMETER NAME="C_AURORA_LANES" VALUE="8"/>
        <PARAMETER NAME="C_LINE_RATE" VALUE="5"/>
        <PARAMETER NAME="C_REFCLK_FREQUENCY" VALUE="156.25"/>
        <PARAMETER NAME="C_INIT_CLK" VALUE="78.125"/>
        <PARAMETER NAME="DRP_FREQ" VALUE="100.0000"/>
        <PARAMETER NAME="C_COLUMN_USED" VALUE="left"/>
        <PARAMETER NAME="C_UCOLUMN_USED" VALUE="right"/>
        <PARAMETER NAME="C_USER_K" VALUE="false"/>
        <PARAMETER NAME="C_USE_CHIPSCOPE" VALUE="false"/>
        <PARAMETER NAME="C_GT_LOC_48" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_47" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_46" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_45" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_44" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_43" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_42" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_41" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_40" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_39" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_38" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_37" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_36" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_35" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_34" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_33" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_32" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_31" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_30" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_29" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_28" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_27" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_26" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_25" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_24" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_23" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_22" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_21" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_20" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_19" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_18" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_17" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_16" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_15" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_14" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_13" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_12" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_11" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_10" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_9" VALUE="X"/>
        <PARAMETER NAME="C_GT_LOC_8" VALUE="8"/>
        <PARAMETER NAME="C_GT_LOC_7" VALUE="7"/>
        <PARAMETER NAME="C_GT_LOC_6" VALUE="6"/>
        <PARAMETER NAME="C_GT_LOC_5" VALUE="5"/>
        <PARAMETER NAME="C_GT_LOC_4" VALUE="4"/>
        <PARAMETER NAME="C_GT_LOC_3" VALUE="3"/>
        <PARAMETER NAME="C_GT_LOC_2" VALUE="2"/>
        <PARAMETER NAME="C_GT_LOC_1" VALUE="1"/>
        <PARAMETER NAME="C_GT_CLOCK_1" VALUE="GTHQ0"/>
        <PARAMETER NAME="C_GT_CLOCK_2" VALUE="None"/>
        <PARAMETER NAME="C_GT_CLOCK_3" VALUE="None"/>
        <PARAMETER NAME="C_GT_CLOCK_4" VALUE="None"/>
        <PARAMETER NAME="C_GT_CLOCK_5" VALUE="None"/>
        <PARAMETER NAME="SupportLevel" VALUE="1"/>
        <PARAMETER NAME="TransceiverControl" VALUE="false"/>
        <PARAMETER NAME="C_EXAMPLE_SIMULATION" VALUE="false"/>
        <PARAMETER NAME="C_USE_BYTESWAP" VALUE="true"/>
        <PARAMETER NAME="INS_LOSS_NYQ" VALUE="20"/>
        <PARAMETER NAME="RX_EQ_MODE" VALUE="AUTO"/>
        <PARAMETER NAME="RX_COUPLING" VALUE="AC"/>
        <PARAMETER NAME="RX_TERMINATION" VALUE="PROGRAMMABLE"/>
        <PARAMETER NAME="RX_TERMINATION_PROG_VALUE" VALUE="800"/>
        <PARAMETER NAME="RX_PPM_OFFSET" VALUE="0"/>
        <PARAMETER NAME="C_GTWIZ_OUT" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="rxp" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_1_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="GT_SERIAL_RX0_rxp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="rxn" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_1_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="GT_SERIAL_RX0_rxn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_pb" SIGIS="rst" SIGNAME="RESET_CTRL_0_PERI_RESET_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESET_CTRL_0" PORT="PERI_RESET_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="power_down" SIGIS="rst" SIGNAME="C2C_MASTER_TOP_0_POWER_DOWN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="POWER_DOWN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pma_init" SIGIS="rst" SIGNAME="RESET_CTRL_0_USER_RESET_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESET_CTRL_0" PORT="USER_RESET_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="loopback" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_LOOPBACK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="LOOPBACK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="txp" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_1_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="GT_SERIAL_TX0_txp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="txn" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_1_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="GT_SERIAL_TX0_txn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hard_err" SIGIS="undef" SIGNAME="aurora_64b66b_1_hard_err">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="HARD_ERR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="soft_err" SIGIS="undef" SIGNAME="aurora_64b66b_1_soft_err">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="SOFT_ERR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="channel_up" SIGIS="undef" SIGNAME="aurora_64b66b_1_channel_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="CH_UP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="lane_up" RIGHT="7" SIGIS="undef" SIGNAME="aurora_64b66b_1_lane_up">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="LANE_UP"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="tx_out_clk" SIGIS="clk"/>
        <PORT DIR="O" NAME="gt_pll_lock" SIGIS="undef"/>
        <PORT DIR="I" LEFT="511" NAME="s_axi_tx_tdata" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_TX_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="TX_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_tx_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_TX_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="TX_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_tx_tlast" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_TX_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="TX_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_tx_tvalid" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_TX_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="TX_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_tx_tready" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_TX_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="TX_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_rx_tdata" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_RX_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="RX_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_rx_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_RX_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="RX_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rx_tlast" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_RX_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="RX_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rx_tvalid" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_RX_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="RX_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_not_locked_out" SIGIS="undef"/>
        <PORT CLKFREQUENCY="78125000" DIR="I" NAME="init_clk" SIGIS="clk" SIGNAME="util_ds_buf_0_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="link_reset_out" SIGIS="rst"/>
        <PORT DIR="I" NAME="gt_refclk1_p" SIGIS="clk" SIGNAME="aurora_64b66b_1_gt_refclk1_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="GT_DIFF_REFCLK0_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gt_refclk1_n" SIGIS="clk" SIGNAME="aurora_64b66b_1_gt_refclk1_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="GT_DIFF_REFCLK0_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="78125000" DIR="O" NAME="user_clk_out" SIGIS="clk" SIGNAME="aurora_64b66b_1_user_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_3" PORT="BUFG_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="sync_clk_out" SIGIS="clk"/>
        <PORT DIR="I" NAME="gt_rxcdrovrden_in" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_POWER_DOWN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="POWER_DOWN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sys_reset_out" SIGIS="rst"/>
        <PORT DIR="O" NAME="gt_reset_out" SIGIS="rst"/>
        <PORT CLKFREQUENCY="156250000" DIR="O" NAME="gt_refclk1_out" SIGIS="clk"/>
        <PORT DIR="O" LEFT="7" NAME="gt_powergood" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="C2C_MASTER_TOP_0_TX" NAME="USER_DATA_S_AXIS_TX" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="78125000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aurora_64b66b_1_0_user_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axi_tx_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axi_tx_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axi_tx_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axi_tx_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axi_tx_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="aurora_64b66b_1_USER_DATA_M_AXIS_RX" NAME="USER_DATA_M_AXIS_RX" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="64"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="78125000"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_aurora_64b66b_1_0_user_clk_out"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axi_rx_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axi_rx_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axi_rx_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axi_rx_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_GT_DIFF_REFCLK0" NAME="GT_DIFF_REFCLK1" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="gt_refclk1_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="gt_refclk1_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CORE_STATUS" TYPE="INITIATOR" VLNV="xilinx.com:display_aurora:core_status_out:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="CHANNEL_UP" PHYSICAL="channel_up"/>
            <PORTMAP LOGICAL="GT_PLL_LOCK" PHYSICAL="gt_pll_lock"/>
            <PORTMAP LOGICAL="HARD_ERR" PHYSICAL="hard_err"/>
            <PORTMAP LOGICAL="LANE_UP" PHYSICAL="lane_up"/>
            <PORTMAP LOGICAL="PLL_NOT_LOCKED_OUT" PHYSICAL="mmcm_not_locked_out"/>
            <PORTMAP LOGICAL="SOFT_ERR" PHYSICAL="soft_err"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="CORE_CONTROL" TYPE="TARGET" VLNV="xilinx.com:display_aurora:core_control_in:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="GT_RXCDROVRDEN_IN" PHYSICAL="gt_rxcdrovrden_in"/>
            <PORTMAP LOGICAL="LOOPBACK" PHYSICAL="loopback"/>
            <PORTMAP LOGICAL="Power_down" PHYSICAL="power_down"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="aurora_64b66b_1_GT_SERIAL_TX" NAME="GT_SERIAL_TX" TYPE="INITIATOR" VLNV="xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TXN" PHYSICAL="txn"/>
            <PORTMAP LOGICAL="TXP" PHYSICAL="txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_GT_SERIAL_RX0" NAME="GT_SERIAL_RX" TYPE="TARGET" VLNV="xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RXN" PHYSICAL="rxn"/>
            <PORTMAP LOGICAL="RXP" PHYSICAL="rxp"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/clk_150m_buff" HWVERSION="2.1" INSTANCE="clk_150m_buff" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_150m_buff_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="clk_150m_buff_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="CLK_150M_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="clk_150m_buff_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="CLK_150M_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="clk_150m_buff_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_1" PORT="BUFG_I"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_CLK_150M" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/clk_78m_buff" HWVERSION="2.1" INSTANCE="clk_78m_buff" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_78m_buff_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="clk_78m_buff_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="CLK_78M_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="clk_78m_buff_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_1_imp" PORT="CLK_78M_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="78125000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="clk_78m_buff_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="BUFG_I"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_CLK_78M" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="78125000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/emax6_0" HWVERSION="1.0" INSTANCE="emax6_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="emax6" VLNV="xilinx.com:module_ref:emax6:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="axi_s" NAME="reg0" RANGE="1099511627776" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_emax6_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00FFFFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="util_ds_buf_1_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_1" PORT="BUFG_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="RESET_CTRL_0_PERI_RESET_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESET_CTRL_0" PORT="PERI_RESET_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_s_arvalid" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_s_arready" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="axi_s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="axi_s_arid" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_s_rvalid" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_s_rready" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_s_rlast" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="axi_s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="axi_s_rid" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_s_awvalid" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_s_awready" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="axi_s_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_s_awlen" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_s_awsize" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_s_awburst" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_s_awcache" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_s_awprot" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="axi_s_awid" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_s_wvalid" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_s_wready" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_s_wlast" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="axi_s_wdata" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="axi_s_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_s_bvalid" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_s_bready" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_s_bresp" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="axi_s_bid" RIGHT="0" SIGIS="undef" SIGNAME="C2C_MASTER_TOP_0_M_AXI_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_m_arvalid" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_m_arready" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="axi_m_araddr" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_m_arlen" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_m_arsize" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_m_arburst" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_m_arcache" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_m_arprot" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="axi_m_arid" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_m_rvalid" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_m_rready" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_m_rlast" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="255" NAME="axi_m_rdata" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_m_rresp" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="axi_m_rid" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_m_awvalid" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_m_awready" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="axi_m_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_m_awlen" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_m_awsize" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_m_awburst" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_m_awcache" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_m_awprot" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="axi_m_awid" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_m_wvalid" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_m_wready" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_m_wlast" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="axi_m_wdata" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axi_m_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_m_bvalid" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_m_bready" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_m_bresp" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="axi_m_bid" RIGHT="0" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_S_AXI_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="next_linkup" SIGIS="undef" SIGNAME="C2C_SLAVE_TOP_0_LINK_UP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="LINK_UP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="emax6_0_axi_m" DATAWIDTH="256" NAME="axi_m" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_150m_buff_0_IBUF_OUT"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="axi_m_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_m_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_m_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_m_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_m_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_m_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_m_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_m_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_m_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_m_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_m_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_m_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_m_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_m_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="axi_m_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_m_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_m_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_m_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="axi_m_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_m_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_m_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_m_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_m_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_m_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_m_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_m_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_m_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="axi_m_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_m_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_m_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_m_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_m_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_m_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="C2C_MASTER_TOP_0_M_AXI" DATAWIDTH="256" NAME="axi_s" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="256"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="150000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="16"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="40"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clk_150m_buff_0_IBUF_OUT"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="axi_s_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_s_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_s_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_s_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_s_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_s_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_s_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_s_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_s_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_s_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_s_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_s_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_s_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_s_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="axi_s_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_s_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_s_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_s_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="axi_s_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_s_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_s_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_s_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_s_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_s_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_s_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_s_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_s_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="axi_s_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_s_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_s_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_s_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_s_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_s_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00FFFFFFFFFF" INSTANCE="C2C_SLAVE_TOP_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="axi_m" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="C2C_SLAVE_TOP_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/util_ds_buf_0" HWVERSION="2.1" INSTANCE="util_ds_buf_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="BUFG"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_ds_buf_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="78125000" DIR="I" LEFT="0" NAME="BUFG_I" RIGHT="0" SIGIS="clk" SIGNAME="clk_78m_buff_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_78m_buff" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="78125000" DIR="O" LEFT="0" NAME="BUFG_O" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_0_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="init_clk"/>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="init_clk"/>
            <CONNECTION INSTANCE="HEARTBEAT_0" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/util_ds_buf_1" HWVERSION="2.1" INSTANCE="util_ds_buf_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="BUFG"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_ds_buf_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" LEFT="0" NAME="BUFG_I" RIGHT="0" SIGIS="clk" SIGNAME="clk_150m_buff_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_150m_buff" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="O" LEFT="0" NAME="BUFG_O" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_1_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESET_CTRL_0" PORT="MAIN_CLK"/>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="M_AXI_CLK"/>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="S_AXI_CLK"/>
            <CONNECTION INSTANCE="emax6_0" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/util_ds_buf_2" HWVERSION="2.1" INSTANCE="util_ds_buf_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="BUFG"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_ds_buf_2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="78125000" DIR="I" LEFT="0" NAME="BUFG_I" RIGHT="0" SIGIS="clk" SIGNAME="aurora_64b66b_0_user_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_0" PORT="user_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="78125000" DIR="O" LEFT="0" NAME="BUFG_O" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_2_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_SLAVE_TOP_0" PORT="AURORA_CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/util_ds_buf_3" HWVERSION="2.1" INSTANCE="util_ds_buf_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="BUFG"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_util_ds_buf_3_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="78125000" DIR="I" LEFT="0" NAME="BUFG_I" RIGHT="0" SIGIS="clk" SIGNAME="aurora_64b66b_1_user_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="aurora_64b66b_1" PORT="user_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="78125000" DIR="O" LEFT="0" NAME="BUFG_O" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_3_BUFG_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="C2C_MASTER_TOP_0" PORT="AURORA_CLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESET_CTRL_0" PORT="DCM_LOCKED"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
