INFO: [HLS 200-0] Workspace /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg opened at Mon Aug 20 10:54:19 PDT 2018
Execute       config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Command       config_clock returned 0; 0 sec.
Execute       open_platform DefaultPlatform 
Command       open_platform returned 0; 0 sec.
Execute       import_lib /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq 
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.lib 
Command             ap_source returned 0; 0.01 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.lib 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.01 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.lib 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.02 sec.
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_old.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_vivado.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command           ap_source returned 0; 0 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.01 sec.
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/dsp48e1.hlp 
Command         ap_source returned 0; 0 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command         config_chip_info returned 0; 0 sec.
Execute         config_chip_info -quiet -speed medium 
Command         config_chip_info returned 0; 0 sec.
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command           ap_source returned 0; 0 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.01 sec.
Command       import_lib returned 0; 0.04 sec.
Execute       source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq.gen 
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source returned 0; 0.01 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command               ap_source returned 0; 0.01 sec.
Command             ap_source returned 0; 0.02 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source returned 0; 0.02 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command             ap_source returned 0; 0.14 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.18 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.19 sec.
Command       ap_source returned 0; 0.19 sec.
Execute       open_platform DefaultPlatform 
Command       open_platform returned 0; 0 sec.
Execute       import_lib /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_hp.lib 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.01 sec.
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_hp.hlp 
Command         ap_source returned 0; 0 sec.
Command       import_lib returned 0; 0.03 sec.
Execute       source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Command           get_default_platform returned 0; 0 sec.
Execute           license_isbetapart xc7z020 
Command           license_isbetapart returned 1; 0.01 sec.
Execute           open_platform DefaultPlatform 
Command           open_platform returned 0; 0 sec.
Execute           import_lib /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.lib 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.lib 
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.lib 
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.lib 
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.lib 
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.lib 
Command                 ap_source returned 0; 0 sec.
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.lib 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.lib 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.lib 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.lib 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_old.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_vivado.lib 
Command             ap_source returned 0; 0.01 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command                 ap_source returned 0; 0 sec.
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command               ap_source returned 0; 0.01 sec.
Command             ap_source returned 0; 0.01 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/dsp48e1.hlp 
Command             ap_source returned 0; 0 sec.
Execute             get_default_platform 
Command             get_default_platform returned 0; 0 sec.
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command             config_chip_info returned 0; 0 sec.
Execute             config_chip_info -quiet -speed medium 
Command             config_chip_info returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command                 ap_source returned 0; 0 sec.
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Command           import_lib returned 0; 0.02 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq.gen 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command                 ap_source returned 0; 0.01 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command                   ap_source returned 0; 0 sec.
Execute                   source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command                   ap_source returned 0; 0.01 sec.
Command                 ap_source returned 0; 0.01 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command                 ap_source returned 0; 0.01 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command                 ap_source returned 0; 0.01 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command                 ap_source returned 0; 0.1 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command                 ap_source returned 0; 0.01 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command                 ap_source returned 0; 0 sec.
Command               ap_source returned 0; 0.15 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0.15 sec.
Command           ap_source returned 0; 0.15 sec.
Execute           get_default_platform 
Command           get_default_platform returned 0; 0 sec.
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command           config_chip_info returned 0; 0 sec.
Execute           config_chip_info -quiet -speed slow 
Command           config_chip_info returned 0; 0 sec.
Command         add_library returned 0; 0.18 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Command           get_default_platform returned 0; 0 sec.
Execute           open_platform DefaultPlatform 
Command           open_platform returned 0; 0 sec.
Execute           import_lib /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_hp.lib 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command                   ap_source returned 0; 0 sec.
Execute                   source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command                   ap_source returned 0; 0 sec.
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command                 ap_source returned 0; 0 sec.
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_hp.hlp 
Command             ap_source returned 0; 0 sec.
Command           import_lib returned 0; 0.02 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Command         add_library returned 0; 0.03 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Command       set_part returned 0; 0.25 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed slow 
Command       config_chip_info returned 0; 0 sec.
Command     open_solution returned 0; 0.51 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         license_isbetapart xc7z020 
Command         license_isbetapart returned 1; 0 sec.
Execute         open_platform DefaultPlatform 
Command         open_platform returned 0; 0 sec.
Execute         import_lib /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq 
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.lib 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.lib 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.lib 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.lib 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.lib 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.lib 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.lib 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_old.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_vivado.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command             ap_source returned 0; 0.01 sec.
Command           ap_source returned 0; 0.01 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/dsp48e1.hlp 
Command           ap_source returned 0; 0 sec.
Execute           get_default_platform 
Command           get_default_platform returned 0; 0 sec.
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command           config_chip_info returned 0; 0 sec.
Execute           config_chip_info -quiet -speed medium 
Command           config_chip_info returned 0; 0 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Command         import_lib returned 0; 0.01 sec.
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq.gen 
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/virtex.gen 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.gen 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/plb46.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/fsl.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/axi4.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.gen 
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.gen 
Command                 ap_source returned 0; 0 sec.
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command               ap_source returned 0; 0.02 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfir.gen 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/xfft.gen 
Command               ap_source returned 0; 0.08 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/dds_compiler.gen 
Command               ap_source returned 0; 0.01 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/ip/util.gen 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0.12 sec.
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.gen 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0.12 sec.
Command         ap_source returned 0; 0.12 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command         config_chip_info returned 0; 0 sec.
Execute         config_chip_info -quiet -speed slow 
Command         config_chip_info returned 0; 0 sec.
Command       add_library returned 0; 0.14 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         open_platform DefaultPlatform 
Command         open_platform returned 0; 0 sec.
Execute         import_lib /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_hp.lib 
Command             ap_source returned 0; 0.01 sec.
Command           ap_source returned 0; 0.01 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/target_info.tcl 
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/maxi.hlp 
Command                 ap_source returned 0; 0 sec.
Execute                 source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/interface/saxilite.hlp 
Command                 ap_source returned 0; 0 sec.
Command               ap_source returned 0; 0 sec.
Execute               source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/dsp48.hlp 
Command               ap_source returned 0; 0 sec.
Command             ap_source returned 0; 0.01 sec.
Command           ap_source returned 0; 0.01 sec.
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_hp.hlp 
Command           ap_source returned 0; 0 sec.
Command         import_lib returned 0; 0.02 sec.
Execute         source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /data/opt/Xilinx/Vivado/2017.4/common/technology/xilinx/common/xilinx_fpv6.gen 
Command           ap_source returned 0; 0.01 sec.
Command         ap_source returned 0; 0.01 sec.
Command       add_library returned 0; 0.03 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     set_part returned 0; 0.2 sec.
Execute     create_clock -period 4 -name default 
Command     create_clock returned 0; 0 sec.
Execute     csim_design -compiler clang 
Execute       source /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.01 sec.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Command       ap_source returned 0; 0 sec.
Execute       is_encrypted /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg.cpp 
Command       is_encrypted returned 0; 0 sec.
Execute       is_xip /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg.cpp 
Command       is_xip returned 0; 0 sec.
Execute       is_encrypted /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/main.cpp 
Command       is_encrypted returned 0; 0 sec.
Execute       is_xip /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/main.cpp 
Command       is_xip returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       source run_sim.tcl 
Command       ap_source returned 0; 0.02 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design returned 0; 1.52 sec.
Execute     csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -VP9_rom_infer_simplify=0 -ng=0 -g=0 -opt_fp=0 -enable_clang39=0 
INFO: [HLS 200-10] Analyzing design file 'multibyteOg.cpp' ...
INFO: [HLS 200-0] Compiling one TU...
Execute         is_m_axi_addr64 
Command         is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling multibyteOg.cpp as C++
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         is_encrypted multibyteOg.cpp 
Command         is_encrypted returned 0; 0 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "multibyteOg.cpp"   -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/opt/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "/data/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E multibyteOg.cpp -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/opt/Xilinx/Vivado/2017.4/common/technology/autopilot -I /data/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pp.0.cpp
Command         clang returned 0; 1.14 sec.
INFO: [HLS 200-0] Syntax Checking before pre-processing...
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc" -hls  -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/opt/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "/data/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pp.0.cpp"  -o "/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/useless.bc"  
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/opt/Xilinx/Vivado/2017.4/common/technology/autopilot -I /data/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pp.0.cpp -o /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/useless.bc
Command         clang returned 0; 1.78 sec.
INFO: [HLS 200-0] GCC PP time: 2 seconds per iteration
Execute         list_core -type functional_unit 
Command         list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pp.0.cpp /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pp.0.cpp.ap-line.cpp /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
Execute         cdt  "/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pp.0.cpp.ap-line.cpp"  -m "multibyteOg" -o "/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/multibyteOg.directive --source /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg.cpp --error /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Double_Pump_Mac16 DSP_Double_Pump_Mac8 DSP_Macro DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db --ca --es --gf --pd --p2d /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db --sd --scff /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/.systemc_flag --ad 
INFO: [HLS 200-0] Error:Syntax error in source:static constexpr _Tp value = __v;
Error:Syntax error in source:template<typename _Tp, _Tp __v>
    constexpr _Tp integral_constant<_Tp, __v>::value;
Error:Missing ; in source:)
Error:Syntax error in source:noexcept;
Error:Missing ; in source:)
Error:Syntax error in source:noexcept
    {
      static_assert(__declval_protector<_Tp>::__stop,
      "declval() must not be used!");
      return __declval_protector<_Tp>::__delegate();
    }
Error:Syntax error in source:constexpr
Error:Syntax error in source:template<class _U1, class = typename
        std::enable_if<std::is_convertible<_U1, _T1>::value>::type>
 pair(_U1&& __x, const _T2& __y)
 : first(std::forward<_U1>(__x)), second(__y) { }
Error:Syntax error in source:template<class _U2, class = typename
        std::enable_if<std::is_convertible<_U2, _T2>::value>::type>
 pair(const _T1& __x, _U2&& __y)
 : first(__x), second(std::forward<_U2>(__y)) { }
Error:Syntax error in source:template<class _U1, class _U2, class = typename
        std::enable_if<std::is_convertible<_U1, _T1>::value
         && std::is_convertible<_U2, _T2>::value>::type>
 pair(_U1&& __x, _U2&& __y)
 : first(std::forward<_U1>(__x)), second(std::forward<_U2>(__y)) { }
Error:Syntax error in source:template<class _T1, class _T2>
    inline constexpr bool
    operator==(const pair<_T1, _T2>& __x, const pair<_T1, _T2>& __y)
    { return __x.first == __y.first && __x.second == __y.second; }
Error:Syntax error in source:template<class _T1, class _T2>
    inline constexpr bool
    operator<(const pair<_T1, _T2>& __x, const pair<_T1, _T2>& __y)
    { return __x.first < __y.first
      || (!(__y.first < __x.first) && __x.second < __y.second); }
Error:Syntax error in source:template<class _T1, class _T2>
    inline constexpr bool
    operator!=(const pair<_T1, _T2>& __x, const pair<_T1, _T2>& __y)
    { return !(__x == __y); }
Error:Syntax error in source:template<class _T1, class _T2>
    inline constexpr bool
    operator>(const pair<_T1, _T2>& __x, const pair<_T1, _T2>& __y)
    { return __y < __x; }
Error:Syntax error in source:template<class _T1, class _T2>
    inline constexpr bool
    operator<=(const pair<_T1, _T2>& __x, const pair<_T1, _T2>& __y)
    { return !(__y < __x); }
Error:Syntax error in source:template<class _T1, class _T2>
    inline constexpr bool
    operator>=(const pair<_T1, _T2>& __x, const pair<_T1, _T2>& __y)
    { return !(__x < __y); }
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
Error:Syntax error in source:static constexpr bool
      eq(const char_type& __c1, const char_type& __c2)
      { return __c1 == __c2; }
Error:Syntax error in source:static constexpr bool
      lt(const char_type& __c1, const char_type& __c2)
      { return __c1 < __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:to_char_type(const int_type& __c)
      { return static_cast<char_type>(__c); }
Error:Missing ; in source:e
Error:Syntax error in source:to_int_type(const char_type& __c)
      { return static_cast<int_type>(__c); }
Error:Syntax error in source:static constexpr bool
      eq_int_type(const int_type& __c1, const int_type& __c2)
      { return __c1 == __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:eof()
      { return static_cast<int_type>(-1); }
Error:Missing ; in source:e
Error:Syntax error in source:not_eof(const int_type& __c)
      { return !eq_int_type(__c, eof()) ? __c : to_int_type(char_type()); }
Error:Syntax error in source:static constexpr bool
      eq(const char_type& __c1, const char_type& __c2)
      { return __c1 == __c2; }
Error:Syntax error in source:static constexpr bool
      lt(const char_type& __c1, const char_type& __c2)
      { return __c1 < __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:to_char_type(const int_type& __c)
      { return static_cast<char_type>(__c); }
Error:Missing ; in source:e
Error:Syntax error in source:to_int_type(const char_type& __c)
      { return static_cast<int_type>(static_cast<unsigned char>(__c)); }
Error:Syntax error in source:static constexpr bool
      eq_int_type(const int_type& __c1, const int_type& __c2)
      { return __c1 == __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:eof()
      { return static_cast<int_type>(-1); }
Error:Missing ; in source:e
Error:Syntax error in source:not_eof(const int_type& __c)
      { return (__c == eof()) ? 0 : __c; }
Error:Syntax error in source:static constexpr bool
      eq(const char_type& __c1, const char_type& __c2)
      { return __c1 == __c2; }
Error:Syntax error in source:static constexpr bool
      lt(const char_type& __c1, const char_type& __c2)
      { return __c1 < __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:to_char_type(const int_type& __c)
      { return char_type(__c); }
Error:Missing ; in source:e
Error:Syntax error in source:to_int_type(const char_type& __c)
      { return int_type(__c); }
Error:Syntax error in source:static constexpr bool
      eq_int_type(const int_type& __c1, const int_type& __c2)
      { return __c1 == __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:eof()
      { return static_cast<int_type>((0xffffffffu)); }
Error:Missing ; in source:e
Error:Syntax error in source:not_eof(const int_type& __c)
      { return eq_int_type(__c, eof()) ? 0 : __c; }
Error:Syntax error in source:static constexpr bool
      eq(const char_type& __c1, const char_type& __c2)
      { return __c1 == __c2; }
Error:Syntax error in source:static constexpr bool
      lt(const char_type& __c1, const char_type& __c2)
      { return __c1 < __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:to_char_type(const int_type& __c)
      { return char_type(__c); }
Error:Missing ; in source:e
Error:Syntax error in source:to_int_type(const char_type& __c)
      { return int_type(__c); }
Error:Syntax error in source:static constexpr bool
      eq_int_type(const int_type& __c1, const int_type& __c2)
      { return __c1 == __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:eof()
      { return static_cast<int_type>(-1); }
Error:Missing ; in source:e
Error:Syntax error in source:not_eof(const int_type& __c)
      { return eq_int_type(__c, eof()) ? 0 : __c; }
Error:Syntax error in source:static constexpr bool
      eq(const char_type& __c1, const char_type& __c2)
      { return __c1 == __c2; }
Error:Syntax error in source:static constexpr bool
      lt(const char_type& __c1, const char_type& __c2)
      { return __c1 < __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:to_char_type(const int_type& __c)
      { return char_type(__c); }
Error:Missing ; in source:e
Error:Syntax error in source:to_int_type(const char_type& __c)
      { return int_type(__c); }
Error:Syntax error in source:static constexpr bool
      eq_int_type(const int_type& __c1, const int_type& __c2)
      { return __c1 == __c2; }
Error:Missing ; in source:e
Error:Syntax error in source:eof()
      { return static_cast<int_type>(-1); }
Error:Missing ; in source:e
Error:Syntax error in source:not_eof(const int_type& __c)
      { return eq_int_type(__c, eof()) ? 0 : __c; }
Error:Syntax error in source:template<typename _Tp,
    bool = __has_trivial_copy(typename _Tp::value_type)>
    struct __shrink_to_fit
    { static void _S_do_it(_Tp&) { } };
Error:Syntax error in source:constexpr
Error:Missing ; in source:e
Error:Syntax error in source:size() { return _M_len; }
Error:Missing ; in source:r
Error:Syntax error in source:begin() { return _M_array; }
Error:Missing ; in source:r
Error:Syntax error in source:end() { return begin() + size(); }
Error:Syntax error in source:template<class _Tp>
    constexpr const _Tp*
    begin(initializer_list<_Tp> __ils)
    { return __ils.begin(); }
Error:Syntax error in source:template<class _Tp>
    constexpr const _Tp*
    end(initializer_list<_Tp> __ils)
    { return __ils.end(); }
Error:Missing ; in source:s
Error:Syntax error in source:operator&(_Ios_Fmtflags __a, _Ios_Fmtflags __b)
  { return _Ios_Fmtflags(static_cast<int>(__a) & static_cast<int>(__b)); }
Error:Missing ; in source:s
Error:Syntax error in source:operator|(_Ios_Fmtflags __a, _Ios_Fmtflags __b)
  { return _Ios_Fmtflags(static_cast<int>(__a) | static_cast<int>(__b)); }
Error:Missing ; in source:s
Error:Syntax error in source:operator^(_Ios_Fmtflags __a, _Ios_Fmtflags __b)
  { return _Ios_Fmtflags(static_cast<int>(__a) ^ static_cast<int>(__b)); }
Error:Missing ; in source:s
Error:Syntax error in source:operator~(_Ios_Fmtflags __a)
  { return _Ios_Fmtflags(~static_cast<int>(__a)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator&(_Ios_Openmode __a, _Ios_Openmode __b)
  { return _Ios_Openmode(static_cast<int>(__a) & static_cast<int>(__b)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator|(_Ios_Openmode __a, _Ios_Openmode __b)
  { return _Ios_Openmode(static_cast<int>(__a) | static_cast<int>(__b)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator^(_Ios_Openmode __a, _Ios_Openmode __b)
  { return _Ios_Openmode(static_cast<int>(__a) ^ static_cast<int>(__b)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator~(_Ios_Openmode __a)
  { return _Ios_Openmode(~static_cast<int>(__a)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator&(_Ios_Iostate __a, _Ios_Iostate __b)
  { return _Ios_Iostate(static_cast<int>(__a) & static_cast<int>(__b)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator|(_Ios_Iostate __a, _Ios_Iostate __b)
  { return _Ios_Iostate(static_cast<int>(__a) | static_cast<int>(__b)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator^(_Ios_Iostate __a, _Ios_Iostate __b)
  { return _Ios_Iostate(static_cast<int>(__a) ^ static_cast<int>(__b)); }
Error:Missing ; in source:e
Error:Syntax error in source:operator~(_Ios_Iostate __a)
  { return _Ios_Iostate(~static_cast<int>(__a)); }
Command         cdt returned 0; 7.88 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pp.0.cpp.ap-cdt.cpp /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pragma.0.cpp /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
Execute         source /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/pragma.status.tcl 
Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pragma.1.cpp"   -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/opt/Xilinx/Vivado/2017.4/common/technology/autopilot" -I "/data/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /data/opt/Xilinx/Vivado/2017.4/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pragma.1.cpp -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/opt/Xilinx/Vivado/2017.4/common/technology/autopilot -I /data/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg/multibyteOg/multibyteOg/.autopilot/db/multibyteOg.pragma.2.cpp
