// Seed: 3959787608
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1._id_5 = 0;
  input wire id_2;
  output wire id_1;
  generate
    wire id_4;
  endgenerate
endmodule
module module_1 #(
    parameter id_5 = 32'd34
) (
    input wand id_0,
    input supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    output logic id_4,
    input uwire _id_5,
    input wor id_6,
    input tri1 id_7,
    input tri id_8
);
  parameter id_10 = 1;
  wire [1 : id_5] id_11;
  initial begin : LABEL_0
    id_4 <= -1 - -1;
  end
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
