
Rubber_attach_start.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068e8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08006a70  08006a70  00007a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a88  08006a88  00008118  2**0
                  CONTENTS
  4 .ARM          00000008  08006a88  08006a88  00007a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a90  08006a90  00008118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a90  08006a90  00007a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a94  08006a94  00007a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000118  20000000  08006a98  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008118  2**0
                  CONTENTS
 10 .bss          00000760  20000118  20000118  00008118  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000878  20000878  00008118  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008118  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010471  00000000  00000000  00008148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024e0  00000000  00000000  000185b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f18  00000000  00000000  0001aaa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bd8  00000000  00000000  0001b9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002249  00000000  00000000  0001c590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000113c3  00000000  00000000  0001e7d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf060  00000000  00000000  0002fb9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000febfc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003e58  00000000  00000000  000fec40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  00102a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000118 	.word	0x20000118
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006a58 	.word	0x08006a58

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000011c 	.word	0x2000011c
 80001c4:	08006a58 	.word	0x08006a58

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <application_init>:
		 Handle_tray2_p3,

};


void application_init(){
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
		HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 256);
 80004bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80004c0:	4934      	ldr	r1, [pc, #208]	@ (8000594 <application_init+0xdc>)
 80004c2:	4835      	ldr	r0, [pc, #212]	@ (8000598 <application_init+0xe0>)
 80004c4:	f005 fad5 	bl	8005a72 <HAL_UARTEx_ReceiveToIdle_IT>
		HAL_Delay(5000);
 80004c8:	f241 3088 	movw	r0, #5000	@ 0x1388
 80004cc:	f003 f8c8 	bl	8003660 <HAL_Delay>
		HAL_TIM_Base_Start_IT(&htim5); //x
 80004d0:	4832      	ldr	r0, [pc, #200]	@ (800059c <application_init+0xe4>)
 80004d2:	f004 f967 	bl	80047a4 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim9); //y
 80004d6:	4832      	ldr	r0, [pc, #200]	@ (80005a0 <application_init+0xe8>)
 80004d8:	f004 f964 	bl	80047a4 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim2); //z
 80004dc:	4831      	ldr	r0, [pc, #196]	@ (80005a4 <application_init+0xec>)
 80004de:	f004 f961 	bl	80047a4 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim6);
 80004e2:	4831      	ldr	r0, [pc, #196]	@ (80005a8 <application_init+0xf0>)
 80004e4:	f004 f95e 	bl	80047a4 <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim7);
 80004e8:	4830      	ldr	r0, [pc, #192]	@ (80005ac <application_init+0xf4>)
 80004ea:	f004 f95b 	bl	80047a4 <HAL_TIM_Base_Start_IT>
		Set_Speed_Motor_x( speed_default, speed_x_max);
 80004ee:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80004f2:	203c      	movs	r0, #60	@ 0x3c
 80004f4:	f001 fa36 	bl	8001964 <Set_Speed_Motor_x>
		Set_Speed_Motor_y( speed_default, speed_y_max);
 80004f8:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80004fc:	203c      	movs	r0, #60	@ 0x3c
 80004fe:	f001 fa63 	bl	80019c8 <Set_Speed_Motor_y>
		Set_Speed_Motor_z( speed_default, speed_z_max);
 8000502:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000506:	203c      	movs	r0, #60	@ 0x3c
 8000508:	f001 fa90 	bl	8001a2c <Set_Speed_Motor_z>
		reset_counter_timer_x();
 800050c:	4b28      	ldr	r3, [pc, #160]	@ (80005b0 <application_init+0xf8>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2200      	movs	r2, #0
 8000512:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_x();
 8000514:	4b21      	ldr	r3, [pc, #132]	@ (800059c <application_init+0xe4>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2200      	movs	r2, #0
 800051a:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_y();
 800051c:	4b25      	ldr	r3, [pc, #148]	@ (80005b4 <application_init+0xfc>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2200      	movs	r2, #0
 8000522:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_y();
 8000524:	4b1f      	ldr	r3, [pc, #124]	@ (80005a4 <application_init+0xec>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	2200      	movs	r2, #0
 800052a:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_z();
 800052c:	4b22      	ldr	r3, [pc, #136]	@ (80005b8 <application_init+0x100>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	2200      	movs	r2, #0
 8000532:	625a      	str	r2, [r3, #36]	@ 0x24
		reset_counter_timer_slave_z();
 8000534:	4b1a      	ldr	r3, [pc, #104]	@ (80005a0 <application_init+0xe8>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2200      	movs	r2, #0
 800053a:	625a      	str	r2, [r3, #36]	@ 0x24
//#ifdef try_go_home
		  if(get_home_x() == home_x){
 800053c:	2101      	movs	r1, #1
 800053e:	481f      	ldr	r0, [pc, #124]	@ (80005bc <application_init+0x104>)
 8000540:	f003 fbf2 	bl	8003d28 <HAL_GPIO_ReadPin>
 8000544:	4603      	mov	r3, r0
 8000546:	2b01      	cmp	r3, #1
 8000548:	d103      	bne.n	8000552 <application_init+0x9a>
			  AxisX.mode = MOVE_HOME2;
 800054a:	4b1d      	ldr	r3, [pc, #116]	@ (80005c0 <application_init+0x108>)
 800054c:	2204      	movs	r2, #4
 800054e:	73da      	strb	r2, [r3, #15]
 8000550:	e002      	b.n	8000558 <application_init+0xa0>
		  }else{
			  AxisX.mode = MOVE_HOME1;
 8000552:	4b1b      	ldr	r3, [pc, #108]	@ (80005c0 <application_init+0x108>)
 8000554:	2203      	movs	r2, #3
 8000556:	73da      	strb	r2, [r3, #15]
		  }

		  if(get_home_y() == home_y){
 8000558:	2102      	movs	r1, #2
 800055a:	4818      	ldr	r0, [pc, #96]	@ (80005bc <application_init+0x104>)
 800055c:	f003 fbe4 	bl	8003d28 <HAL_GPIO_ReadPin>
 8000560:	4603      	mov	r3, r0
 8000562:	2b01      	cmp	r3, #1
 8000564:	d103      	bne.n	800056e <application_init+0xb6>
			  AxisY.mode = MOVE_HOME2;
 8000566:	4b17      	ldr	r3, [pc, #92]	@ (80005c4 <application_init+0x10c>)
 8000568:	2204      	movs	r2, #4
 800056a:	73da      	strb	r2, [r3, #15]
 800056c:	e002      	b.n	8000574 <application_init+0xbc>
		  }else{
			  AxisY.mode = MOVE_HOME1;
 800056e:	4b15      	ldr	r3, [pc, #84]	@ (80005c4 <application_init+0x10c>)
 8000570:	2203      	movs	r2, #3
 8000572:	73da      	strb	r2, [r3, #15]
		  }
		  if(get_home_z() == home_z){
 8000574:	2104      	movs	r1, #4
 8000576:	4811      	ldr	r0, [pc, #68]	@ (80005bc <application_init+0x104>)
 8000578:	f003 fbd6 	bl	8003d28 <HAL_GPIO_ReadPin>
 800057c:	4603      	mov	r3, r0
 800057e:	2b01      	cmp	r3, #1
 8000580:	d103      	bne.n	800058a <application_init+0xd2>
			  AxisZ.mode = MOVE_HOME2;
 8000582:	4b11      	ldr	r3, [pc, #68]	@ (80005c8 <application_init+0x110>)
 8000584:	2204      	movs	r2, #4
 8000586:	73da      	strb	r2, [r3, #15]
		  }else {
			  AxisZ.mode = MOVE_HOME1;
		  }
//#endif
}
 8000588:	e002      	b.n	8000590 <application_init+0xd8>
			  AxisZ.mode = MOVE_HOME1;
 800058a:	4b0f      	ldr	r3, [pc, #60]	@ (80005c8 <application_init+0x110>)
 800058c:	2203      	movs	r2, #3
 800058e:	73da      	strb	r2, [r3, #15]
}
 8000590:	bf00      	nop
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20000134 	.word	0x20000134
 8000598:	20000578 	.word	0x20000578
 800059c:	20000410 	.word	0x20000410
 80005a0:	20000530 	.word	0x20000530
 80005a4:	20000380 	.word	0x20000380
 80005a8:	20000458 	.word	0x20000458
 80005ac:	200004a0 	.word	0x200004a0
 80005b0:	200004e8 	.word	0x200004e8
 80005b4:	20000338 	.word	0x20000338
 80005b8:	200003c8 	.word	0x200003c8
 80005bc:	40020800 	.word	0x40020800
 80005c0:	200000dc 	.word	0x200000dc
 80005c4:	200000ec 	.word	0x200000ec
 80005c8:	200000fc 	.word	0x200000fc

080005cc <application_run>:


void application_run(){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
	Control_motor_z();
 80005d0:	f001 fdba 	bl	8002148 <Control_motor_z>
	Control_motor_y();
 80005d4:	f001 fd22 	bl	800201c <Control_motor_y>
	Control_motor_x();
 80005d8:	f001 fc2e 	bl	8001e38 <Control_motor_x>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}

080005e0 <task_timer6>:
void task_timer6(){
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
	test_builtin = __builtin_ffs(Rubber_and_tray->all << 16 | Cylinder_and_save->all<< 8 | Control_motor->all);
 80005e4:	4b16      	ldr	r3, [pc, #88]	@ (8000640 <task_timer6+0x60>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	881b      	ldrh	r3, [r3, #0]
 80005ea:	041a      	lsls	r2, r3, #16
 80005ec:	4b15      	ldr	r3, [pc, #84]	@ (8000644 <task_timer6+0x64>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	021b      	lsls	r3, r3, #8
 80005f4:	4313      	orrs	r3, r2
 80005f6:	4a14      	ldr	r2, [pc, #80]	@ (8000648 <task_timer6+0x68>)
 80005f8:	6812      	ldr	r2, [r2, #0]
 80005fa:	7812      	ldrb	r2, [r2, #0]
 80005fc:	4313      	orrs	r3, r2
 80005fe:	fa93 f2a3 	rbit	r2, r3
 8000602:	fab2 f282 	clz	r2, r2
 8000606:	2b00      	cmp	r3, #0
 8000608:	d101      	bne.n	800060e <task_timer6+0x2e>
 800060a:	f04f 32ff 	mov.w	r2, #4294967295
 800060e:	1c53      	adds	r3, r2, #1
 8000610:	461a      	mov	r2, r3
 8000612:	4b0e      	ldr	r3, [pc, #56]	@ (800064c <task_timer6+0x6c>)
 8000614:	601a      	str	r2, [r3, #0]

	if (test_builtin > 0) {
 8000616:	4b0d      	ldr	r3, [pc, #52]	@ (800064c <task_timer6+0x6c>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d00e      	beq.n	800063c <task_timer6+0x5c>
	    test_builtin -= 1;
 800061e:	4b0b      	ldr	r3, [pc, #44]	@ (800064c <task_timer6+0x6c>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	3b01      	subs	r3, #1
 8000624:	4a09      	ldr	r2, [pc, #36]	@ (800064c <task_timer6+0x6c>)
 8000626:	6013      	str	r3, [r2, #0]

	    if (test_builtin < (int)(sizeof(motormoveTable) / sizeof(motormoveTable[0]))) {
 8000628:	4b08      	ldr	r3, [pc, #32]	@ (800064c <task_timer6+0x6c>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2b18      	cmp	r3, #24
 800062e:	d805      	bhi.n	800063c <task_timer6+0x5c>
	        motormoveTable[test_builtin]();
 8000630:	4b06      	ldr	r3, [pc, #24]	@ (800064c <task_timer6+0x6c>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a06      	ldr	r2, [pc, #24]	@ (8000650 <task_timer6+0x70>)
 8000636:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800063a:	4798      	blx	r3
	    }
	}
}
 800063c:	bf00      	nop
 800063e:	bd80      	pop	{r7, pc}
 8000640:	200000d0 	.word	0x200000d0
 8000644:	200000cc 	.word	0x200000cc
 8000648:	200000c8 	.word	0x200000c8
 800064c:	20000334 	.word	0x20000334
 8000650:	20000000 	.word	0x20000000

08000654 <application_run_main>:
void application_run_main(void){
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
//		  HAL_GPIO_TogglePin(O12_GPIO_Port, O12_Pin);
//		  HAL_Delay(500);



}
 8000658:	bf00      	nop
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr

08000662 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000662:	b580      	push	{r7, lr}
 8000664:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000666:	f002 ff89 	bl	800357c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800066a:	f000 f819 	bl	80006a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800066e:	f000 fb4d 	bl	8000d0c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000672:	f000 fb21 	bl	8000cb8 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 8000676:	f000 f9a5 	bl	80009c4 <MX_TIM5_Init>
  MX_TIM8_Init();
 800067a:	f000 fa5f 	bl	8000b3c <MX_TIM8_Init>
  MX_TIM1_Init();
 800067e:	f000 f879 	bl	8000774 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000682:	f000 f8f9 	bl	8000878 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000686:	f000 f945 	bl	8000914 <MX_TIM3_Init>
  MX_TIM9_Init();
 800068a:	f000 fad9 	bl	8000c40 <MX_TIM9_Init>
  MX_TIM6_Init();
 800068e:	f000 f9e9 	bl	8000a64 <MX_TIM6_Init>
  MX_TIM7_Init();
 8000692:	f000 fa1d 	bl	8000ad0 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  application_init();
 8000696:	f7ff ff0f 	bl	80004b8 <application_init>
//	fy += 10000;
//	fz += 10000;
//	  HAL_Delay(500);
	//  application_run();
//	  task_timer6();
	  application_run_main();
 800069a:	f7ff ffdb 	bl	8000654 <application_run_main>
 800069e:	e7fc      	b.n	800069a <main+0x38>

080006a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b094      	sub	sp, #80	@ 0x50
 80006a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a6:	f107 0320 	add.w	r3, r7, #32
 80006aa:	2230      	movs	r2, #48	@ 0x30
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f006 f9a6 	bl	8006a00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b4:	f107 030c 	add.w	r3, r7, #12
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c4:	2300      	movs	r3, #0
 80006c6:	60bb      	str	r3, [r7, #8]
 80006c8:	4b28      	ldr	r3, [pc, #160]	@ (800076c <SystemClock_Config+0xcc>)
 80006ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006cc:	4a27      	ldr	r2, [pc, #156]	@ (800076c <SystemClock_Config+0xcc>)
 80006ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006d4:	4b25      	ldr	r3, [pc, #148]	@ (800076c <SystemClock_Config+0xcc>)
 80006d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006dc:	60bb      	str	r3, [r7, #8]
 80006de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e0:	2300      	movs	r3, #0
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	4b22      	ldr	r3, [pc, #136]	@ (8000770 <SystemClock_Config+0xd0>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a21      	ldr	r2, [pc, #132]	@ (8000770 <SystemClock_Config+0xd0>)
 80006ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006ee:	6013      	str	r3, [r2, #0]
 80006f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000770 <SystemClock_Config+0xd0>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006f8:	607b      	str	r3, [r7, #4]
 80006fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006fc:	2302      	movs	r3, #2
 80006fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000700:	2301      	movs	r3, #1
 8000702:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000704:	2310      	movs	r3, #16
 8000706:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000708:	2302      	movs	r3, #2
 800070a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800070c:	2300      	movs	r3, #0
 800070e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000710:	2308      	movs	r3, #8
 8000712:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000714:	23a8      	movs	r3, #168	@ 0xa8
 8000716:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000718:	2302      	movs	r3, #2
 800071a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800071c:	2304      	movs	r3, #4
 800071e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000720:	f107 0320 	add.w	r3, r7, #32
 8000724:	4618      	mov	r0, r3
 8000726:	f003 fb55 	bl	8003dd4 <HAL_RCC_OscConfig>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000730:	f000 fbf4 	bl	8000f1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000734:	230f      	movs	r3, #15
 8000736:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000738:	2302      	movs	r3, #2
 800073a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800073c:	2300      	movs	r3, #0
 800073e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000740:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000744:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000746:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800074a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800074c:	f107 030c 	add.w	r3, r7, #12
 8000750:	2105      	movs	r1, #5
 8000752:	4618      	mov	r0, r3
 8000754:	f003 fdb6 	bl	80042c4 <HAL_RCC_ClockConfig>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800075e:	f000 fbdd 	bl	8000f1c <Error_Handler>
  }
}
 8000762:	bf00      	nop
 8000764:	3750      	adds	r7, #80	@ 0x50
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40023800 	.word	0x40023800
 8000770:	40007000 	.word	0x40007000

08000774 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b092      	sub	sp, #72	@ 0x48
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800077a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000784:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	60da      	str	r2, [r3, #12]
 8000792:	611a      	str	r2, [r3, #16]
 8000794:	615a      	str	r2, [r3, #20]
 8000796:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000798:	1d3b      	adds	r3, r7, #4
 800079a:	2220      	movs	r2, #32
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f006 f92e 	bl	8006a00 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007a4:	4b32      	ldr	r3, [pc, #200]	@ (8000870 <MX_TIM1_Init+0xfc>)
 80007a6:	4a33      	ldr	r2, [pc, #204]	@ (8000874 <MX_TIM1_Init+0x100>)
 80007a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 80007aa:	4b31      	ldr	r3, [pc, #196]	@ (8000870 <MX_TIM1_Init+0xfc>)
 80007ac:	2253      	movs	r2, #83	@ 0x53
 80007ae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007b0:	4b2f      	ldr	r3, [pc, #188]	@ (8000870 <MX_TIM1_Init+0xfc>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 80007b6:	4b2e      	ldr	r3, [pc, #184]	@ (8000870 <MX_TIM1_Init+0xfc>)
 80007b8:	2264      	movs	r2, #100	@ 0x64
 80007ba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007bc:	4b2c      	ldr	r3, [pc, #176]	@ (8000870 <MX_TIM1_Init+0xfc>)
 80007be:	2200      	movs	r2, #0
 80007c0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007c2:	4b2b      	ldr	r3, [pc, #172]	@ (8000870 <MX_TIM1_Init+0xfc>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007c8:	4b29      	ldr	r3, [pc, #164]	@ (8000870 <MX_TIM1_Init+0xfc>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007ce:	4828      	ldr	r0, [pc, #160]	@ (8000870 <MX_TIM1_Init+0xfc>)
 80007d0:	f004 f858 	bl	8004884 <HAL_TIM_PWM_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 80007da:	f000 fb9f 	bl	8000f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80007de:	2340      	movs	r3, #64	@ 0x40
 80007e0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007e2:	2300      	movs	r3, #0
 80007e4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007e6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80007ea:	4619      	mov	r1, r3
 80007ec:	4820      	ldr	r0, [pc, #128]	@ (8000870 <MX_TIM1_Init+0xfc>)
 80007ee:	f004 ff83 	bl	80056f8 <HAL_TIMEx_MasterConfigSynchronization>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 80007f8:	f000 fb90 	bl	8000f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007fc:	2360      	movs	r3, #96	@ 0x60
 80007fe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 50;
 8000800:	2332      	movs	r3, #50	@ 0x32
 8000802:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000804:	2302      	movs	r3, #2
 8000806:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000808:	2300      	movs	r3, #0
 800080a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800080c:	2300      	movs	r3, #0
 800080e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000810:	2300      	movs	r3, #0
 8000812:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000814:	2300      	movs	r3, #0
 8000816:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000818:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800081c:	2200      	movs	r2, #0
 800081e:	4619      	mov	r1, r3
 8000820:	4813      	ldr	r0, [pc, #76]	@ (8000870 <MX_TIM1_Init+0xfc>)
 8000822:	f004 faa7 	bl	8004d74 <HAL_TIM_PWM_ConfigChannel>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 800082c:	f000 fb76 	bl	8000f1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000830:	2300      	movs	r3, #0
 8000832:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000834:	2300      	movs	r3, #0
 8000836:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000838:	2300      	movs	r3, #0
 800083a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800083c:	2300      	movs	r3, #0
 800083e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000844:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000848:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800084a:	2300      	movs	r3, #0
 800084c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	4619      	mov	r1, r3
 8000852:	4807      	ldr	r0, [pc, #28]	@ (8000870 <MX_TIM1_Init+0xfc>)
 8000854:	f004 ffcc 	bl	80057f0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800085e:	f000 fb5d 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000862:	4803      	ldr	r0, [pc, #12]	@ (8000870 <MX_TIM1_Init+0xfc>)
 8000864:	f002 fbf6 	bl	8003054 <HAL_TIM_MspPostInit>

}
 8000868:	bf00      	nop
 800086a:	3748      	adds	r7, #72	@ 0x48
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	20000338 	.word	0x20000338
 8000874:	40010000 	.word	0x40010000

08000878 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b088      	sub	sp, #32
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800087e:	f107 030c 	add.w	r3, r7, #12
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]
 8000888:	609a      	str	r2, [r3, #8]
 800088a:	60da      	str	r2, [r3, #12]
 800088c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000896:	4b1e      	ldr	r3, [pc, #120]	@ (8000910 <MX_TIM2_Init+0x98>)
 8000898:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800089c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800089e:	4b1c      	ldr	r3, [pc, #112]	@ (8000910 <MX_TIM2_Init+0x98>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000910 <MX_TIM2_Init+0x98>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008aa:	4b19      	ldr	r3, [pc, #100]	@ (8000910 <MX_TIM2_Init+0x98>)
 80008ac:	f04f 32ff 	mov.w	r2, #4294967295
 80008b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008b2:	4b17      	ldr	r3, [pc, #92]	@ (8000910 <MX_TIM2_Init+0x98>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008b8:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <MX_TIM2_Init+0x98>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008be:	4814      	ldr	r0, [pc, #80]	@ (8000910 <MX_TIM2_Init+0x98>)
 80008c0:	f003 ff20 	bl	8004704 <HAL_TIM_Base_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80008ca:	f000 fb27 	bl	8000f1c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80008ce:	2307      	movs	r3, #7
 80008d0:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80008d6:	f107 030c 	add.w	r3, r7, #12
 80008da:	4619      	mov	r1, r3
 80008dc:	480c      	ldr	r0, [pc, #48]	@ (8000910 <MX_TIM2_Init+0x98>)
 80008de:	f004 fb0b 	bl	8004ef8 <HAL_TIM_SlaveConfigSynchro>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80008e8:	f000 fb18 	bl	8000f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008ec:	2300      	movs	r3, #0
 80008ee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008f0:	2300      	movs	r3, #0
 80008f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008f4:	1d3b      	adds	r3, r7, #4
 80008f6:	4619      	mov	r1, r3
 80008f8:	4805      	ldr	r0, [pc, #20]	@ (8000910 <MX_TIM2_Init+0x98>)
 80008fa:	f004 fefd 	bl	80056f8 <HAL_TIMEx_MasterConfigSynchronization>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000904:	f000 fb0a 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000908:	bf00      	nop
 800090a:	3720      	adds	r7, #32
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	20000380 	.word	0x20000380

08000914 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b08a      	sub	sp, #40	@ 0x28
 8000918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800091a:	f107 0320 	add.w	r3, r7, #32
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000924:	1d3b      	adds	r3, r7, #4
 8000926:	2200      	movs	r2, #0
 8000928:	601a      	str	r2, [r3, #0]
 800092a:	605a      	str	r2, [r3, #4]
 800092c:	609a      	str	r2, [r3, #8]
 800092e:	60da      	str	r2, [r3, #12]
 8000930:	611a      	str	r2, [r3, #16]
 8000932:	615a      	str	r2, [r3, #20]
 8000934:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000936:	4b21      	ldr	r3, [pc, #132]	@ (80009bc <MX_TIM3_Init+0xa8>)
 8000938:	4a21      	ldr	r2, [pc, #132]	@ (80009c0 <MX_TIM3_Init+0xac>)
 800093a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41;
 800093c:	4b1f      	ldr	r3, [pc, #124]	@ (80009bc <MX_TIM3_Init+0xa8>)
 800093e:	2229      	movs	r2, #41	@ 0x29
 8000940:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000942:	4b1e      	ldr	r3, [pc, #120]	@ (80009bc <MX_TIM3_Init+0xa8>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8000948:	4b1c      	ldr	r3, [pc, #112]	@ (80009bc <MX_TIM3_Init+0xa8>)
 800094a:	2264      	movs	r2, #100	@ 0x64
 800094c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800094e:	4b1b      	ldr	r3, [pc, #108]	@ (80009bc <MX_TIM3_Init+0xa8>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000954:	4b19      	ldr	r3, [pc, #100]	@ (80009bc <MX_TIM3_Init+0xa8>)
 8000956:	2200      	movs	r2, #0
 8000958:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800095a:	4818      	ldr	r0, [pc, #96]	@ (80009bc <MX_TIM3_Init+0xa8>)
 800095c:	f003 ff92 	bl	8004884 <HAL_TIM_PWM_Init>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8000966:	f000 fad9 	bl	8000f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 800096a:	2360      	movs	r3, #96	@ 0x60
 800096c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800096e:	2300      	movs	r3, #0
 8000970:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000972:	f107 0320 	add.w	r3, r7, #32
 8000976:	4619      	mov	r1, r3
 8000978:	4810      	ldr	r0, [pc, #64]	@ (80009bc <MX_TIM3_Init+0xa8>)
 800097a:	f004 febd 	bl	80056f8 <HAL_TIMEx_MasterConfigSynchronization>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8000984:	f000 faca 	bl	8000f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000988:	2360      	movs	r3, #96	@ 0x60
 800098a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 800098c:	2332      	movs	r3, #50	@ 0x32
 800098e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000990:	2302      	movs	r3, #2
 8000992:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000994:	2300      	movs	r3, #0
 8000996:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000998:	1d3b      	adds	r3, r7, #4
 800099a:	2208      	movs	r2, #8
 800099c:	4619      	mov	r1, r3
 800099e:	4807      	ldr	r0, [pc, #28]	@ (80009bc <MX_TIM3_Init+0xa8>)
 80009a0:	f004 f9e8 	bl	8004d74 <HAL_TIM_PWM_ConfigChannel>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80009aa:	f000 fab7 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80009ae:	4803      	ldr	r0, [pc, #12]	@ (80009bc <MX_TIM3_Init+0xa8>)
 80009b0:	f002 fb50 	bl	8003054 <HAL_TIM_MspPostInit>

}
 80009b4:	bf00      	nop
 80009b6:	3728      	adds	r7, #40	@ 0x28
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	200003c8 	.word	0x200003c8
 80009c0:	40000400 	.word	0x40000400

080009c4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b088      	sub	sp, #32
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80009ca:	f107 030c 	add.w	r3, r7, #12
 80009ce:	2200      	movs	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
 80009d2:	605a      	str	r2, [r3, #4]
 80009d4:	609a      	str	r2, [r3, #8]
 80009d6:	60da      	str	r2, [r3, #12]
 80009d8:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009da:	1d3b      	adds	r3, r7, #4
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
 80009e0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80009e2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a5c <MX_TIM5_Init+0x98>)
 80009e4:	4a1e      	ldr	r2, [pc, #120]	@ (8000a60 <MX_TIM5_Init+0x9c>)
 80009e6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80009e8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a5c <MX_TIM5_Init+0x98>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ee:	4b1b      	ldr	r3, [pc, #108]	@ (8000a5c <MX_TIM5_Init+0x98>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80009f4:	4b19      	ldr	r3, [pc, #100]	@ (8000a5c <MX_TIM5_Init+0x98>)
 80009f6:	f04f 32ff 	mov.w	r2, #4294967295
 80009fa:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009fc:	4b17      	ldr	r3, [pc, #92]	@ (8000a5c <MX_TIM5_Init+0x98>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a02:	4b16      	ldr	r3, [pc, #88]	@ (8000a5c <MX_TIM5_Init+0x98>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000a08:	4814      	ldr	r0, [pc, #80]	@ (8000a5c <MX_TIM5_Init+0x98>)
 8000a0a:	f003 fe7b 	bl	8004704 <HAL_TIM_Base_Init>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000a14:	f000 fa82 	bl	8000f1c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000a18:	2307      	movs	r3, #7
 8000a1a:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8000a1c:	2330      	movs	r3, #48	@ 0x30
 8000a1e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8000a20:	f107 030c 	add.w	r3, r7, #12
 8000a24:	4619      	mov	r1, r3
 8000a26:	480d      	ldr	r0, [pc, #52]	@ (8000a5c <MX_TIM5_Init+0x98>)
 8000a28:	f004 fa66 	bl	8004ef8 <HAL_TIM_SlaveConfigSynchro>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8000a32:	f000 fa73 	bl	8000f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a36:	2300      	movs	r3, #0
 8000a38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000a3e:	1d3b      	adds	r3, r7, #4
 8000a40:	4619      	mov	r1, r3
 8000a42:	4806      	ldr	r0, [pc, #24]	@ (8000a5c <MX_TIM5_Init+0x98>)
 8000a44:	f004 fe58 	bl	80056f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8000a4e:	f000 fa65 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000a52:	bf00      	nop
 8000a54:	3720      	adds	r7, #32
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	20000410 	.word	0x20000410
 8000a60:	40000c00 	.word	0x40000c00

08000a64 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a6a:	463b      	mov	r3, r7
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000a72:	4b15      	ldr	r3, [pc, #84]	@ (8000ac8 <MX_TIM6_Init+0x64>)
 8000a74:	4a15      	ldr	r2, [pc, #84]	@ (8000acc <MX_TIM6_Init+0x68>)
 8000a76:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8000a78:	4b13      	ldr	r3, [pc, #76]	@ (8000ac8 <MX_TIM6_Init+0x64>)
 8000a7a:	2253      	movs	r2, #83	@ 0x53
 8000a7c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a7e:	4b12      	ldr	r3, [pc, #72]	@ (8000ac8 <MX_TIM6_Init+0x64>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 5000;
 8000a84:	4b10      	ldr	r3, [pc, #64]	@ (8000ac8 <MX_TIM6_Init+0x64>)
 8000a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a8a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac8 <MX_TIM6_Init+0x64>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000a92:	480d      	ldr	r0, [pc, #52]	@ (8000ac8 <MX_TIM6_Init+0x64>)
 8000a94:	f003 fe36 	bl	8004704 <HAL_TIM_Base_Init>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000a9e:	f000 fa3d 	bl	8000f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000aaa:	463b      	mov	r3, r7
 8000aac:	4619      	mov	r1, r3
 8000aae:	4806      	ldr	r0, [pc, #24]	@ (8000ac8 <MX_TIM6_Init+0x64>)
 8000ab0:	f004 fe22 	bl	80056f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000aba:	f000 fa2f 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000abe:	bf00      	nop
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000458 	.word	0x20000458
 8000acc:	40001000 	.word	0x40001000

08000ad0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ad6:	463b      	mov	r3, r7
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000ade:	4b15      	ldr	r3, [pc, #84]	@ (8000b34 <MX_TIM7_Init+0x64>)
 8000ae0:	4a15      	ldr	r2, [pc, #84]	@ (8000b38 <MX_TIM7_Init+0x68>)
 8000ae2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8000ae4:	4b13      	ldr	r3, [pc, #76]	@ (8000b34 <MX_TIM7_Init+0x64>)
 8000ae6:	2253      	movs	r2, #83	@ 0x53
 8000ae8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aea:	4b12      	ldr	r3, [pc, #72]	@ (8000b34 <MX_TIM7_Init+0x64>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1300;
 8000af0:	4b10      	ldr	r3, [pc, #64]	@ (8000b34 <MX_TIM7_Init+0x64>)
 8000af2:	f240 5214 	movw	r2, #1300	@ 0x514
 8000af6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000af8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b34 <MX_TIM7_Init+0x64>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000afe:	480d      	ldr	r0, [pc, #52]	@ (8000b34 <MX_TIM7_Init+0x64>)
 8000b00:	f003 fe00 	bl	8004704 <HAL_TIM_Base_Init>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000b0a:	f000 fa07 	bl	8000f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b12:	2300      	movs	r3, #0
 8000b14:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000b16:	463b      	mov	r3, r7
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4806      	ldr	r0, [pc, #24]	@ (8000b34 <MX_TIM7_Init+0x64>)
 8000b1c:	f004 fdec 	bl	80056f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000b26:	f000 f9f9 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	200004a0 	.word	0x200004a0
 8000b38:	40001400 	.word	0x40001400

08000b3c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b092      	sub	sp, #72	@ 0x48
 8000b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b42:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b46:	2200      	movs	r2, #0
 8000b48:	601a      	str	r2, [r3, #0]
 8000b4a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	605a      	str	r2, [r3, #4]
 8000b56:	609a      	str	r2, [r3, #8]
 8000b58:	60da      	str	r2, [r3, #12]
 8000b5a:	611a      	str	r2, [r3, #16]
 8000b5c:	615a      	str	r2, [r3, #20]
 8000b5e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b60:	1d3b      	adds	r3, r7, #4
 8000b62:	2220      	movs	r2, #32
 8000b64:	2100      	movs	r1, #0
 8000b66:	4618      	mov	r0, r3
 8000b68:	f005 ff4a 	bl	8006a00 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000b6c:	4b32      	ldr	r3, [pc, #200]	@ (8000c38 <MX_TIM8_Init+0xfc>)
 8000b6e:	4a33      	ldr	r2, [pc, #204]	@ (8000c3c <MX_TIM8_Init+0x100>)
 8000b70:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 8000b72:	4b31      	ldr	r3, [pc, #196]	@ (8000c38 <MX_TIM8_Init+0xfc>)
 8000b74:	2253      	movs	r2, #83	@ 0x53
 8000b76:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b78:	4b2f      	ldr	r3, [pc, #188]	@ (8000c38 <MX_TIM8_Init+0xfc>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100;
 8000b7e:	4b2e      	ldr	r3, [pc, #184]	@ (8000c38 <MX_TIM8_Init+0xfc>)
 8000b80:	2264      	movs	r2, #100	@ 0x64
 8000b82:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b84:	4b2c      	ldr	r3, [pc, #176]	@ (8000c38 <MX_TIM8_Init+0xfc>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000b8a:	4b2b      	ldr	r3, [pc, #172]	@ (8000c38 <MX_TIM8_Init+0xfc>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b90:	4b29      	ldr	r3, [pc, #164]	@ (8000c38 <MX_TIM8_Init+0xfc>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000b96:	4828      	ldr	r0, [pc, #160]	@ (8000c38 <MX_TIM8_Init+0xfc>)
 8000b98:	f003 fe74 	bl	8004884 <HAL_TIM_PWM_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_TIM8_Init+0x6a>
  {
    Error_Handler();
 8000ba2:	f000 f9bb 	bl	8000f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8000ba6:	2340      	movs	r3, #64	@ 0x40
 8000ba8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000baa:	2300      	movs	r3, #0
 8000bac:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000bae:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4820      	ldr	r0, [pc, #128]	@ (8000c38 <MX_TIM8_Init+0xfc>)
 8000bb6:	f004 fd9f 	bl	80056f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_TIM8_Init+0x88>
  {
    Error_Handler();
 8000bc0:	f000 f9ac 	bl	8000f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bc4:	2360      	movs	r3, #96	@ 0x60
 8000bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 50;
 8000bc8:	2332      	movs	r3, #50	@ 0x32
 8000bca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000be0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be4:	2200      	movs	r2, #0
 8000be6:	4619      	mov	r1, r3
 8000be8:	4813      	ldr	r0, [pc, #76]	@ (8000c38 <MX_TIM8_Init+0xfc>)
 8000bea:	f004 f8c3 	bl	8004d74 <HAL_TIM_PWM_ConfigChannel>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_TIM8_Init+0xbc>
  {
    Error_Handler();
 8000bf4:	f000 f992 	bl	8000f1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c00:	2300      	movs	r3, #0
 8000c02:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c04:	2300      	movs	r3, #0
 8000c06:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c10:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c12:	2300      	movs	r3, #0
 8000c14:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000c16:	1d3b      	adds	r3, r7, #4
 8000c18:	4619      	mov	r1, r3
 8000c1a:	4807      	ldr	r0, [pc, #28]	@ (8000c38 <MX_TIM8_Init+0xfc>)
 8000c1c:	f004 fde8 	bl	80057f0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8000c26:	f000 f979 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000c2a:	4803      	ldr	r0, [pc, #12]	@ (8000c38 <MX_TIM8_Init+0xfc>)
 8000c2c:	f002 fa12 	bl	8003054 <HAL_TIM_MspPostInit>

}
 8000c30:	bf00      	nop
 8000c32:	3748      	adds	r7, #72	@ 0x48
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	200004e8 	.word	0x200004e8
 8000c3c:	40010400 	.word	0x40010400

08000c40 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b086      	sub	sp, #24
 8000c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000c46:	1d3b      	adds	r3, r7, #4
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	609a      	str	r2, [r3, #8]
 8000c50:	60da      	str	r2, [r3, #12]
 8000c52:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8000c54:	4b16      	ldr	r3, [pc, #88]	@ (8000cb0 <MX_TIM9_Init+0x70>)
 8000c56:	4a17      	ldr	r2, [pc, #92]	@ (8000cb4 <MX_TIM9_Init+0x74>)
 8000c58:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8000c5a:	4b15      	ldr	r3, [pc, #84]	@ (8000cb0 <MX_TIM9_Init+0x70>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c60:	4b13      	ldr	r3, [pc, #76]	@ (8000cb0 <MX_TIM9_Init+0x70>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8000c66:	4b12      	ldr	r3, [pc, #72]	@ (8000cb0 <MX_TIM9_Init+0x70>)
 8000c68:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c6c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c6e:	4b10      	ldr	r3, [pc, #64]	@ (8000cb0 <MX_TIM9_Init+0x70>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c74:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb0 <MX_TIM9_Init+0x70>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8000c7a:	480d      	ldr	r0, [pc, #52]	@ (8000cb0 <MX_TIM9_Init+0x70>)
 8000c7c:	f003 fd42 	bl	8004704 <HAL_TIM_Base_Init>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8000c86:	f000 f949 	bl	8000f1c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000c8a:	2307      	movs	r3, #7
 8000c8c:	607b      	str	r3, [r7, #4]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000c8e:	2310      	movs	r3, #16
 8000c90:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 8000c92:	1d3b      	adds	r3, r7, #4
 8000c94:	4619      	mov	r1, r3
 8000c96:	4806      	ldr	r0, [pc, #24]	@ (8000cb0 <MX_TIM9_Init+0x70>)
 8000c98:	f004 f92e 	bl	8004ef8 <HAL_TIM_SlaveConfigSynchro>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 8000ca2:	f000 f93b 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8000ca6:	bf00      	nop
 8000ca8:	3718      	adds	r7, #24
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	20000530 	.word	0x20000530
 8000cb4:	40014000 	.word	0x40014000

08000cb8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cbc:	4b11      	ldr	r3, [pc, #68]	@ (8000d04 <MX_USART2_UART_Init+0x4c>)
 8000cbe:	4a12      	ldr	r2, [pc, #72]	@ (8000d08 <MX_USART2_UART_Init+0x50>)
 8000cc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cc2:	4b10      	ldr	r3, [pc, #64]	@ (8000d04 <MX_USART2_UART_Init+0x4c>)
 8000cc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cca:	4b0e      	ldr	r3, [pc, #56]	@ (8000d04 <MX_USART2_UART_Init+0x4c>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d04 <MX_USART2_UART_Init+0x4c>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d04 <MX_USART2_UART_Init+0x4c>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cdc:	4b09      	ldr	r3, [pc, #36]	@ (8000d04 <MX_USART2_UART_Init+0x4c>)
 8000cde:	220c      	movs	r2, #12
 8000ce0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ce2:	4b08      	ldr	r3, [pc, #32]	@ (8000d04 <MX_USART2_UART_Init+0x4c>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <MX_USART2_UART_Init+0x4c>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cee:	4805      	ldr	r0, [pc, #20]	@ (8000d04 <MX_USART2_UART_Init+0x4c>)
 8000cf0:	f004 fde4 	bl	80058bc <HAL_UART_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000cfa:	f000 f90f 	bl	8000f1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	20000578 	.word	0x20000578
 8000d08:	40004400 	.word	0x40004400

08000d0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08c      	sub	sp, #48	@ 0x30
 8000d10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d12:	f107 031c 	add.w	r3, r7, #28
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	605a      	str	r2, [r3, #4]
 8000d1c:	609a      	str	r2, [r3, #8]
 8000d1e:	60da      	str	r2, [r3, #12]
 8000d20:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	61bb      	str	r3, [r7, #24]
 8000d26:	4b77      	ldr	r3, [pc, #476]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2a:	4a76      	ldr	r2, [pc, #472]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d2c:	f043 0310 	orr.w	r3, r3, #16
 8000d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d32:	4b74      	ldr	r3, [pc, #464]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d36:	f003 0310 	and.w	r3, r3, #16
 8000d3a:	61bb      	str	r3, [r7, #24]
 8000d3c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
 8000d42:	4b70      	ldr	r3, [pc, #448]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	4a6f      	ldr	r2, [pc, #444]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d48:	f043 0304 	orr.w	r3, r3, #4
 8000d4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d4e:	4b6d      	ldr	r3, [pc, #436]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d52:	f003 0304 	and.w	r3, r3, #4
 8000d56:	617b      	str	r3, [r7, #20]
 8000d58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	4b69      	ldr	r3, [pc, #420]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	4a68      	ldr	r2, [pc, #416]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d6a:	4b66      	ldr	r3, [pc, #408]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d72:	613b      	str	r3, [r7, #16]
 8000d74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
 8000d7a:	4b62      	ldr	r3, [pc, #392]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7e:	4a61      	ldr	r2, [pc, #388]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d86:	4b5f      	ldr	r3, [pc, #380]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	60bb      	str	r3, [r7, #8]
 8000d96:	4b5b      	ldr	r3, [pc, #364]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9a:	4a5a      	ldr	r2, [pc, #360]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000d9c:	f043 0308 	orr.w	r3, r3, #8
 8000da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da2:	4b58      	ldr	r3, [pc, #352]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da6:	f003 0308 	and.w	r3, r3, #8
 8000daa:	60bb      	str	r3, [r7, #8]
 8000dac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dae:	2300      	movs	r3, #0
 8000db0:	607b      	str	r3, [r7, #4]
 8000db2:	4b54      	ldr	r3, [pc, #336]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db6:	4a53      	ldr	r2, [pc, #332]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000db8:	f043 0302 	orr.w	r3, r3, #2
 8000dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dbe:	4b51      	ldr	r3, [pc, #324]	@ (8000f04 <MX_GPIO_Init+0x1f8>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	607b      	str	r3, [r7, #4]
 8000dc8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, O13_Pin|O14_Pin|O15_Pin|O16_Pin
 8000dca:	2200      	movs	r2, #0
 8000dcc:	217f      	movs	r1, #127	@ 0x7f
 8000dce:	484e      	ldr	r0, [pc, #312]	@ (8000f08 <MX_GPIO_Init+0x1fc>)
 8000dd0:	f002 ffc2 	bl	8003d58 <HAL_GPIO_WritePin>
                          |O17_Pin|O11_Pin|O12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, O18_Pin|output_x_sig_Pin|output_z_sig_Pin, GPIO_PIN_RESET);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f44f 510a 	mov.w	r1, #8832	@ 0x2280
 8000dda:	484c      	ldr	r0, [pc, #304]	@ (8000f0c <MX_GPIO_Init+0x200>)
 8000ddc:	f002 ffbc 	bl	8003d58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(output_y_sig_GPIO_Port, output_y_sig_Pin, GPIO_PIN_RESET);
 8000de0:	2200      	movs	r2, #0
 8000de2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000de6:	484a      	ldr	r0, [pc, #296]	@ (8000f10 <MX_GPIO_Init+0x204>)
 8000de8:	f002 ffb6 	bl	8003d58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, O1_Pin|O2_Pin|O3_Pin|O4_Pin
 8000dec:	2200      	movs	r2, #0
 8000dee:	21f8      	movs	r1, #248	@ 0xf8
 8000df0:	4848      	ldr	r0, [pc, #288]	@ (8000f14 <MX_GPIO_Init+0x208>)
 8000df2:	f002 ffb1 	bl	8003d58 <HAL_GPIO_WritePin>
                          |O5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, O6_Pin|O7_Pin|O8_Pin|O9_Pin
 8000df6:	2200      	movs	r2, #0
 8000df8:	f44f 714e 	mov.w	r1, #824	@ 0x338
 8000dfc:	4846      	ldr	r0, [pc, #280]	@ (8000f18 <MX_GPIO_Init+0x20c>)
 8000dfe:	f002 ffab 	bl	8003d58 <HAL_GPIO_WritePin>
                          |O10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : O13_Pin O14_Pin O15_Pin O16_Pin
                           O17_Pin O11_Pin O12_Pin */
  GPIO_InitStruct.Pin = O13_Pin|O14_Pin|O15_Pin|O16_Pin
 8000e02:	237f      	movs	r3, #127	@ 0x7f
 8000e04:	61fb      	str	r3, [r7, #28]
                          |O17_Pin|O11_Pin|O12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e06:	2301      	movs	r3, #1
 8000e08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e12:	f107 031c 	add.w	r3, r7, #28
 8000e16:	4619      	mov	r1, r3
 8000e18:	483b      	ldr	r0, [pc, #236]	@ (8000f08 <MX_GPIO_Init+0x1fc>)
 8000e1a:	f002 fde9 	bl	80039f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : O18_Pin output_x_sig_Pin output_z_sig_Pin */
  GPIO_InitStruct.Pin = O18_Pin|output_x_sig_Pin|output_z_sig_Pin;
 8000e1e:	f44f 530a 	mov.w	r3, #8832	@ 0x2280
 8000e22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e24:	2301      	movs	r3, #1
 8000e26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e30:	f107 031c 	add.w	r3, r7, #28
 8000e34:	4619      	mov	r1, r3
 8000e36:	4835      	ldr	r0, [pc, #212]	@ (8000f0c <MX_GPIO_Init+0x200>)
 8000e38:	f002 fdda 	bl	80039f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : i1_home_x_Pin i2_home_y_Pin i3_home_z_Pin PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = i1_home_x_Pin|i2_home_y_Pin|i3_home_z_Pin|GPIO_PIN_3
 8000e3c:	233f      	movs	r3, #63	@ 0x3f
 8000e3e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e40:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e4a:	f107 031c 	add.w	r3, r7, #28
 8000e4e:	4619      	mov	r1, r3
 8000e50:	482e      	ldr	r0, [pc, #184]	@ (8000f0c <MX_GPIO_Init+0x200>)
 8000e52:	f002 fdcd 	bl	80039f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 i1_home_x1_Pin i2_home_y1_Pin
                           i3_home_z1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000e56:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8000e5a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|i1_home_x1_Pin|i2_home_y1_Pin
                          |i3_home_z1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e5c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e66:	f107 031c 	add.w	r3, r7, #28
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4826      	ldr	r0, [pc, #152]	@ (8000f08 <MX_GPIO_Init+0x1fc>)
 8000e6e:	f002 fdbf 	bl	80039f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : output_y_sig_Pin */
  GPIO_InitStruct.Pin = output_y_sig_Pin;
 8000e72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e80:	2300      	movs	r3, #0
 8000e82:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(output_y_sig_GPIO_Port, &GPIO_InitStruct);
 8000e84:	f107 031c 	add.w	r3, r7, #28
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4821      	ldr	r0, [pc, #132]	@ (8000f10 <MX_GPIO_Init+0x204>)
 8000e8c:	f002 fdb0 	bl	80039f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : O1_Pin O2_Pin O3_Pin O4_Pin
                           O5_Pin */
  GPIO_InitStruct.Pin = O1_Pin|O2_Pin|O3_Pin|O4_Pin
 8000e90:	23f8      	movs	r3, #248	@ 0xf8
 8000e92:	61fb      	str	r3, [r7, #28]
                          |O5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e94:	2301      	movs	r3, #1
 8000e96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ea0:	f107 031c 	add.w	r3, r7, #28
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	481b      	ldr	r0, [pc, #108]	@ (8000f14 <MX_GPIO_Init+0x208>)
 8000ea8:	f002 fda2 	bl	80039f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : O6_Pin O7_Pin O8_Pin O9_Pin
                           O10_Pin */
  GPIO_InitStruct.Pin = O6_Pin|O7_Pin|O8_Pin|O9_Pin
 8000eac:	f44f 734e 	mov.w	r3, #824	@ 0x338
 8000eb0:	61fb      	str	r3, [r7, #28]
                          |O10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ebe:	f107 031c 	add.w	r3, r7, #28
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4814      	ldr	r0, [pc, #80]	@ (8000f18 <MX_GPIO_Init+0x20c>)
 8000ec6:	f002 fd93 	bl	80039f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 8000eca:	2200      	movs	r2, #0
 8000ecc:	2103      	movs	r1, #3
 8000ece:	2006      	movs	r0, #6
 8000ed0:	f002 fcc5 	bl	800385e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000ed4:	2006      	movs	r0, #6
 8000ed6:	f002 fcde 	bl	8003896 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 3, 0);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2103      	movs	r1, #3
 8000ede:	2007      	movs	r0, #7
 8000ee0:	f002 fcbd 	bl	800385e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000ee4:	2007      	movs	r0, #7
 8000ee6:	f002 fcd6 	bl	8003896 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 3, 0);
 8000eea:	2200      	movs	r2, #0
 8000eec:	2103      	movs	r1, #3
 8000eee:	2008      	movs	r0, #8
 8000ef0:	f002 fcb5 	bl	800385e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000ef4:	2008      	movs	r0, #8
 8000ef6:	f002 fcce 	bl	8003896 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000efa:	bf00      	nop
 8000efc:	3730      	adds	r7, #48	@ 0x30
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40023800 	.word	0x40023800
 8000f08:	40021000 	.word	0x40021000
 8000f0c:	40020800 	.word	0x40020800
 8000f10:	40020000 	.word	0x40020000
 8000f14:	40020c00 	.word	0x40020c00
 8000f18:	40020400 	.word	0x40020400

08000f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f20:	b672      	cpsid	i
}
 8000f22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f24:	bf00      	nop
 8000f26:	e7fd      	b.n	8000f24 <Error_Handler+0x8>

08000f28 <crc16>:
extern uint8_t TxData[256];
extern UART_HandleTypeDef huart2;

///* Table of CRC values for high-order byte */
uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	460b      	mov	r3, r1
 8000f32:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8000f34:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f38:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < buffer_length; i++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	81bb      	strh	r3, [r7, #12]
 8000f3e:	e022      	b.n	8000f86 <crc16+0x5e>
    {
        crc ^= buffer[i];
 8000f40:	89bb      	ldrh	r3, [r7, #12]
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	4413      	add	r3, r2
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	461a      	mov	r2, r3
 8000f4a:	89fb      	ldrh	r3, [r7, #14]
 8000f4c:	4053      	eors	r3, r2
 8000f4e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++)
 8000f50:	2300      	movs	r3, #0
 8000f52:	72fb      	strb	r3, [r7, #11]
 8000f54:	e011      	b.n	8000f7a <crc16+0x52>
        {
            if (crc & 0x0001)
 8000f56:	89fb      	ldrh	r3, [r7, #14]
 8000f58:	f003 0301 	and.w	r3, r3, #1
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d006      	beq.n	8000f6e <crc16+0x46>
                crc = (crc >> 1) ^ 0xA001;   //
 8000f60:	89fb      	ldrh	r3, [r7, #14]
 8000f62:	085b      	lsrs	r3, r3, #1
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	4b0d      	ldr	r3, [pc, #52]	@ (8000f9c <crc16+0x74>)
 8000f68:	4053      	eors	r3, r2
 8000f6a:	81fb      	strh	r3, [r7, #14]
 8000f6c:	e002      	b.n	8000f74 <crc16+0x4c>
            else
                crc >>= 1;
 8000f6e:	89fb      	ldrh	r3, [r7, #14]
 8000f70:	085b      	lsrs	r3, r3, #1
 8000f72:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++)
 8000f74:	7afb      	ldrb	r3, [r7, #11]
 8000f76:	3301      	adds	r3, #1
 8000f78:	72fb      	strb	r3, [r7, #11]
 8000f7a:	7afb      	ldrb	r3, [r7, #11]
 8000f7c:	2b07      	cmp	r3, #7
 8000f7e:	d9ea      	bls.n	8000f56 <crc16+0x2e>
    for (uint16_t i = 0; i < buffer_length; i++)
 8000f80:	89bb      	ldrh	r3, [r7, #12]
 8000f82:	3301      	adds	r3, #1
 8000f84:	81bb      	strh	r3, [r7, #12]
 8000f86:	89ba      	ldrh	r2, [r7, #12]
 8000f88:	887b      	ldrh	r3, [r7, #2]
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	d3d8      	bcc.n	8000f40 <crc16+0x18>
        }
    }

    return crc;
 8000f8e:	89fb      	ldrh	r3, [r7, #14]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3714      	adds	r7, #20
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr
 8000f9c:	ffffa001 	.word	0xffffa001

08000fa0 <sendData>:
		0,  	0,  	0,  	0,  	0, 		0,  	0,  	0,  	0,  	0,  // 	290-299 40291-40300


};
void sendData (uint8_t *data, int size)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	4619      	mov	r1, r3
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f7ff ffb9 	bl	8000f28 <crc16>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	687a      	ldr	r2, [r7, #4]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	89fa      	ldrh	r2, [r7, #14]
 8000fc2:	b2d2      	uxtb	r2, r2
 8000fc4:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 8000fc6:	89fb      	ldrh	r3, [r7, #14]
 8000fc8:	0a1b      	lsrs	r3, r3, #8
 8000fca:	b299      	uxth	r1, r3
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	b2ca      	uxtb	r2, r1
 8000fd6:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	3302      	adds	r3, #2
 8000fde:	b29a      	uxth	r2, r3
 8000fe0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fe4:	6879      	ldr	r1, [r7, #4]
 8000fe6:	4803      	ldr	r0, [pc, #12]	@ (8000ff4 <sendData+0x54>)
 8000fe8:	f004 fcb8 	bl	800595c <HAL_UART_Transmit>
}
 8000fec:	bf00      	nop
 8000fee:	3710      	adds	r7, #16
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	20000578 	.word	0x20000578

08000ff8 <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 8001002:	4b0b      	ldr	r3, [pc, #44]	@ (8001030 <modbusException+0x38>)
 8001004:	781a      	ldrb	r2, [r3, #0]
 8001006:	4b0b      	ldr	r3, [pc, #44]	@ (8001034 <modbusException+0x3c>)
 8001008:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 800100a:	4b09      	ldr	r3, [pc, #36]	@ (8001030 <modbusException+0x38>)
 800100c:	785b      	ldrb	r3, [r3, #1]
 800100e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001012:	b2da      	uxtb	r2, r3
 8001014:	4b07      	ldr	r3, [pc, #28]	@ (8001034 <modbusException+0x3c>)
 8001016:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 8001018:	4a06      	ldr	r2, [pc, #24]	@ (8001034 <modbusException+0x3c>)
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 800101e:	2103      	movs	r1, #3
 8001020:	4804      	ldr	r0, [pc, #16]	@ (8001034 <modbusException+0x3c>)
 8001022:	f7ff ffbd 	bl	8000fa0 <sendData>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20000134 	.word	0x20000134
 8001034:	20000234 	.word	0x20000234

08001038 <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800103e:	4b35      	ldr	r3, [pc, #212]	@ (8001114 <readHoldingRegs+0xdc>)
 8001040:	789b      	ldrb	r3, [r3, #2]
 8001042:	021b      	lsls	r3, r3, #8
 8001044:	b21a      	sxth	r2, r3
 8001046:	4b33      	ldr	r3, [pc, #204]	@ (8001114 <readHoldingRegs+0xdc>)
 8001048:	78db      	ldrb	r3, [r3, #3]
 800104a:	b21b      	sxth	r3, r3
 800104c:	4313      	orrs	r3, r2
 800104e:	b21b      	sxth	r3, r3
 8001050:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 8001052:	4b30      	ldr	r3, [pc, #192]	@ (8001114 <readHoldingRegs+0xdc>)
 8001054:	791b      	ldrb	r3, [r3, #4]
 8001056:	021b      	lsls	r3, r3, #8
 8001058:	b21a      	sxth	r2, r3
 800105a:	4b2e      	ldr	r3, [pc, #184]	@ (8001114 <readHoldingRegs+0xdc>)
 800105c:	795b      	ldrb	r3, [r3, #5]
 800105e:	b21b      	sxth	r3, r3
 8001060:	4313      	orrs	r3, r2
 8001062:	b21b      	sxth	r3, r3
 8001064:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 8001066:	887b      	ldrh	r3, [r7, #2]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d003      	beq.n	8001074 <readHoldingRegs+0x3c>
 800106c:	887b      	ldrh	r3, [r7, #2]
 800106e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001072:	d304      	bcc.n	800107e <readHoldingRegs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8001074:	2003      	movs	r0, #3
 8001076:	f7ff ffbf 	bl	8000ff8 <modbusException>
		return 0;
 800107a:	2300      	movs	r3, #0
 800107c:	e045      	b.n	800110a <readHoldingRegs+0xd2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800107e:	89fa      	ldrh	r2, [r7, #14]
 8001080:	887b      	ldrh	r3, [r7, #2]
 8001082:	4413      	add	r3, r2
 8001084:	b29b      	uxth	r3, r3
 8001086:	3b01      	subs	r3, #1
 8001088:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 299 as we only have record of 300 Registers in total
 800108a:	883b      	ldrh	r3, [r7, #0]
 800108c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001090:	d304      	bcc.n	800109c <readHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001092:	2002      	movs	r0, #2
 8001094:	f7ff ffb0 	bl	8000ff8 <modbusException>
		return 0;
 8001098:	2300      	movs	r3, #0
 800109a:	e036      	b.n	800110a <readHoldingRegs+0xd2>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800109c:	4b1e      	ldr	r3, [pc, #120]	@ (8001118 <readHoldingRegs+0xe0>)
 800109e:	2201      	movs	r2, #1
 80010a0:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 80010a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001114 <readHoldingRegs+0xdc>)
 80010a4:	785a      	ldrb	r2, [r3, #1]
 80010a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001118 <readHoldingRegs+0xe0>)
 80010a8:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 80010aa:	887b      	ldrh	r3, [r7, #2]
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	4b19      	ldr	r3, [pc, #100]	@ (8001118 <readHoldingRegs+0xe0>)
 80010b4:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 80010b6:	2303      	movs	r3, #3
 80010b8:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80010ba:	2300      	movs	r3, #0
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	e01b      	b.n	80010f8 <readHoldingRegs+0xc0>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 80010c0:	89fb      	ldrh	r3, [r7, #14]
 80010c2:	4a16      	ldr	r2, [pc, #88]	@ (800111c <readHoldingRegs+0xe4>)
 80010c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010c8:	0a1b      	lsrs	r3, r3, #8
 80010ca:	b299      	uxth	r1, r3
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	1c5a      	adds	r2, r3, #1
 80010d0:	60ba      	str	r2, [r7, #8]
 80010d2:	b2c9      	uxtb	r1, r1
 80010d4:	4a10      	ldr	r2, [pc, #64]	@ (8001118 <readHoldingRegs+0xe0>)
 80010d6:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 80010d8:	89fb      	ldrh	r3, [r7, #14]
 80010da:	4a10      	ldr	r2, [pc, #64]	@ (800111c <readHoldingRegs+0xe4>)
 80010dc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	1c5a      	adds	r2, r3, #1
 80010e4:	60ba      	str	r2, [r7, #8]
 80010e6:	b2c9      	uxtb	r1, r1
 80010e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001118 <readHoldingRegs+0xe0>)
 80010ea:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 80010ec:	89fb      	ldrh	r3, [r7, #14]
 80010ee:	3301      	adds	r3, #1
 80010f0:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	3301      	adds	r3, #1
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	887b      	ldrh	r3, [r7, #2]
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	dbdf      	blt.n	80010c0 <readHoldingRegs+0x88>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	4805      	ldr	r0, [pc, #20]	@ (8001118 <readHoldingRegs+0xe0>)
 8001104:	f7ff ff4c 	bl	8000fa0 <sendData>
	return 1;   // success
 8001108:	2301      	movs	r3, #1
}
 800110a:	4618      	mov	r0, r3
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000134 	.word	0x20000134
 8001118:	20000234 	.word	0x20000234
 800111c:	200005f8 	.word	0x200005f8

08001120 <readInputRegs>:

uint8_t readInputRegs (void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 8001126:	4b35      	ldr	r3, [pc, #212]	@ (80011fc <readInputRegs+0xdc>)
 8001128:	789b      	ldrb	r3, [r3, #2]
 800112a:	021b      	lsls	r3, r3, #8
 800112c:	b21a      	sxth	r2, r3
 800112e:	4b33      	ldr	r3, [pc, #204]	@ (80011fc <readInputRegs+0xdc>)
 8001130:	78db      	ldrb	r3, [r3, #3]
 8001132:	b21b      	sxth	r3, r3
 8001134:	4313      	orrs	r3, r2
 8001136:	b21b      	sxth	r3, r3
 8001138:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800113a:	4b30      	ldr	r3, [pc, #192]	@ (80011fc <readInputRegs+0xdc>)
 800113c:	791b      	ldrb	r3, [r3, #4]
 800113e:	021b      	lsls	r3, r3, #8
 8001140:	b21a      	sxth	r2, r3
 8001142:	4b2e      	ldr	r3, [pc, #184]	@ (80011fc <readInputRegs+0xdc>)
 8001144:	795b      	ldrb	r3, [r3, #5]
 8001146:	b21b      	sxth	r3, r3
 8001148:	4313      	orrs	r3, r2
 800114a:	b21b      	sxth	r3, r3
 800114c:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 800114e:	887b      	ldrh	r3, [r7, #2]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d003      	beq.n	800115c <readInputRegs+0x3c>
 8001154:	887b      	ldrh	r3, [r7, #2]
 8001156:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800115a:	d304      	bcc.n	8001166 <readInputRegs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800115c:	2003      	movs	r0, #3
 800115e:	f7ff ff4b 	bl	8000ff8 <modbusException>
		return 0;
 8001162:	2300      	movs	r3, #0
 8001164:	e045      	b.n	80011f2 <readInputRegs+0xd2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 8001166:	89fa      	ldrh	r2, [r7, #14]
 8001168:	887b      	ldrh	r3, [r7, #2]
 800116a:	4413      	add	r3, r2
 800116c:	b29b      	uxth	r3, r3
 800116e:	3b01      	subs	r3, #1
 8001170:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 8001172:	883b      	ldrh	r3, [r7, #0]
 8001174:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001178:	d304      	bcc.n	8001184 <readInputRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800117a:	2002      	movs	r0, #2
 800117c:	f7ff ff3c 	bl	8000ff8 <modbusException>
		return 0;
 8001180:	2300      	movs	r3, #0
 8001182:	e036      	b.n	80011f2 <readInputRegs+0xd2>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 8001184:	4b1e      	ldr	r3, [pc, #120]	@ (8001200 <readInputRegs+0xe0>)
 8001186:	2201      	movs	r2, #1
 8001188:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800118a:	4b1c      	ldr	r3, [pc, #112]	@ (80011fc <readInputRegs+0xdc>)
 800118c:	785a      	ldrb	r2, [r3, #1]
 800118e:	4b1c      	ldr	r3, [pc, #112]	@ (8001200 <readInputRegs+0xe0>)
 8001190:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 8001192:	887b      	ldrh	r3, [r7, #2]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	005b      	lsls	r3, r3, #1
 8001198:	b2da      	uxtb	r2, r3
 800119a:	4b19      	ldr	r3, [pc, #100]	@ (8001200 <readInputRegs+0xe0>)
 800119c:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800119e:	2303      	movs	r3, #3
 80011a0:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	e01b      	b.n	80011e0 <readInputRegs+0xc0>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 80011a8:	89fb      	ldrh	r3, [r7, #14]
 80011aa:	4a16      	ldr	r2, [pc, #88]	@ (8001204 <readInputRegs+0xe4>)
 80011ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011b0:	0a1b      	lsrs	r3, r3, #8
 80011b2:	b299      	uxth	r1, r3
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	1c5a      	adds	r2, r3, #1
 80011b8:	60ba      	str	r2, [r7, #8]
 80011ba:	b2c9      	uxtb	r1, r1
 80011bc:	4a10      	ldr	r2, [pc, #64]	@ (8001200 <readInputRegs+0xe0>)
 80011be:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 80011c0:	89fb      	ldrh	r3, [r7, #14]
 80011c2:	4a10      	ldr	r2, [pc, #64]	@ (8001204 <readInputRegs+0xe4>)
 80011c4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	1c5a      	adds	r2, r3, #1
 80011cc:	60ba      	str	r2, [r7, #8]
 80011ce:	b2c9      	uxtb	r1, r1
 80011d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001200 <readInputRegs+0xe0>)
 80011d2:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 80011d4:	89fb      	ldrh	r3, [r7, #14]
 80011d6:	3301      	adds	r3, #1
 80011d8:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3301      	adds	r3, #1
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	887b      	ldrh	r3, [r7, #2]
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	dbdf      	blt.n	80011a8 <readInputRegs+0x88>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 80011e8:	68b9      	ldr	r1, [r7, #8]
 80011ea:	4805      	ldr	r0, [pc, #20]	@ (8001200 <readInputRegs+0xe0>)
 80011ec:	f7ff fed8 	bl	8000fa0 <sendData>
	return 1;   // success
 80011f0:	2301      	movs	r3, #1
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000134 	.word	0x20000134
 8001200:	20000234 	.word	0x20000234
 8001204:	20000064 	.word	0x20000064

08001208 <readCoils>:

uint8_t readCoils (void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b088      	sub	sp, #32
 800120c:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800120e:	4b52      	ldr	r3, [pc, #328]	@ (8001358 <readCoils+0x150>)
 8001210:	789b      	ldrb	r3, [r3, #2]
 8001212:	021b      	lsls	r3, r3, #8
 8001214:	b21a      	sxth	r2, r3
 8001216:	4b50      	ldr	r3, [pc, #320]	@ (8001358 <readCoils+0x150>)
 8001218:	78db      	ldrb	r3, [r3, #3]
 800121a:	b21b      	sxth	r3, r3
 800121c:	4313      	orrs	r3, r2
 800121e:	b21b      	sxth	r3, r3
 8001220:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 8001222:	4b4d      	ldr	r3, [pc, #308]	@ (8001358 <readCoils+0x150>)
 8001224:	791b      	ldrb	r3, [r3, #4]
 8001226:	021b      	lsls	r3, r3, #8
 8001228:	b21a      	sxth	r2, r3
 800122a:	4b4b      	ldr	r3, [pc, #300]	@ (8001358 <readCoils+0x150>)
 800122c:	795b      	ldrb	r3, [r3, #5]
 800122e:	b21b      	sxth	r3, r3
 8001230:	4313      	orrs	r3, r2
 8001232:	b21b      	sxth	r3, r3
 8001234:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 8001236:	893b      	ldrh	r3, [r7, #8]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d003      	beq.n	8001244 <readCoils+0x3c>
 800123c:	893b      	ldrh	r3, [r7, #8]
 800123e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001242:	d904      	bls.n	800124e <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 8001244:	2003      	movs	r0, #3
 8001246:	f7ff fed7 	bl	8000ff8 <modbusException>
		return 0;
 800124a:	2300      	movs	r3, #0
 800124c:	e080      	b.n	8001350 <readCoils+0x148>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800124e:	897a      	ldrh	r2, [r7, #10]
 8001250:	893b      	ldrh	r3, [r7, #8]
 8001252:	4413      	add	r3, r2
 8001254:	b29b      	uxth	r3, r3
 8001256:	3b01      	subs	r3, #1
 8001258:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	2bc7      	cmp	r3, #199	@ 0xc7
 800125e:	d904      	bls.n	800126a <readCoils+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001260:	2002      	movs	r0, #2
 8001262:	f7ff fec9 	bl	8000ff8 <modbusException>
		return 0;
 8001266:	2300      	movs	r3, #0
 8001268:	e072      	b.n	8001350 <readCoils+0x148>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800126a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800126e:	2100      	movs	r1, #0
 8001270:	483a      	ldr	r0, [pc, #232]	@ (800135c <readCoils+0x154>)
 8001272:	f005 fbc5 	bl	8006a00 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 8001276:	4b39      	ldr	r3, [pc, #228]	@ (800135c <readCoils+0x154>)
 8001278:	2201      	movs	r2, #1
 800127a:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800127c:	4b36      	ldr	r3, [pc, #216]	@ (8001358 <readCoils+0x150>)
 800127e:	785a      	ldrb	r2, [r3, #1]
 8001280:	4b36      	ldr	r3, [pc, #216]	@ (800135c <readCoils+0x154>)
 8001282:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 8001284:	893b      	ldrh	r3, [r7, #8]
 8001286:	08db      	lsrs	r3, r3, #3
 8001288:	b29b      	uxth	r3, r3
 800128a:	b2db      	uxtb	r3, r3
 800128c:	893a      	ldrh	r2, [r7, #8]
 800128e:	f002 0207 	and.w	r2, r2, #7
 8001292:	b292      	uxth	r2, r2
 8001294:	2a00      	cmp	r2, #0
 8001296:	bf14      	ite	ne
 8001298:	2201      	movne	r2, #1
 800129a:	2200      	moveq	r2, #0
 800129c:	b2d2      	uxtb	r2, r2
 800129e:	4413      	add	r3, r2
 80012a0:	b2da      	uxtb	r2, r3
 80012a2:	4b2e      	ldr	r3, [pc, #184]	@ (800135c <readCoils+0x154>)
 80012a4:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 80012a6:	2303      	movs	r3, #3
 80012a8:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 80012aa:	897b      	ldrh	r3, [r7, #10]
 80012ac:	08db      	lsrs	r3, r3, #3
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 80012b2:	897b      	ldrh	r3, [r7, #10]
 80012b4:	f003 0307 	and.w	r3, r3, #7
 80012b8:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 80012ba:	2300      	movs	r3, #0
 80012bc:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	e033      	b.n	800132c <readCoils+0x124>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 80012c4:	4a25      	ldr	r2, [pc, #148]	@ (800135c <readCoils+0x154>)
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	4413      	add	r3, r2
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	b25a      	sxtb	r2, r3
 80012ce:	4924      	ldr	r1, [pc, #144]	@ (8001360 <readCoils+0x158>)
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	440b      	add	r3, r1
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	4619      	mov	r1, r3
 80012d8:	8afb      	ldrh	r3, [r7, #22]
 80012da:	fa41 f303 	asr.w	r3, r1, r3
 80012de:	f003 0101 	and.w	r1, r3, #1
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	fa01 f303 	lsl.w	r3, r1, r3
 80012e8:	b25b      	sxtb	r3, r3
 80012ea:	4313      	orrs	r3, r2
 80012ec:	b25b      	sxtb	r3, r3
 80012ee:	b2d9      	uxtb	r1, r3
 80012f0:	4a1a      	ldr	r2, [pc, #104]	@ (800135c <readCoils+0x154>)
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	4413      	add	r3, r2
 80012f6:	460a      	mov	r2, r1
 80012f8:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	3301      	adds	r3, #1
 80012fe:	613b      	str	r3, [r7, #16]
 8001300:	8afb      	ldrh	r3, [r7, #22]
 8001302:	3301      	adds	r3, #1
 8001304:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	2b07      	cmp	r3, #7
 800130a:	dd04      	ble.n	8001316 <readCoils+0x10e>
		{
			indxPosition = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	613b      	str	r3, [r7, #16]
			indx++;
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	3301      	adds	r3, #1
 8001314:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 8001316:	8afb      	ldrh	r3, [r7, #22]
 8001318:	2b07      	cmp	r3, #7
 800131a:	d904      	bls.n	8001326 <readCoils+0x11e>
		{
			bitPosition=0;
 800131c:	2300      	movs	r3, #0
 800131e:	82fb      	strh	r3, [r7, #22]
			startByte++;
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	3301      	adds	r3, #1
 8001324:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	3301      	adds	r3, #1
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	893b      	ldrh	r3, [r7, #8]
 800132e:	68fa      	ldr	r2, [r7, #12]
 8001330:	429a      	cmp	r2, r3
 8001332:	dbc7      	blt.n	80012c4 <readCoils+0xbc>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 8001334:	893b      	ldrh	r3, [r7, #8]
 8001336:	f003 0307 	and.w	r3, r3, #7
 800133a:	b29b      	uxth	r3, r3
 800133c:	2b00      	cmp	r3, #0
 800133e:	d002      	beq.n	8001346 <readCoils+0x13e>
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	3301      	adds	r3, #1
 8001344:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 8001346:	69f9      	ldr	r1, [r7, #28]
 8001348:	4804      	ldr	r0, [pc, #16]	@ (800135c <readCoils+0x154>)
 800134a:	f7ff fe29 	bl	8000fa0 <sendData>
	return 1;   // success
 800134e:	2301      	movs	r3, #1
}
 8001350:	4618      	mov	r0, r3
 8001352:	3720      	adds	r7, #32
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000134 	.word	0x20000134
 800135c:	20000234 	.word	0x20000234
 8001360:	200005dc 	.word	0x200005dc

08001364 <readInputs>:

uint8_t readInputs (void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b088      	sub	sp, #32
 8001368:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800136a:	4b52      	ldr	r3, [pc, #328]	@ (80014b4 <readInputs+0x150>)
 800136c:	789b      	ldrb	r3, [r3, #2]
 800136e:	021b      	lsls	r3, r3, #8
 8001370:	b21a      	sxth	r2, r3
 8001372:	4b50      	ldr	r3, [pc, #320]	@ (80014b4 <readInputs+0x150>)
 8001374:	78db      	ldrb	r3, [r3, #3]
 8001376:	b21b      	sxth	r3, r3
 8001378:	4313      	orrs	r3, r2
 800137a:	b21b      	sxth	r3, r3
 800137c:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800137e:	4b4d      	ldr	r3, [pc, #308]	@ (80014b4 <readInputs+0x150>)
 8001380:	791b      	ldrb	r3, [r3, #4]
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	b21a      	sxth	r2, r3
 8001386:	4b4b      	ldr	r3, [pc, #300]	@ (80014b4 <readInputs+0x150>)
 8001388:	795b      	ldrb	r3, [r3, #5]
 800138a:	b21b      	sxth	r3, r3
 800138c:	4313      	orrs	r3, r2
 800138e:	b21b      	sxth	r3, r3
 8001390:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 8001392:	893b      	ldrh	r3, [r7, #8]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d003      	beq.n	80013a0 <readInputs+0x3c>
 8001398:	893b      	ldrh	r3, [r7, #8]
 800139a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800139e:	d904      	bls.n	80013aa <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 80013a0:	2003      	movs	r0, #3
 80013a2:	f7ff fe29 	bl	8000ff8 <modbusException>
		return 0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	e080      	b.n	80014ac <readInputs+0x148>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 80013aa:	897a      	ldrh	r2, [r7, #10]
 80013ac:	893b      	ldrh	r3, [r7, #8]
 80013ae:	4413      	add	r3, r2
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	3b01      	subs	r3, #1
 80013b4:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 80013b6:	88fb      	ldrh	r3, [r7, #6]
 80013b8:	2bc7      	cmp	r3, #199	@ 0xc7
 80013ba:	d904      	bls.n	80013c6 <readInputs+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80013bc:	2002      	movs	r0, #2
 80013be:	f7ff fe1b 	bl	8000ff8 <modbusException>
		return 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	e072      	b.n	80014ac <readInputs+0x148>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 80013c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013ca:	2100      	movs	r1, #0
 80013cc:	483a      	ldr	r0, [pc, #232]	@ (80014b8 <readInputs+0x154>)
 80013ce:	f005 fb17 	bl	8006a00 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 80013d2:	4b39      	ldr	r3, [pc, #228]	@ (80014b8 <readInputs+0x154>)
 80013d4:	2201      	movs	r2, #1
 80013d6:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 80013d8:	4b36      	ldr	r3, [pc, #216]	@ (80014b4 <readInputs+0x150>)
 80013da:	785a      	ldrb	r2, [r3, #1]
 80013dc:	4b36      	ldr	r3, [pc, #216]	@ (80014b8 <readInputs+0x154>)
 80013de:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 80013e0:	893b      	ldrh	r3, [r7, #8]
 80013e2:	08db      	lsrs	r3, r3, #3
 80013e4:	b29b      	uxth	r3, r3
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	893a      	ldrh	r2, [r7, #8]
 80013ea:	f002 0207 	and.w	r2, r2, #7
 80013ee:	b292      	uxth	r2, r2
 80013f0:	2a00      	cmp	r2, #0
 80013f2:	bf14      	ite	ne
 80013f4:	2201      	movne	r2, #1
 80013f6:	2200      	moveq	r2, #0
 80013f8:	b2d2      	uxtb	r2, r2
 80013fa:	4413      	add	r3, r2
 80013fc:	b2da      	uxtb	r2, r3
 80013fe:	4b2e      	ldr	r3, [pc, #184]	@ (80014b8 <readInputs+0x154>)
 8001400:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 8001402:	2303      	movs	r3, #3
 8001404:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 8001406:	897b      	ldrh	r3, [r7, #10]
 8001408:	08db      	lsrs	r3, r3, #3
 800140a:	b29b      	uxth	r3, r3
 800140c:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800140e:	897b      	ldrh	r3, [r7, #10]
 8001410:	f003 0307 	and.w	r3, r3, #7
 8001414:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 8001416:	2300      	movs	r3, #0
 8001418:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	e033      	b.n	8001488 <readInputs+0x124>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 8001420:	4a25      	ldr	r2, [pc, #148]	@ (80014b8 <readInputs+0x154>)
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	4413      	add	r3, r2
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	b25a      	sxtb	r2, r3
 800142a:	4924      	ldr	r1, [pc, #144]	@ (80014bc <readInputs+0x158>)
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	440b      	add	r3, r1
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	4619      	mov	r1, r3
 8001434:	8afb      	ldrh	r3, [r7, #22]
 8001436:	fa41 f303 	asr.w	r3, r1, r3
 800143a:	f003 0101 	and.w	r1, r3, #1
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	fa01 f303 	lsl.w	r3, r1, r3
 8001444:	b25b      	sxtb	r3, r3
 8001446:	4313      	orrs	r3, r2
 8001448:	b25b      	sxtb	r3, r3
 800144a:	b2d9      	uxtb	r1, r3
 800144c:	4a1a      	ldr	r2, [pc, #104]	@ (80014b8 <readInputs+0x154>)
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	4413      	add	r3, r2
 8001452:	460a      	mov	r2, r1
 8001454:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	3301      	adds	r3, #1
 800145a:	613b      	str	r3, [r7, #16]
 800145c:	8afb      	ldrh	r3, [r7, #22]
 800145e:	3301      	adds	r3, #1
 8001460:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	2b07      	cmp	r3, #7
 8001466:	dd04      	ble.n	8001472 <readInputs+0x10e>
		{
			indxPosition = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	613b      	str	r3, [r7, #16]
			indx++;
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	3301      	adds	r3, #1
 8001470:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 8001472:	8afb      	ldrh	r3, [r7, #22]
 8001474:	2b07      	cmp	r3, #7
 8001476:	d904      	bls.n	8001482 <readInputs+0x11e>
		{
			bitPosition=0;
 8001478:	2300      	movs	r3, #0
 800147a:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	3301      	adds	r3, #1
 8001480:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	3301      	adds	r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	893b      	ldrh	r3, [r7, #8]
 800148a:	68fa      	ldr	r2, [r7, #12]
 800148c:	429a      	cmp	r2, r3
 800148e:	dbc7      	blt.n	8001420 <readInputs+0xbc>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 8001490:	893b      	ldrh	r3, [r7, #8]
 8001492:	f003 0307 	and.w	r3, r3, #7
 8001496:	b29b      	uxth	r3, r3
 8001498:	2b00      	cmp	r3, #0
 800149a:	d002      	beq.n	80014a2 <readInputs+0x13e>
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	3301      	adds	r3, #1
 80014a0:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 80014a2:	69f9      	ldr	r1, [r7, #28]
 80014a4:	4804      	ldr	r0, [pc, #16]	@ (80014b8 <readInputs+0x154>)
 80014a6:	f7ff fd7b 	bl	8000fa0 <sendData>
	return 1;   // success
 80014aa:	2301      	movs	r3, #1
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3720      	adds	r7, #32
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000134 	.word	0x20000134
 80014b8:	20000234 	.word	0x20000234
 80014bc:	200005c0 	.word	0x200005c0

080014c0 <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 80014c6:	4b39      	ldr	r3, [pc, #228]	@ (80015ac <writeHoldingRegs+0xec>)
 80014c8:	789b      	ldrb	r3, [r3, #2]
 80014ca:	021b      	lsls	r3, r3, #8
 80014cc:	b21a      	sxth	r2, r3
 80014ce:	4b37      	ldr	r3, [pc, #220]	@ (80015ac <writeHoldingRegs+0xec>)
 80014d0:	78db      	ldrb	r3, [r3, #3]
 80014d2:	b21b      	sxth	r3, r3
 80014d4:	4313      	orrs	r3, r2
 80014d6:	b21b      	sxth	r3, r3
 80014d8:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 80014da:	4b34      	ldr	r3, [pc, #208]	@ (80015ac <writeHoldingRegs+0xec>)
 80014dc:	791b      	ldrb	r3, [r3, #4]
 80014de:	021b      	lsls	r3, r3, #8
 80014e0:	b21a      	sxth	r2, r3
 80014e2:	4b32      	ldr	r3, [pc, #200]	@ (80015ac <writeHoldingRegs+0xec>)
 80014e4:	795b      	ldrb	r3, [r3, #5]
 80014e6:	b21b      	sxth	r3, r3
 80014e8:	4313      	orrs	r3, r2
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	807b      	strh	r3, [r7, #2]
	if ((numRegs<Min_NumRegs)||(numRegs>Max_NumRegs))  // maximum no. of Registers as per the PDF
 80014ee:	887b      	ldrh	r3, [r7, #2]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d003      	beq.n	80014fc <writeHoldingRegs+0x3c>
 80014f4:	887b      	ldrh	r3, [r7, #2]
 80014f6:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80014fa:	d304      	bcc.n	8001506 <writeHoldingRegs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 80014fc:	2003      	movs	r0, #3
 80014fe:	f7ff fd7b 	bl	8000ff8 <modbusException>
		return 0;
 8001502:	2300      	movs	r3, #0
 8001504:	e04d      	b.n	80015a2 <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 8001506:	89fa      	ldrh	r2, [r7, #14]
 8001508:	887b      	ldrh	r3, [r7, #2]
 800150a:	4413      	add	r3, r2
 800150c:	b29b      	uxth	r3, r3
 800150e:	3b01      	subs	r3, #1
 8001510:	803b      	strh	r3, [r7, #0]
	if (endAddr>Max_NumRegs)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 8001512:	883b      	ldrh	r3, [r7, #0]
 8001514:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001518:	d304      	bcc.n	8001524 <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800151a:	2002      	movs	r0, #2
 800151c:	f7ff fd6c 	bl	8000ff8 <modbusException>
		return 0;
 8001520:	2300      	movs	r3, #0
 8001522:	e03e      	b.n	80015a2 <writeHoldingRegs+0xe2>

	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */
	int indx = 7;  // we need to keep track of index in RxData
 8001524:	2307      	movs	r3, #7
 8001526:	60bb      	str	r3, [r7, #8]
	for (int i=0; i<numRegs; i++)
 8001528:	2300      	movs	r3, #0
 800152a:	607b      	str	r3, [r7, #4]
 800152c:	e019      	b.n	8001562 <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	1c5a      	adds	r2, r3, #1
 8001532:	60ba      	str	r2, [r7, #8]
 8001534:	4a1d      	ldr	r2, [pc, #116]	@ (80015ac <writeHoldingRegs+0xec>)
 8001536:	5cd3      	ldrb	r3, [r2, r3]
 8001538:	021b      	lsls	r3, r3, #8
 800153a:	b21a      	sxth	r2, r3
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	1c59      	adds	r1, r3, #1
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	491a      	ldr	r1, [pc, #104]	@ (80015ac <writeHoldingRegs+0xec>)
 8001544:	5ccb      	ldrb	r3, [r1, r3]
 8001546:	b21b      	sxth	r3, r3
 8001548:	4313      	orrs	r3, r2
 800154a:	b219      	sxth	r1, r3
 800154c:	89fb      	ldrh	r3, [r7, #14]
 800154e:	1c5a      	adds	r2, r3, #1
 8001550:	81fa      	strh	r2, [r7, #14]
 8001552:	461a      	mov	r2, r3
 8001554:	b289      	uxth	r1, r1
 8001556:	4b16      	ldr	r3, [pc, #88]	@ (80015b0 <writeHoldingRegs+0xf0>)
 8001558:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3301      	adds	r3, #1
 8001560:	607b      	str	r3, [r7, #4]
 8001562:	887b      	ldrh	r3, [r7, #2]
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	429a      	cmp	r2, r3
 8001568:	dbe1      	blt.n	800152e <writeHoldingRegs+0x6e>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800156a:	4b12      	ldr	r3, [pc, #72]	@ (80015b4 <writeHoldingRegs+0xf4>)
 800156c:	2201      	movs	r2, #1
 800156e:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 8001570:	4b0e      	ldr	r3, [pc, #56]	@ (80015ac <writeHoldingRegs+0xec>)
 8001572:	785a      	ldrb	r2, [r3, #1]
 8001574:	4b0f      	ldr	r3, [pc, #60]	@ (80015b4 <writeHoldingRegs+0xf4>)
 8001576:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8001578:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <writeHoldingRegs+0xec>)
 800157a:	789a      	ldrb	r2, [r3, #2]
 800157c:	4b0d      	ldr	r3, [pc, #52]	@ (80015b4 <writeHoldingRegs+0xf4>)
 800157e:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 8001580:	4b0a      	ldr	r3, [pc, #40]	@ (80015ac <writeHoldingRegs+0xec>)
 8001582:	78da      	ldrb	r2, [r3, #3]
 8001584:	4b0b      	ldr	r3, [pc, #44]	@ (80015b4 <writeHoldingRegs+0xf4>)
 8001586:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 8001588:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <writeHoldingRegs+0xec>)
 800158a:	791a      	ldrb	r2, [r3, #4]
 800158c:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <writeHoldingRegs+0xf4>)
 800158e:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 8001590:	4b06      	ldr	r3, [pc, #24]	@ (80015ac <writeHoldingRegs+0xec>)
 8001592:	795a      	ldrb	r2, [r3, #5]
 8001594:	4b07      	ldr	r3, [pc, #28]	@ (80015b4 <writeHoldingRegs+0xf4>)
 8001596:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8001598:	2106      	movs	r1, #6
 800159a:	4806      	ldr	r0, [pc, #24]	@ (80015b4 <writeHoldingRegs+0xf4>)
 800159c:	f7ff fd00 	bl	8000fa0 <sendData>
	return 1;   // success
 80015a0:	2301      	movs	r3, #1
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20000134 	.word	0x20000134
 80015b0:	200005f8 	.word	0x200005f8
 80015b4:	20000234 	.word	0x20000234

080015b8 <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 80015be:	4b20      	ldr	r3, [pc, #128]	@ (8001640 <writeSingleReg+0x88>)
 80015c0:	789b      	ldrb	r3, [r3, #2]
 80015c2:	021b      	lsls	r3, r3, #8
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001640 <writeSingleReg+0x88>)
 80015c8:	78db      	ldrb	r3, [r3, #3]
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	4313      	orrs	r3, r2
 80015ce:	b21b      	sxth	r3, r3
 80015d0:	80fb      	strh	r3, [r7, #6]

	if (startAddr>Max_NumRegs)  // The Register Address can not be more than 299 as we only have record of 300 Registers in total
 80015d2:	88fb      	ldrh	r3, [r7, #6]
 80015d4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80015d8:	d304      	bcc.n	80015e4 <writeSingleReg+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 80015da:	2002      	movs	r0, #2
 80015dc:	f7ff fd0c 	bl	8000ff8 <modbusException>
		return 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	e029      	b.n	8001638 <writeSingleReg+0x80>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 80015e4:	4b16      	ldr	r3, [pc, #88]	@ (8001640 <writeSingleReg+0x88>)
 80015e6:	791b      	ldrb	r3, [r3, #4]
 80015e8:	021b      	lsls	r3, r3, #8
 80015ea:	b21a      	sxth	r2, r3
 80015ec:	4b14      	ldr	r3, [pc, #80]	@ (8001640 <writeSingleReg+0x88>)
 80015ee:	795b      	ldrb	r3, [r3, #5]
 80015f0:	b21b      	sxth	r3, r3
 80015f2:	4313      	orrs	r3, r2
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	88fb      	ldrh	r3, [r7, #6]
 80015f8:	b291      	uxth	r1, r2
 80015fa:	4a12      	ldr	r2, [pc, #72]	@ (8001644 <writeSingleReg+0x8c>)
 80015fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8001600:	4b11      	ldr	r3, [pc, #68]	@ (8001648 <writeSingleReg+0x90>)
 8001602:	2201      	movs	r2, #1
 8001604:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 8001606:	4b0e      	ldr	r3, [pc, #56]	@ (8001640 <writeSingleReg+0x88>)
 8001608:	785a      	ldrb	r2, [r3, #1]
 800160a:	4b0f      	ldr	r3, [pc, #60]	@ (8001648 <writeSingleReg+0x90>)
 800160c:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800160e:	4b0c      	ldr	r3, [pc, #48]	@ (8001640 <writeSingleReg+0x88>)
 8001610:	789a      	ldrb	r2, [r3, #2]
 8001612:	4b0d      	ldr	r3, [pc, #52]	@ (8001648 <writeSingleReg+0x90>)
 8001614:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 8001616:	4b0a      	ldr	r3, [pc, #40]	@ (8001640 <writeSingleReg+0x88>)
 8001618:	78da      	ldrb	r2, [r3, #3]
 800161a:	4b0b      	ldr	r3, [pc, #44]	@ (8001648 <writeSingleReg+0x90>)
 800161c:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 800161e:	4b08      	ldr	r3, [pc, #32]	@ (8001640 <writeSingleReg+0x88>)
 8001620:	791a      	ldrb	r2, [r3, #4]
 8001622:	4b09      	ldr	r3, [pc, #36]	@ (8001648 <writeSingleReg+0x90>)
 8001624:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 8001626:	4b06      	ldr	r3, [pc, #24]	@ (8001640 <writeSingleReg+0x88>)
 8001628:	795a      	ldrb	r2, [r3, #5]
 800162a:	4b07      	ldr	r3, [pc, #28]	@ (8001648 <writeSingleReg+0x90>)
 800162c:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800162e:	2106      	movs	r1, #6
 8001630:	4805      	ldr	r0, [pc, #20]	@ (8001648 <writeSingleReg+0x90>)
 8001632:	f7ff fcb5 	bl	8000fa0 <sendData>
	return 1;   // success
 8001636:	2301      	movs	r3, #1
}
 8001638:	4618      	mov	r0, r3
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20000134 	.word	0x20000134
 8001644:	200005f8 	.word	0x200005f8
 8001648:	20000234 	.word	0x20000234

0800164c <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 8001652:	4b38      	ldr	r3, [pc, #224]	@ (8001734 <writeSingleCoil+0xe8>)
 8001654:	789b      	ldrb	r3, [r3, #2]
 8001656:	021b      	lsls	r3, r3, #8
 8001658:	b21a      	sxth	r2, r3
 800165a:	4b36      	ldr	r3, [pc, #216]	@ (8001734 <writeSingleCoil+0xe8>)
 800165c:	78db      	ldrb	r3, [r3, #3]
 800165e:	b21b      	sxth	r3, r3
 8001660:	4313      	orrs	r3, r2
 8001662:	b21b      	sxth	r3, r3
 8001664:	81fb      	strh	r3, [r7, #14]

	if (startAddr>199)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 8001666:	89fb      	ldrh	r3, [r7, #14]
 8001668:	2bc7      	cmp	r3, #199	@ 0xc7
 800166a:	d904      	bls.n	8001676 <writeSingleCoil+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800166c:	2002      	movs	r0, #2
 800166e:	f7ff fcc3 	bl	8000ff8 <modbusException>
		return 0;
 8001672:	2300      	movs	r3, #0
 8001674:	e05a      	b.n	800172c <writeSingleCoil+0xe0>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 8001676:	89fb      	ldrh	r3, [r7, #14]
 8001678:	08db      	lsrs	r3, r3, #3
 800167a:	b29b      	uxth	r3, r3
 800167c:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800167e:	89fb      	ldrh	r3, [r7, #14]
 8001680:	f003 0307 	and.w	r3, r3, #7
 8001684:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 8001686:	4b2b      	ldr	r3, [pc, #172]	@ (8001734 <writeSingleCoil+0xe8>)
 8001688:	791b      	ldrb	r3, [r3, #4]
 800168a:	2bff      	cmp	r3, #255	@ 0xff
 800168c:	d116      	bne.n	80016bc <writeSingleCoil+0x70>
 800168e:	4b29      	ldr	r3, [pc, #164]	@ (8001734 <writeSingleCoil+0xe8>)
 8001690:	795b      	ldrb	r3, [r3, #5]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d112      	bne.n	80016bc <writeSingleCoil+0x70>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 8001696:	4a28      	ldr	r2, [pc, #160]	@ (8001738 <writeSingleCoil+0xec>)
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	4413      	add	r3, r2
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	b25a      	sxtb	r2, r3
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	2101      	movs	r1, #1
 80016a4:	fa01 f303 	lsl.w	r3, r1, r3
 80016a8:	b25b      	sxtb	r3, r3
 80016aa:	4313      	orrs	r3, r2
 80016ac:	b25b      	sxtb	r3, r3
 80016ae:	b2d9      	uxtb	r1, r3
 80016b0:	4a21      	ldr	r2, [pc, #132]	@ (8001738 <writeSingleCoil+0xec>)
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	4413      	add	r3, r2
 80016b6:	460a      	mov	r2, r1
 80016b8:	701a      	strb	r2, [r3, #0]
 80016ba:	e01b      	b.n	80016f4 <writeSingleCoil+0xa8>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 80016bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001734 <writeSingleCoil+0xe8>)
 80016be:	791b      	ldrb	r3, [r3, #4]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d117      	bne.n	80016f4 <writeSingleCoil+0xa8>
 80016c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001734 <writeSingleCoil+0xe8>)
 80016c6:	795b      	ldrb	r3, [r3, #5]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d113      	bne.n	80016f4 <writeSingleCoil+0xa8>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 80016cc:	4a1a      	ldr	r2, [pc, #104]	@ (8001738 <writeSingleCoil+0xec>)
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	4413      	add	r3, r2
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	b25a      	sxtb	r2, r3
 80016d6:	88fb      	ldrh	r3, [r7, #6]
 80016d8:	2101      	movs	r1, #1
 80016da:	fa01 f303 	lsl.w	r3, r1, r3
 80016de:	b25b      	sxtb	r3, r3
 80016e0:	43db      	mvns	r3, r3
 80016e2:	b25b      	sxtb	r3, r3
 80016e4:	4013      	ands	r3, r2
 80016e6:	b25b      	sxtb	r3, r3
 80016e8:	b2d9      	uxtb	r1, r3
 80016ea:	4a13      	ldr	r2, [pc, #76]	@ (8001738 <writeSingleCoil+0xec>)
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	4413      	add	r3, r2
 80016f0:	460a      	mov	r2, r1
 80016f2:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 80016f4:	4b11      	ldr	r3, [pc, #68]	@ (800173c <writeSingleCoil+0xf0>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 80016fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001734 <writeSingleCoil+0xe8>)
 80016fc:	785a      	ldrb	r2, [r3, #1]
 80016fe:	4b0f      	ldr	r3, [pc, #60]	@ (800173c <writeSingleCoil+0xf0>)
 8001700:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 8001702:	4b0c      	ldr	r3, [pc, #48]	@ (8001734 <writeSingleCoil+0xe8>)
 8001704:	789a      	ldrb	r2, [r3, #2]
 8001706:	4b0d      	ldr	r3, [pc, #52]	@ (800173c <writeSingleCoil+0xf0>)
 8001708:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800170a:	4b0a      	ldr	r3, [pc, #40]	@ (8001734 <writeSingleCoil+0xe8>)
 800170c:	78da      	ldrb	r2, [r3, #3]
 800170e:	4b0b      	ldr	r3, [pc, #44]	@ (800173c <writeSingleCoil+0xf0>)
 8001710:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 8001712:	4b08      	ldr	r3, [pc, #32]	@ (8001734 <writeSingleCoil+0xe8>)
 8001714:	791a      	ldrb	r2, [r3, #4]
 8001716:	4b09      	ldr	r3, [pc, #36]	@ (800173c <writeSingleCoil+0xf0>)
 8001718:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 800171a:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <writeSingleCoil+0xe8>)
 800171c:	795a      	ldrb	r2, [r3, #5]
 800171e:	4b07      	ldr	r3, [pc, #28]	@ (800173c <writeSingleCoil+0xf0>)
 8001720:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 8001722:	2106      	movs	r1, #6
 8001724:	4805      	ldr	r0, [pc, #20]	@ (800173c <writeSingleCoil+0xf0>)
 8001726:	f7ff fc3b 	bl	8000fa0 <sendData>
	return 1;   // success
 800172a:	2301      	movs	r3, #1
}
 800172c:	4618      	mov	r0, r3
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000134 	.word	0x20000134
 8001738:	200005dc 	.word	0x200005dc
 800173c:	20000234 	.word	0x20000234

08001740 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b088      	sub	sp, #32
 8001744:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 8001746:	4b56      	ldr	r3, [pc, #344]	@ (80018a0 <writeMultiCoils+0x160>)
 8001748:	789b      	ldrb	r3, [r3, #2]
 800174a:	021b      	lsls	r3, r3, #8
 800174c:	b21a      	sxth	r2, r3
 800174e:	4b54      	ldr	r3, [pc, #336]	@ (80018a0 <writeMultiCoils+0x160>)
 8001750:	78db      	ldrb	r3, [r3, #3]
 8001752:	b21b      	sxth	r3, r3
 8001754:	4313      	orrs	r3, r2
 8001756:	b21b      	sxth	r3, r3
 8001758:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800175a:	4b51      	ldr	r3, [pc, #324]	@ (80018a0 <writeMultiCoils+0x160>)
 800175c:	791b      	ldrb	r3, [r3, #4]
 800175e:	021b      	lsls	r3, r3, #8
 8001760:	b21a      	sxth	r2, r3
 8001762:	4b4f      	ldr	r3, [pc, #316]	@ (80018a0 <writeMultiCoils+0x160>)
 8001764:	795b      	ldrb	r3, [r3, #5]
 8001766:	b21b      	sxth	r3, r3
 8001768:	4313      	orrs	r3, r2
 800176a:	b21b      	sxth	r3, r3
 800176c:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 800176e:	893b      	ldrh	r3, [r7, #8]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d003      	beq.n	800177c <writeMultiCoils+0x3c>
 8001774:	893b      	ldrh	r3, [r7, #8]
 8001776:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 800177a:	d904      	bls.n	8001786 <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800177c:	2003      	movs	r0, #3
 800177e:	f7ff fc3b 	bl	8000ff8 <modbusException>
		return 0;
 8001782:	2300      	movs	r3, #0
 8001784:	e088      	b.n	8001898 <writeMultiCoils+0x158>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 8001786:	897a      	ldrh	r2, [r7, #10]
 8001788:	893b      	ldrh	r3, [r7, #8]
 800178a:	4413      	add	r3, r2
 800178c:	b29b      	uxth	r3, r3
 800178e:	3b01      	subs	r3, #1
 8001790:	80fb      	strh	r3, [r7, #6]
	if (endAddr>199)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 8001792:	88fb      	ldrh	r3, [r7, #6]
 8001794:	2bc7      	cmp	r3, #199	@ 0xc7
 8001796:	d904      	bls.n	80017a2 <writeMultiCoils+0x62>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 8001798:	2002      	movs	r0, #2
 800179a:	f7ff fc2d 	bl	8000ff8 <modbusException>
		return 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	e07a      	b.n	8001898 <writeMultiCoils+0x158>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 80017a2:	897b      	ldrh	r3, [r7, #10]
 80017a4:	08db      	lsrs	r3, r3, #3
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 80017aa:	897b      	ldrh	r3, [r7, #10]
 80017ac:	f003 0307 	and.w	r3, r3, #7
 80017b0:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 80017b2:	2300      	movs	r3, #0
 80017b4:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 80017b6:	2307      	movs	r3, #7
 80017b8:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 80017ba:	2300      	movs	r3, #0
 80017bc:	60fb      	str	r3, [r7, #12]
 80017be:	e04b      	b.n	8001858 <writeMultiCoils+0x118>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 80017c0:	4a37      	ldr	r2, [pc, #220]	@ (80018a0 <writeMultiCoils+0x160>)
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	4413      	add	r3, r2
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	461a      	mov	r2, r3
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	fa42 f303 	asr.w	r3, r2, r3
 80017d0:	f003 0301 	and.w	r3, r3, #1
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d012      	beq.n	80017fe <writeMultiCoils+0xbe>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 80017d8:	4a32      	ldr	r2, [pc, #200]	@ (80018a4 <writeMultiCoils+0x164>)
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	4413      	add	r3, r2
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	b25a      	sxtb	r2, r3
 80017e2:	8b7b      	ldrh	r3, [r7, #26]
 80017e4:	2101      	movs	r1, #1
 80017e6:	fa01 f303 	lsl.w	r3, r1, r3
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	b2d9      	uxtb	r1, r3
 80017f2:	4a2c      	ldr	r2, [pc, #176]	@ (80018a4 <writeMultiCoils+0x164>)
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	4413      	add	r3, r2
 80017f8:	460a      	mov	r2, r1
 80017fa:	701a      	strb	r2, [r3, #0]
 80017fc:	e013      	b.n	8001826 <writeMultiCoils+0xe6>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 80017fe:	4a29      	ldr	r2, [pc, #164]	@ (80018a4 <writeMultiCoils+0x164>)
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	4413      	add	r3, r2
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	b25a      	sxtb	r2, r3
 8001808:	8b7b      	ldrh	r3, [r7, #26]
 800180a:	2101      	movs	r1, #1
 800180c:	fa01 f303 	lsl.w	r3, r1, r3
 8001810:	b25b      	sxtb	r3, r3
 8001812:	43db      	mvns	r3, r3
 8001814:	b25b      	sxtb	r3, r3
 8001816:	4013      	ands	r3, r2
 8001818:	b25b      	sxtb	r3, r3
 800181a:	b2d9      	uxtb	r1, r3
 800181c:	4a21      	ldr	r2, [pc, #132]	@ (80018a4 <writeMultiCoils+0x164>)
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	4413      	add	r3, r2
 8001822:	460a      	mov	r2, r1
 8001824:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 8001826:	8b7b      	ldrh	r3, [r7, #26]
 8001828:	3301      	adds	r3, #1
 800182a:	837b      	strh	r3, [r7, #26]
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	3301      	adds	r3, #1
 8001830:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	2b07      	cmp	r3, #7
 8001836:	dd04      	ble.n	8001842 <writeMultiCoils+0x102>
		{
			indxPosition = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	617b      	str	r3, [r7, #20]
			indx++;
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	3301      	adds	r3, #1
 8001840:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 8001842:	8b7b      	ldrh	r3, [r7, #26]
 8001844:	2b07      	cmp	r3, #7
 8001846:	d904      	bls.n	8001852 <writeMultiCoils+0x112>
		{
			bitPosition=0;
 8001848:	2300      	movs	r3, #0
 800184a:	837b      	strh	r3, [r7, #26]
			startByte++;
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	3301      	adds	r3, #1
 8001850:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	3301      	adds	r3, #1
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	893b      	ldrh	r3, [r7, #8]
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	429a      	cmp	r2, r3
 800185e:	dbaf      	blt.n	80017c0 <writeMultiCoils+0x80>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 8001860:	4b11      	ldr	r3, [pc, #68]	@ (80018a8 <writeMultiCoils+0x168>)
 8001862:	2201      	movs	r2, #1
 8001864:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 8001866:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <writeMultiCoils+0x160>)
 8001868:	785a      	ldrb	r2, [r3, #1]
 800186a:	4b0f      	ldr	r3, [pc, #60]	@ (80018a8 <writeMultiCoils+0x168>)
 800186c:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800186e:	4b0c      	ldr	r3, [pc, #48]	@ (80018a0 <writeMultiCoils+0x160>)
 8001870:	789a      	ldrb	r2, [r3, #2]
 8001872:	4b0d      	ldr	r3, [pc, #52]	@ (80018a8 <writeMultiCoils+0x168>)
 8001874:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 8001876:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <writeMultiCoils+0x160>)
 8001878:	78da      	ldrb	r2, [r3, #3]
 800187a:	4b0b      	ldr	r3, [pc, #44]	@ (80018a8 <writeMultiCoils+0x168>)
 800187c:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 800187e:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <writeMultiCoils+0x160>)
 8001880:	791a      	ldrb	r2, [r3, #4]
 8001882:	4b09      	ldr	r3, [pc, #36]	@ (80018a8 <writeMultiCoils+0x168>)
 8001884:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 8001886:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <writeMultiCoils+0x160>)
 8001888:	795a      	ldrb	r2, [r3, #5]
 800188a:	4b07      	ldr	r3, [pc, #28]	@ (80018a8 <writeMultiCoils+0x168>)
 800188c:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800188e:	2106      	movs	r1, #6
 8001890:	4805      	ldr	r0, [pc, #20]	@ (80018a8 <writeMultiCoils+0x168>)
 8001892:	f7ff fb85 	bl	8000fa0 <sendData>
	return 1;   // success
 8001896:	2301      	movs	r3, #1
}
 8001898:	4618      	mov	r0, r3
 800189a:	3720      	adds	r7, #32
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000134 	.word	0x20000134
 80018a4:	200005dc 	.word	0x200005dc
 80018a8:	20000234 	.word	0x20000234

080018ac <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	460b      	mov	r3, r1
 80018b6:	807b      	strh	r3, [r7, #2]
	if (RxData[0] == SLAVE_ID)
 80018b8:	4b28      	ldr	r3, [pc, #160]	@ (800195c <HAL_UARTEx_RxEventCallback+0xb0>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d143      	bne.n	8001948 <HAL_UARTEx_RxEventCallback+0x9c>
		{
			switch (RxData[1]){
 80018c0:	4b26      	ldr	r3, [pc, #152]	@ (800195c <HAL_UARTEx_RxEventCallback+0xb0>)
 80018c2:	785b      	ldrb	r3, [r3, #1]
 80018c4:	3b01      	subs	r3, #1
 80018c6:	2b0f      	cmp	r3, #15
 80018c8:	d83a      	bhi.n	8001940 <HAL_UARTEx_RxEventCallback+0x94>
 80018ca:	a201      	add	r2, pc, #4	@ (adr r2, 80018d0 <HAL_UARTEx_RxEventCallback+0x24>)
 80018cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d0:	08001911 	.word	0x08001911
 80018d4:	08001917 	.word	0x08001917
 80018d8:	0800191d 	.word	0x0800191d
 80018dc:	08001923 	.word	0x08001923
 80018e0:	08001929 	.word	0x08001929
 80018e4:	0800192f 	.word	0x0800192f
 80018e8:	08001941 	.word	0x08001941
 80018ec:	08001941 	.word	0x08001941
 80018f0:	08001941 	.word	0x08001941
 80018f4:	08001941 	.word	0x08001941
 80018f8:	08001941 	.word	0x08001941
 80018fc:	08001941 	.word	0x08001941
 8001900:	08001941 	.word	0x08001941
 8001904:	08001941 	.word	0x08001941
 8001908:	08001935 	.word	0x08001935
 800190c:	0800193b 	.word	0x0800193b
			case 0x01:
				readCoils();
 8001910:	f7ff fc7a 	bl	8001208 <readCoils>
				break;
 8001914:	e018      	b.n	8001948 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x02:
				readInputs();
 8001916:	f7ff fd25 	bl	8001364 <readInputs>
				break;
 800191a:	e015      	b.n	8001948 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x03:
				readHoldingRegs();
 800191c:	f7ff fb8c 	bl	8001038 <readHoldingRegs>
				break;
 8001920:	e012      	b.n	8001948 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x04:
				readInputRegs();
 8001922:	f7ff fbfd 	bl	8001120 <readInputRegs>
				break;
 8001926:	e00f      	b.n	8001948 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x05:
				writeSingleCoil();
 8001928:	f7ff fe90 	bl	800164c <writeSingleCoil>
				break;
 800192c:	e00c      	b.n	8001948 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x06:
				writeSingleReg();
 800192e:	f7ff fe43 	bl	80015b8 <writeSingleReg>
				break;
 8001932:	e009      	b.n	8001948 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x0F:
				writeMultiCoils();
 8001934:	f7ff ff04 	bl	8001740 <writeMultiCoils>
				break;
 8001938:	e006      	b.n	8001948 <HAL_UARTEx_RxEventCallback+0x9c>
			case 0x10:
				writeHoldingRegs();
 800193a:	f7ff fdc1 	bl	80014c0 <writeHoldingRegs>
				break;
 800193e:	e003      	b.n	8001948 <HAL_UARTEx_RxEventCallback+0x9c>
			default:
				modbusException(ILLEGAL_FUNCTION);
 8001940:	2001      	movs	r0, #1
 8001942:	f7ff fb59 	bl	8000ff8 <modbusException>
				break;
 8001946:	bf00      	nop
			}
		}
	HAL_UARTEx_ReceiveToIdle_IT(&huart2, RxData, 256);
 8001948:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800194c:	4903      	ldr	r1, [pc, #12]	@ (800195c <HAL_UARTEx_RxEventCallback+0xb0>)
 800194e:	4804      	ldr	r0, [pc, #16]	@ (8001960 <HAL_UARTEx_RxEventCallback+0xb4>)
 8001950:	f004 f88f 	bl	8005a72 <HAL_UARTEx_ReceiveToIdle_IT>
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000134 	.word	0x20000134
 8001960:	20000578 	.word	0x20000578

08001964 <Set_Speed_Motor_x>:
		.old_pos = 0,
		.target_pulse = 0
};


void Set_Speed_Motor_x(uint16_t f, uint16_t f_max){
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	460a      	mov	r2, r1
 800196e:	80fb      	strh	r3, [r7, #6]
 8001970:	4613      	mov	r3, r2
 8001972:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 8001974:	88fa      	ldrh	r2, [r7, #6]
 8001976:	88bb      	ldrh	r3, [r7, #4]
 8001978:	429a      	cmp	r2, r3
 800197a:	d901      	bls.n	8001980 <Set_Speed_Motor_x+0x1c>
 800197c:	88bb      	ldrh	r3, [r7, #4]
 800197e:	80fb      	strh	r3, [r7, #6]
	set_speed_x(2000000/f);
 8001980:	88fb      	ldrh	r3, [r7, #6]
 8001982:	4a0f      	ldr	r2, [pc, #60]	@ (80019c0 <Set_Speed_Motor_x+0x5c>)
 8001984:	fb92 f2f3 	sdiv	r2, r2, r3
 8001988:	4b0e      	ldr	r3, [pc, #56]	@ (80019c4 <Set_Speed_Motor_x+0x60>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800198e:	88fb      	ldrh	r3, [r7, #6]
 8001990:	4a0b      	ldr	r2, [pc, #44]	@ (80019c0 <Set_Speed_Motor_x+0x5c>)
 8001992:	fb92 f3f3 	sdiv	r3, r2, r3
 8001996:	461a      	mov	r2, r3
 8001998:	4b0a      	ldr	r3, [pc, #40]	@ (80019c4 <Set_Speed_Motor_x+0x60>)
 800199a:	60da      	str	r2, [r3, #12]
	set_pulse_x(2000000/f/2);
 800199c:	88fb      	ldrh	r3, [r7, #6]
 800199e:	4a08      	ldr	r2, [pc, #32]	@ (80019c0 <Set_Speed_Motor_x+0x5c>)
 80019a0:	fb92 f3f3 	sdiv	r3, r2, r3
 80019a4:	0fda      	lsrs	r2, r3, #31
 80019a6:	4413      	add	r3, r2
 80019a8:	105b      	asrs	r3, r3, #1
 80019aa:	461a      	mov	r2, r3
 80019ac:	4b05      	ldr	r3, [pc, #20]	@ (80019c4 <Set_Speed_Motor_x+0x60>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	635a      	str	r2, [r3, #52]	@ 0x34
//	htim8.Instance->ARR = 2000000/f;
//	htim8.Instance->CCR1 = htim8.Instance->ARR / 2;
}
 80019b2:	bf00      	nop
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	001e8480 	.word	0x001e8480
 80019c4:	200004e8 	.word	0x200004e8

080019c8 <Set_Speed_Motor_y>:
void Set_Speed_Motor_y(uint16_t f, uint16_t f_max){
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	460a      	mov	r2, r1
 80019d2:	80fb      	strh	r3, [r7, #6]
 80019d4:	4613      	mov	r3, r2
 80019d6:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 80019d8:	88fa      	ldrh	r2, [r7, #6]
 80019da:	88bb      	ldrh	r3, [r7, #4]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d901      	bls.n	80019e4 <Set_Speed_Motor_y+0x1c>
 80019e0:	88bb      	ldrh	r3, [r7, #4]
 80019e2:	80fb      	strh	r3, [r7, #6]
	set_speed_y(2000000/f);
 80019e4:	88fb      	ldrh	r3, [r7, #6]
 80019e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001a24 <Set_Speed_Motor_y+0x5c>)
 80019e8:	fb92 f2f3 	sdiv	r2, r2, r3
 80019ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001a28 <Set_Speed_Motor_y+0x60>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019f2:	88fb      	ldrh	r3, [r7, #6]
 80019f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001a24 <Set_Speed_Motor_y+0x5c>)
 80019f6:	fb92 f3f3 	sdiv	r3, r2, r3
 80019fa:	461a      	mov	r2, r3
 80019fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001a28 <Set_Speed_Motor_y+0x60>)
 80019fe:	60da      	str	r2, [r3, #12]
	set_pulse_y(2000000/f/2);
 8001a00:	88fb      	ldrh	r3, [r7, #6]
 8001a02:	4a08      	ldr	r2, [pc, #32]	@ (8001a24 <Set_Speed_Motor_y+0x5c>)
 8001a04:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a08:	0fda      	lsrs	r2, r3, #31
 8001a0a:	4413      	add	r3, r2
 8001a0c:	105b      	asrs	r3, r3, #1
 8001a0e:	461a      	mov	r2, r3
 8001a10:	4b05      	ldr	r3, [pc, #20]	@ (8001a28 <Set_Speed_Motor_y+0x60>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	635a      	str	r2, [r3, #52]	@ 0x34
//	htim3.Instance->ARR = 2000000/f;
//	htim3.Instance->CCR3 =  htim3.Instance->ARR / 2;
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	001e8480 	.word	0x001e8480
 8001a28:	20000338 	.word	0x20000338

08001a2c <Set_Speed_Motor_z>:
void Set_Speed_Motor_z(uint16_t f, uint16_t f_max){
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	460a      	mov	r2, r1
 8001a36:	80fb      	strh	r3, [r7, #6]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	80bb      	strh	r3, [r7, #4]
	if(f > f_max) f = f_max;
 8001a3c:	88fa      	ldrh	r2, [r7, #6]
 8001a3e:	88bb      	ldrh	r3, [r7, #4]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d901      	bls.n	8001a48 <Set_Speed_Motor_z+0x1c>
 8001a44:	88bb      	ldrh	r3, [r7, #4]
 8001a46:	80fb      	strh	r3, [r7, #6]
	set_speed_z(1000000/f);
 8001a48:	88fb      	ldrh	r3, [r7, #6]
 8001a4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001a88 <Set_Speed_Motor_z+0x5c>)
 8001a4c:	fb92 f2f3 	sdiv	r2, r2, r3
 8001a50:	4b0e      	ldr	r3, [pc, #56]	@ (8001a8c <Set_Speed_Motor_z+0x60>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a56:	88fb      	ldrh	r3, [r7, #6]
 8001a58:	4a0b      	ldr	r2, [pc, #44]	@ (8001a88 <Set_Speed_Motor_z+0x5c>)
 8001a5a:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a5e:	461a      	mov	r2, r3
 8001a60:	4b0a      	ldr	r3, [pc, #40]	@ (8001a8c <Set_Speed_Motor_z+0x60>)
 8001a62:	60da      	str	r2, [r3, #12]
	set_pulse_z(1000000/f/2);
 8001a64:	88fb      	ldrh	r3, [r7, #6]
 8001a66:	4a08      	ldr	r2, [pc, #32]	@ (8001a88 <Set_Speed_Motor_z+0x5c>)
 8001a68:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a6c:	0fda      	lsrs	r2, r3, #31
 8001a6e:	4413      	add	r3, r2
 8001a70:	105b      	asrs	r3, r3, #1
 8001a72:	461a      	mov	r2, r3
 8001a74:	4b05      	ldr	r3, [pc, #20]	@ (8001a8c <Set_Speed_Motor_z+0x60>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	63da      	str	r2, [r3, #60]	@ 0x3c
//	htim1.Instance->ARR = 2000000/f;
//	htim1.Instance->CCR1 =htim1.Instance->ARR / 2;
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	000f4240 	.word	0x000f4240
 8001a8c:	200003c8 	.word	0x200003c8

08001a90 <excute_move_x_left>:


void excute_move_x_left(void){
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
	output_x_sig_left();
 8001a94:	2201      	movs	r2, #1
 8001a96:	2180      	movs	r1, #128	@ 0x80
 8001a98:	4804      	ldr	r0, [pc, #16]	@ (8001aac <excute_move_x_left+0x1c>)
 8001a9a:	f002 f95d 	bl	8003d58 <HAL_GPIO_WritePin>
	output_x_pull_start();
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	4803      	ldr	r0, [pc, #12]	@ (8001ab0 <excute_move_x_left+0x20>)
 8001aa2:	f002 ff3f 	bl	8004924 <HAL_TIM_PWM_Start>
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40020800 	.word	0x40020800
 8001ab0:	200004e8 	.word	0x200004e8

08001ab4 <excute_move_x_right>:
void excute_move_x_right(void){
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
	output_x_sig_right();
 8001ab8:	2200      	movs	r2, #0
 8001aba:	2180      	movs	r1, #128	@ 0x80
 8001abc:	4804      	ldr	r0, [pc, #16]	@ (8001ad0 <excute_move_x_right+0x1c>)
 8001abe:	f002 f94b 	bl	8003d58 <HAL_GPIO_WritePin>
	output_x_pull_start();
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	4803      	ldr	r0, [pc, #12]	@ (8001ad4 <excute_move_x_right+0x20>)
 8001ac6:	f002 ff2d 	bl	8004924 <HAL_TIM_PWM_Start>
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40020800 	.word	0x40020800
 8001ad4:	200004e8 	.word	0x200004e8

08001ad8 <excute_move_y_forward>:
void excute_move_y_forward(void){
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
	output_y_sig_forward();
 8001adc:	2200      	movs	r2, #0
 8001ade:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ae2:	4804      	ldr	r0, [pc, #16]	@ (8001af4 <excute_move_y_forward+0x1c>)
 8001ae4:	f002 f938 	bl	8003d58 <HAL_GPIO_WritePin>
	output_y_pull_start();
 8001ae8:	2100      	movs	r1, #0
 8001aea:	4803      	ldr	r0, [pc, #12]	@ (8001af8 <excute_move_y_forward+0x20>)
 8001aec:	f002 ff1a 	bl	8004924 <HAL_TIM_PWM_Start>
}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40020000 	.word	0x40020000
 8001af8:	20000338 	.word	0x20000338

08001afc <excute_move_y_backward>:
void excute_move_y_backward(void){
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
	output_y_sig_backward();
 8001b00:	2201      	movs	r2, #1
 8001b02:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b06:	4804      	ldr	r0, [pc, #16]	@ (8001b18 <excute_move_y_backward+0x1c>)
 8001b08:	f002 f926 	bl	8003d58 <HAL_GPIO_WritePin>
	output_y_pull_start();
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	4803      	ldr	r0, [pc, #12]	@ (8001b1c <excute_move_y_backward+0x20>)
 8001b10:	f002 ff08 	bl	8004924 <HAL_TIM_PWM_Start>
}
 8001b14:	bf00      	nop
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40020000 	.word	0x40020000
 8001b1c:	20000338 	.word	0x20000338

08001b20 <excute_move_z_up>:
void excute_move_z_up(void){
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
	output_z_sig_up();
 8001b24:	2201      	movs	r2, #1
 8001b26:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b2a:	4804      	ldr	r0, [pc, #16]	@ (8001b3c <excute_move_z_up+0x1c>)
 8001b2c:	f002 f914 	bl	8003d58 <HAL_GPIO_WritePin>
	output_z_pull_start();
 8001b30:	2108      	movs	r1, #8
 8001b32:	4803      	ldr	r0, [pc, #12]	@ (8001b40 <excute_move_z_up+0x20>)
 8001b34:	f002 fef6 	bl	8004924 <HAL_TIM_PWM_Start>
}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40020800 	.word	0x40020800
 8001b40:	200003c8 	.word	0x200003c8

08001b44 <excute_move_z_down>:
void excute_move_z_down(void){
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
	output_z_sig_down();
 8001b48:	2200      	movs	r2, #0
 8001b4a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b4e:	4804      	ldr	r0, [pc, #16]	@ (8001b60 <excute_move_z_down+0x1c>)
 8001b50:	f002 f902 	bl	8003d58 <HAL_GPIO_WritePin>
	output_z_pull_start();
 8001b54:	2108      	movs	r1, #8
 8001b56:	4803      	ldr	r0, [pc, #12]	@ (8001b64 <excute_move_z_down+0x20>)
 8001b58:	f002 fee4 	bl	8004924 <HAL_TIM_PWM_Start>
}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	40020800 	.word	0x40020800
 8001b64:	200003c8 	.word	0x200003c8

08001b68 <move_x_left>:


void move_x_left(uint16_t d){
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	80fb      	strh	r3, [r7, #6]
	AxisX.dir = DIR_NEG;
 8001b72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <move_x_left+0x38>)
 8001b74:	22ff      	movs	r2, #255	@ 0xff
 8001b76:	701a      	strb	r2, [r3, #0]
	//AxisX.is_moving = 1 ;
//	AxisX.pulse_count = 1 ;
//	AxisX.target_pulse = (d)  ;
//	set_x_counter(0);
	reset_counter_timer_x();
 8001b78:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba4 <move_x_left+0x3c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	625a      	str	r2, [r3, #36]	@ 0x24
//	reset_counter_timer_slave_x();
	set_x_target_pull(d-1);
 8001b80:	88fb      	ldrh	r3, [r7, #6]
 8001b82:	1e5a      	subs	r2, r3, #1
 8001b84:	4b08      	ldr	r3, [pc, #32]	@ (8001ba8 <move_x_left+0x40>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b8a:	88fb      	ldrh	r3, [r7, #6]
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	461a      	mov	r2, r3
 8001b90:	4b05      	ldr	r3, [pc, #20]	@ (8001ba8 <move_x_left+0x40>)
 8001b92:	60da      	str	r2, [r3, #12]
//	reset_counter_timer_x();
	excute_move_x_left();
 8001b94:	f7ff ff7c 	bl	8001a90 <excute_move_x_left>
}
 8001b98:	bf00      	nop
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	200000dc 	.word	0x200000dc
 8001ba4:	200004e8 	.word	0x200004e8
 8001ba8:	20000410 	.word	0x20000410

08001bac <move_x_right>:


void move_x_right(uint16_t d){
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	80fb      	strh	r3, [r7, #6]
	AxisX.dir = DIR_POS;
 8001bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8001be4 <move_x_right+0x38>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	701a      	strb	r2, [r3, #0]
	//AxisX.is_moving = 1 ;
//	AxisX.pulse_count = 1 ;
//	AxisX.target_pulse =  (d) ;
//	set_x_counter(0);
	reset_counter_timer_x();
 8001bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8001be8 <move_x_right+0x3c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	625a      	str	r2, [r3, #36]	@ 0x24
	//reset_counter_timer_slave_x();
	set_x_target_pull(d-1);
 8001bc4:	88fb      	ldrh	r3, [r7, #6]
 8001bc6:	1e5a      	subs	r2, r3, #1
 8001bc8:	4b08      	ldr	r3, [pc, #32]	@ (8001bec <move_x_right+0x40>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001bce:	88fb      	ldrh	r3, [r7, #6]
 8001bd0:	3b01      	subs	r3, #1
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	4b05      	ldr	r3, [pc, #20]	@ (8001bec <move_x_right+0x40>)
 8001bd6:	60da      	str	r2, [r3, #12]
//	reset_counter_timer_x();
	excute_move_x_right();
 8001bd8:	f7ff ff6c 	bl	8001ab4 <excute_move_x_right>
}
 8001bdc:	bf00      	nop
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	200000dc 	.word	0x200000dc
 8001be8:	200004e8 	.word	0x200004e8
 8001bec:	20000410 	.word	0x20000410

08001bf0 <move_y_forward>:

void move_y_forward(uint16_t d){
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	80fb      	strh	r3, [r7, #6]
	AxisY.dir = DIR_POS;
 8001bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8001c28 <move_y_forward+0x38>)
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	701a      	strb	r2, [r3, #0]
//	AxisY.is_moving = 1 ;
//	AxisY.pulse_count = 1 ;
//	AxisY.target_pulse = (d)  ;
	reset_counter_timer_y();
 8001c00:	4b0a      	ldr	r3, [pc, #40]	@ (8001c2c <move_y_forward+0x3c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2200      	movs	r2, #0
 8001c06:	625a      	str	r2, [r3, #36]	@ 0x24
	set_y_target_pull(d-1);
 8001c08:	88fb      	ldrh	r3, [r7, #6]
 8001c0a:	1e5a      	subs	r2, r3, #1
 8001c0c:	4b08      	ldr	r3, [pc, #32]	@ (8001c30 <move_y_forward+0x40>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c12:	88fb      	ldrh	r3, [r7, #6]
 8001c14:	3b01      	subs	r3, #1
 8001c16:	461a      	mov	r2, r3
 8001c18:	4b05      	ldr	r3, [pc, #20]	@ (8001c30 <move_y_forward+0x40>)
 8001c1a:	60da      	str	r2, [r3, #12]
	excute_move_y_forward();
 8001c1c:	f7ff ff5c 	bl	8001ad8 <excute_move_y_forward>
}
 8001c20:	bf00      	nop
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	200000ec 	.word	0x200000ec
 8001c2c:	20000338 	.word	0x20000338
 8001c30:	20000380 	.word	0x20000380

08001c34 <move_y_backward>:

void move_y_backward(uint16_t d){
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	80fb      	strh	r3, [r7, #6]
	AxisY.dir = DIR_NEG;
 8001c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c6c <move_y_backward+0x38>)
 8001c40:	22ff      	movs	r2, #255	@ 0xff
 8001c42:	701a      	strb	r2, [r3, #0]
//	AxisY.is_moving = 1 ;
//	AxisY.pulse_count = 1 ;
//	AxisY.target_pulse = (d)  ;
	reset_counter_timer_y();
 8001c44:	4b0a      	ldr	r3, [pc, #40]	@ (8001c70 <move_y_backward+0x3c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	625a      	str	r2, [r3, #36]	@ 0x24
	set_y_target_pull(d-1);
 8001c4c:	88fb      	ldrh	r3, [r7, #6]
 8001c4e:	1e5a      	subs	r2, r3, #1
 8001c50:	4b08      	ldr	r3, [pc, #32]	@ (8001c74 <move_y_backward+0x40>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c56:	88fb      	ldrh	r3, [r7, #6]
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	4b05      	ldr	r3, [pc, #20]	@ (8001c74 <move_y_backward+0x40>)
 8001c5e:	60da      	str	r2, [r3, #12]
	excute_move_y_backward();
 8001c60:	f7ff ff4c 	bl	8001afc <excute_move_y_backward>
}
 8001c64:	bf00      	nop
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	200000ec 	.word	0x200000ec
 8001c70:	20000338 	.word	0x20000338
 8001c74:	20000380 	.word	0x20000380

08001c78 <move_z_up>:

void move_z_up(uint16_t d){
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	80fb      	strh	r3, [r7, #6]
	AxisZ.dir = DIR_NEG;
 8001c82:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb0 <move_z_up+0x38>)
 8001c84:	22ff      	movs	r2, #255	@ 0xff
 8001c86:	701a      	strb	r2, [r3, #0]
//	AxisZ.is_moving = 1 ;
//	AxisZ.pulse_count = 1 ;
//	AxisZ.target_pulse = (d)  ;
	reset_counter_timer_z();
 8001c88:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb4 <move_z_up+0x3c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	625a      	str	r2, [r3, #36]	@ 0x24
	set_z_target_pull(d-1);
 8001c90:	88fb      	ldrh	r3, [r7, #6]
 8001c92:	1e5a      	subs	r2, r3, #1
 8001c94:	4b08      	ldr	r3, [pc, #32]	@ (8001cb8 <move_z_up+0x40>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c9a:	88fb      	ldrh	r3, [r7, #6]
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	4b05      	ldr	r3, [pc, #20]	@ (8001cb8 <move_z_up+0x40>)
 8001ca2:	60da      	str	r2, [r3, #12]
	excute_move_z_up();
 8001ca4:	f7ff ff3c 	bl	8001b20 <excute_move_z_up>
}
 8001ca8:	bf00      	nop
 8001caa:	3708      	adds	r7, #8
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	200000fc 	.word	0x200000fc
 8001cb4:	200003c8 	.word	0x200003c8
 8001cb8:	20000530 	.word	0x20000530

08001cbc <move_z_down>:

void move_z_down(uint16_t d){
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	80fb      	strh	r3, [r7, #6]
	AxisZ.dir = DIR_POS;
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf4 <move_z_down+0x38>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	701a      	strb	r2, [r3, #0]
//	AxisZ.is_moving = 1 ;
//	AxisZ.pulse_count = 1 ;
//	AxisZ.target_pulse = (d)  ;
	reset_counter_timer_z();
 8001ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf8 <move_z_down+0x3c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	625a      	str	r2, [r3, #36]	@ 0x24
	set_z_target_pull(d-1);
 8001cd4:	88fb      	ldrh	r3, [r7, #6]
 8001cd6:	1e5a      	subs	r2, r3, #1
 8001cd8:	4b08      	ldr	r3, [pc, #32]	@ (8001cfc <move_z_down+0x40>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001cde:	88fb      	ldrh	r3, [r7, #6]
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	4b05      	ldr	r3, [pc, #20]	@ (8001cfc <move_z_down+0x40>)
 8001ce6:	60da      	str	r2, [r3, #12]
	excute_move_z_down();
 8001ce8:	f7ff ff2c 	bl	8001b44 <excute_move_z_down>
}
 8001cec:	bf00      	nop
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	200000fc 	.word	0x200000fc
 8001cf8:	200003c8 	.word	0x200003c8
 8001cfc:	20000530 	.word	0x20000530

08001d00 <move_axis>:

void move_axis(uint16_t xd, uint16_t yd, uint16_t zd){
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	80fb      	strh	r3, [r7, #6]
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	80bb      	strh	r3, [r7, #4]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	807b      	strh	r3, [r7, #2]
    if(xd > max_x || yd > max_y || zd > max_z ){
 8001d12:	88fb      	ldrh	r3, [r7, #6]
 8001d14:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	f200 8083 	bhi.w	8001e24 <move_axis+0x124>
 8001d1e:	88bb      	ldrh	r3, [r7, #4]
 8001d20:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d87d      	bhi.n	8001e24 <move_axis+0x124>
 8001d28:	887b      	ldrh	r3, [r7, #2]
 8001d2a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d878      	bhi.n	8001e24 <move_axis+0x124>
        return;
    }
    if(AxisX.current_pos != xd ){
 8001d32:	4b3e      	ldr	r3, [pc, #248]	@ (8001e2c <move_axis+0x12c>)
 8001d34:	895b      	ldrh	r3, [r3, #10]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	88fa      	ldrh	r2, [r7, #6]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d021      	beq.n	8001d82 <move_axis+0x82>
    	Set_Speed_Motor_x( speed_run, speed_x_max);
 8001d3e:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001d42:	f244 2068 	movw	r0, #17000	@ 0x4268
 8001d46:	f7ff fe0d 	bl	8001964 <Set_Speed_Motor_x>
    	AxisX.mode = MOVE_AUTO;
 8001d4a:	4b38      	ldr	r3, [pc, #224]	@ (8001e2c <move_axis+0x12c>)
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	73da      	strb	r2, [r3, #15]
    	if(AxisX.current_pos > xd){
 8001d50:	4b36      	ldr	r3, [pc, #216]	@ (8001e2c <move_axis+0x12c>)
 8001d52:	895b      	ldrh	r3, [r3, #10]
 8001d54:	b29b      	uxth	r3, r3
 8001d56:	88fa      	ldrh	r2, [r7, #6]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d209      	bcs.n	8001d70 <move_axis+0x70>
    		move_x_left(AxisX.current_pos - xd  );
 8001d5c:	4b33      	ldr	r3, [pc, #204]	@ (8001e2c <move_axis+0x12c>)
 8001d5e:	895b      	ldrh	r3, [r3, #10]
 8001d60:	b29a      	uxth	r2, r3
 8001d62:	88fb      	ldrh	r3, [r7, #6]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff fefd 	bl	8001b68 <move_x_left>
 8001d6e:	e008      	b.n	8001d82 <move_axis+0x82>
    	}else{
    		move_x_right(xd- AxisX.current_pos );
 8001d70:	4b2e      	ldr	r3, [pc, #184]	@ (8001e2c <move_axis+0x12c>)
 8001d72:	895b      	ldrh	r3, [r3, #10]
 8001d74:	b29b      	uxth	r3, r3
 8001d76:	88fa      	ldrh	r2, [r7, #6]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff ff15 	bl	8001bac <move_x_right>
    	}
    }
    if(AxisY.current_pos != yd ){
 8001d82:	4b2b      	ldr	r3, [pc, #172]	@ (8001e30 <move_axis+0x130>)
 8001d84:	895b      	ldrh	r3, [r3, #10]
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	88ba      	ldrh	r2, [r7, #4]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d021      	beq.n	8001dd2 <move_axis+0xd2>
	Set_Speed_Motor_y( speed_run, speed_y_max);
 8001d8e:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001d92:	f244 2068 	movw	r0, #17000	@ 0x4268
 8001d96:	f7ff fe17 	bl	80019c8 <Set_Speed_Motor_y>
   	AxisY.mode = MOVE_AUTO;
 8001d9a:	4b25      	ldr	r3, [pc, #148]	@ (8001e30 <move_axis+0x130>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	73da      	strb	r2, [r3, #15]
    	if(AxisY.current_pos > yd){
 8001da0:	4b23      	ldr	r3, [pc, #140]	@ (8001e30 <move_axis+0x130>)
 8001da2:	895b      	ldrh	r3, [r3, #10]
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	88ba      	ldrh	r2, [r7, #4]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d209      	bcs.n	8001dc0 <move_axis+0xc0>
    		move_y_backward(AxisY.current_pos - yd );
 8001dac:	4b20      	ldr	r3, [pc, #128]	@ (8001e30 <move_axis+0x130>)
 8001dae:	895b      	ldrh	r3, [r3, #10]
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	88bb      	ldrh	r3, [r7, #4]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff ff3b 	bl	8001c34 <move_y_backward>
 8001dbe:	e008      	b.n	8001dd2 <move_axis+0xd2>
    	}else{
    		move_y_forward(yd-AxisY.current_pos );
 8001dc0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e30 <move_axis+0x130>)
 8001dc2:	895b      	ldrh	r3, [r3, #10]
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	88ba      	ldrh	r2, [r7, #4]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff ff0f 	bl	8001bf0 <move_y_forward>
    	}
    }
    if(AxisZ.current_pos != zd ){
 8001dd2:	4b18      	ldr	r3, [pc, #96]	@ (8001e34 <move_axis+0x134>)
 8001dd4:	895b      	ldrh	r3, [r3, #10]
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	887a      	ldrh	r2, [r7, #2]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d023      	beq.n	8001e26 <move_axis+0x126>
	Set_Speed_Motor_z( speed_run_z, speed_z_max);
 8001dde:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001de2:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001de6:	f7ff fe21 	bl	8001a2c <Set_Speed_Motor_z>
   	AxisZ.mode = MOVE_AUTO;
 8001dea:	4b12      	ldr	r3, [pc, #72]	@ (8001e34 <move_axis+0x134>)
 8001dec:	2201      	movs	r2, #1
 8001dee:	73da      	strb	r2, [r3, #15]
    	if(AxisZ.current_pos > zd){
 8001df0:	4b10      	ldr	r3, [pc, #64]	@ (8001e34 <move_axis+0x134>)
 8001df2:	895b      	ldrh	r3, [r3, #10]
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	887a      	ldrh	r2, [r7, #2]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d209      	bcs.n	8001e10 <move_axis+0x110>
    		move_z_up(AxisZ.current_pos -  zd );
 8001dfc:	4b0d      	ldr	r3, [pc, #52]	@ (8001e34 <move_axis+0x134>)
 8001dfe:	895b      	ldrh	r3, [r3, #10]
 8001e00:	b29a      	uxth	r2, r3
 8001e02:	887b      	ldrh	r3, [r7, #2]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff ff35 	bl	8001c78 <move_z_up>
 8001e0e:	e00a      	b.n	8001e26 <move_axis+0x126>
    	}else{
    		move_z_down(zd - AxisZ.current_pos );
 8001e10:	4b08      	ldr	r3, [pc, #32]	@ (8001e34 <move_axis+0x134>)
 8001e12:	895b      	ldrh	r3, [r3, #10]
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	887a      	ldrh	r2, [r7, #2]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff4d 	bl	8001cbc <move_z_down>
 8001e22:	e000      	b.n	8001e26 <move_axis+0x126>
        return;
 8001e24:	bf00      	nop
    	}
    }
}
 8001e26:	3708      	adds	r7, #8
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	200000dc 	.word	0x200000dc
 8001e30:	200000ec 	.word	0x200000ec
 8001e34:	200000fc 	.word	0x200000fc

08001e38 <Control_motor_x>:

void Control_motor_x(){
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
	switch(AxisX.mode) {
 8001e3c:	4b46      	ldr	r3, [pc, #280]	@ (8001f58 <Control_motor_x+0x120>)
 8001e3e:	7bdb      	ldrb	r3, [r3, #15]
 8001e40:	2b05      	cmp	r3, #5
 8001e42:	f200 8087 	bhi.w	8001f54 <Control_motor_x+0x11c>
 8001e46:	a201      	add	r2, pc, #4	@ (adr r2, 8001e4c <Control_motor_x+0x14>)
 8001e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e4c:	08001f4f 	.word	0x08001f4f
 8001e50:	08001e65 	.word	0x08001e65
 8001e54:	08001e97 	.word	0x08001e97
 8001e58:	08001f03 	.word	0x08001f03
 8001e5c:	08001f19 	.word	0x08001f19
 8001e60:	08001f39 	.word	0x08001f39
	case MOVE_AUTO:
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x() ) );
 8001e64:	4b3c      	ldr	r3, [pc, #240]	@ (8001f58 <Control_motor_x+0x120>)
 8001e66:	899b      	ldrh	r3, [r3, #12]
 8001e68:	b29a      	uxth	r2, r3
 8001e6a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f58 <Control_motor_x+0x120>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	b25b      	sxtb	r3, r3
 8001e70:	b299      	uxth	r1, r3
 8001e72:	4b3a      	ldr	r3, [pc, #232]	@ (8001f5c <Control_motor_x+0x124>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	fb11 f303 	smulbb	r3, r1, r3
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	4413      	add	r3, r2
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	4b34      	ldr	r3, [pc, #208]	@ (8001f58 <Control_motor_x+0x120>)
 8001e86:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 8001e88:	4b33      	ldr	r3, [pc, #204]	@ (8001f58 <Control_motor_x+0x120>)
 8001e8a:	895b      	ldrh	r3, [r3, #10]
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f000 faa8 	bl	80023e4 <Set_HMI_X_Axis>
		break;
 8001e94:	e05e      	b.n	8001f54 <Control_motor_x+0x11c>
	case MOVE_MANUAL:
		if((Control_motor->bits.x_Left == 0 ) && (Control_motor->bits.x_Right == 0 )){
 8001e96:	4b32      	ldr	r3, [pc, #200]	@ (8001f60 <Control_motor_x+0x128>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	f003 0301 	and.w	r3, r3, #1
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d109      	bne.n	8001eba <Control_motor_x+0x82>
 8001ea6:	4b2e      	ldr	r3, [pc, #184]	@ (8001f60 <Control_motor_x+0x128>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	f003 0302 	and.w	r3, r3, #2
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d101      	bne.n	8001eba <Control_motor_x+0x82>
			Stop_motor_x();
 8001eb6:	f000 f855 	bl	8001f64 <Stop_motor_x>
		}
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x()  ) );
 8001eba:	4b27      	ldr	r3, [pc, #156]	@ (8001f58 <Control_motor_x+0x120>)
 8001ebc:	899b      	ldrh	r3, [r3, #12]
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	4b25      	ldr	r3, [pc, #148]	@ (8001f58 <Control_motor_x+0x120>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	b25b      	sxtb	r3, r3
 8001ec6:	b299      	uxth	r1, r3
 8001ec8:	4b24      	ldr	r3, [pc, #144]	@ (8001f5c <Control_motor_x+0x124>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	fb11 f303 	smulbb	r3, r1, r3
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	4413      	add	r3, r2
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	4b1f      	ldr	r3, [pc, #124]	@ (8001f58 <Control_motor_x+0x120>)
 8001edc:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 8001ede:	4b1e      	ldr	r3, [pc, #120]	@ (8001f58 <Control_motor_x+0x120>)
 8001ee0:	895b      	ldrh	r3, [r3, #10]
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f000 fa7d 	bl	80023e4 <Set_HMI_X_Axis>
		Set_Speed_Motor_x( (get_counter_timer_slave_x()) + speed_default, speed_x_max);
 8001eea:	4b1c      	ldr	r3, [pc, #112]	@ (8001f5c <Control_motor_x+0x124>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef0:	b29b      	uxth	r3, r3
 8001ef2:	333c      	adds	r3, #60	@ 0x3c
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff fd32 	bl	8001964 <Set_Speed_Motor_x>
		break;
 8001f00:	e028      	b.n	8001f54 <Control_motor_x+0x11c>
	case MOVE_HOME1:
		Set_Speed_Motor_x(speed_home1_x, speed_x_max);
 8001f02:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001f06:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001f0a:	f7ff fd2b 	bl	8001964 <Set_Speed_Motor_x>
		move_x_left(max_x+500);
 8001f0e:	f24c 5044 	movw	r0, #50500	@ 0xc544
 8001f12:	f7ff fe29 	bl	8001b68 <move_x_left>
		break;
 8001f16:	e01d      	b.n	8001f54 <Control_motor_x+0x11c>
	case MOVE_HOME2:
		if( get_counter_timer_slave_x() == 0 ){
 8001f18:	4b10      	ldr	r3, [pc, #64]	@ (8001f5c <Control_motor_x+0x124>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d117      	bne.n	8001f52 <Control_motor_x+0x11a>
		Set_Speed_Motor_x(speed_home2_x, speed_x_max);
 8001f22:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001f26:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001f2a:	f7ff fd1b 	bl	8001964 <Set_Speed_Motor_x>
		move_x_right(2000);
 8001f2e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001f32:	f7ff fe3b 	bl	8001bac <move_x_right>
		}
		break;
 8001f36:	e00c      	b.n	8001f52 <Control_motor_x+0x11a>
	case MOVE_HOME3:
		Set_Speed_Motor_x(speed_home3_x, speed_x_max);
 8001f38:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8001f3c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f40:	f7ff fd10 	bl	8001964 <Set_Speed_Motor_x>
		move_x_left(max_x);
 8001f44:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001f48:	f7ff fe0e 	bl	8001b68 <move_x_left>
		break;
 8001f4c:	e002      	b.n	8001f54 <Control_motor_x+0x11c>
	case STOP:

		break;
 8001f4e:	bf00      	nop
 8001f50:	e000      	b.n	8001f54 <Control_motor_x+0x11c>
		break;
 8001f52:	bf00      	nop
	}
}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	200000dc 	.word	0x200000dc
 8001f5c:	20000410 	.word	0x20000410
 8001f60:	200000c8 	.word	0x200000c8

08001f64 <Stop_motor_x>:
void Stop_motor_x(void){
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
	output_x_pull_stop();
 8001f68:	2100      	movs	r1, #0
 8001f6a:	4829      	ldr	r0, [pc, #164]	@ (8002010 <Stop_motor_x+0xac>)
 8001f6c:	f002 fda2 	bl	8004ab4 <HAL_TIM_PWM_Stop>
	if(AxisX.mode == MOVE_MANUAL){
 8001f70:	4b28      	ldr	r3, [pc, #160]	@ (8002014 <Stop_motor_x+0xb0>)
 8001f72:	7bdb      	ldrb	r3, [r3, #15]
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d11c      	bne.n	8001fb2 <Stop_motor_x+0x4e>
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*( get_counter_timer_slave_x() ) );
 8001f78:	4b26      	ldr	r3, [pc, #152]	@ (8002014 <Stop_motor_x+0xb0>)
 8001f7a:	899b      	ldrh	r3, [r3, #12]
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	4b25      	ldr	r3, [pc, #148]	@ (8002014 <Stop_motor_x+0xb0>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	b25b      	sxtb	r3, r3
 8001f84:	b299      	uxth	r1, r3
 8001f86:	4b24      	ldr	r3, [pc, #144]	@ (8002018 <Stop_motor_x+0xb4>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	fb11 f303 	smulbb	r3, r1, r3
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	4413      	add	r3, r2
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	4b1e      	ldr	r3, [pc, #120]	@ (8002014 <Stop_motor_x+0xb0>)
 8001f9a:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 8001f9c:	4b1d      	ldr	r3, [pc, #116]	@ (8002014 <Stop_motor_x+0xb0>)
 8001f9e:	895b      	ldrh	r3, [r3, #10]
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 fa1e 	bl	80023e4 <Set_HMI_X_Axis>
	reset_counter_timer_slave_x();
 8001fa8:	4b1b      	ldr	r3, [pc, #108]	@ (8002018 <Stop_motor_x+0xb4>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2200      	movs	r2, #0
 8001fae:	625a      	str	r2, [r3, #36]	@ 0x24
 8001fb0:	e025      	b.n	8001ffe <Stop_motor_x+0x9a>
	}
	else if(AxisX.mode == MOVE_AUTO){
 8001fb2:	4b18      	ldr	r3, [pc, #96]	@ (8002014 <Stop_motor_x+0xb0>)
 8001fb4:	7bdb      	ldrb	r3, [r3, #15]
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d119      	bne.n	8001fee <Stop_motor_x+0x8a>
		AxisX.current_pos = AxisX.old_pos + (AxisX.dir*(get_x_target_pull()+1));
 8001fba:	4b16      	ldr	r3, [pc, #88]	@ (8002014 <Stop_motor_x+0xb0>)
 8001fbc:	899b      	ldrh	r3, [r3, #12]
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	4b14      	ldr	r3, [pc, #80]	@ (8002014 <Stop_motor_x+0xb0>)
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	b25b      	sxtb	r3, r3
 8001fc6:	b299      	uxth	r1, r3
 8001fc8:	4b13      	ldr	r3, [pc, #76]	@ (8002018 <Stop_motor_x+0xb4>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fce:	3301      	adds	r3, #1
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	fb11 f303 	smulbb	r3, r1, r3
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	4413      	add	r3, r2
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8002014 <Stop_motor_x+0xb0>)
 8001fde:	815a      	strh	r2, [r3, #10]
		Set_HMI_X_Axis(AxisX.current_pos);
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8002014 <Stop_motor_x+0xb0>)
 8001fe2:	895b      	ldrh	r3, [r3, #10]
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f000 f9fc 	bl	80023e4 <Set_HMI_X_Axis>
 8001fec:	e007      	b.n	8001ffe <Stop_motor_x+0x9a>
	}else if(AxisX.mode == MOVE_HOME2){
 8001fee:	4b09      	ldr	r3, [pc, #36]	@ (8002014 <Stop_motor_x+0xb0>)
 8001ff0:	7bdb      	ldrb	r3, [r3, #15]
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	d103      	bne.n	8001ffe <Stop_motor_x+0x9a>
		AxisX.mode = MOVE_HOME3;
 8001ff6:	4b07      	ldr	r3, [pc, #28]	@ (8002014 <Stop_motor_x+0xb0>)
 8001ff8:	2205      	movs	r2, #5
 8001ffa:	73da      	strb	r2, [r3, #15]
		return;
 8001ffc:	e007      	b.n	800200e <Stop_motor_x+0xaa>
	}
	AxisX.mode = STOP;
 8001ffe:	4b05      	ldr	r3, [pc, #20]	@ (8002014 <Stop_motor_x+0xb0>)
 8002000:	2200      	movs	r2, #0
 8002002:	73da      	strb	r2, [r3, #15]
	AxisX.old_pos = AxisX.current_pos;
 8002004:	4b03      	ldr	r3, [pc, #12]	@ (8002014 <Stop_motor_x+0xb0>)
 8002006:	895b      	ldrh	r3, [r3, #10]
 8002008:	b29a      	uxth	r2, r3
 800200a:	4b02      	ldr	r3, [pc, #8]	@ (8002014 <Stop_motor_x+0xb0>)
 800200c:	819a      	strh	r2, [r3, #12]
}
 800200e:	bd80      	pop	{r7, pc}
 8002010:	200004e8 	.word	0x200004e8
 8002014:	200000dc 	.word	0x200000dc
 8002018:	20000410 	.word	0x20000410

0800201c <Control_motor_y>:
void Control_motor_y(){
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
	switch(AxisY.mode) {
 8002020:	4b46      	ldr	r3, [pc, #280]	@ (800213c <Control_motor_y+0x120>)
 8002022:	7bdb      	ldrb	r3, [r3, #15]
 8002024:	2b05      	cmp	r3, #5
 8002026:	f200 8087 	bhi.w	8002138 <Control_motor_y+0x11c>
 800202a:	a201      	add	r2, pc, #4	@ (adr r2, 8002030 <Control_motor_y+0x14>)
 800202c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002030:	08002133 	.word	0x08002133
 8002034:	08002049 	.word	0x08002049
 8002038:	0800207b 	.word	0x0800207b
 800203c:	080020e7 	.word	0x080020e7
 8002040:	080020fd 	.word	0x080020fd
 8002044:	0800211d 	.word	0x0800211d
	case MOVE_AUTO:
		AxisY.current_pos = AxisY.old_pos + (AxisY.dir*( get_counter_timer_slave_y()  ) );
 8002048:	4b3c      	ldr	r3, [pc, #240]	@ (800213c <Control_motor_y+0x120>)
 800204a:	899b      	ldrh	r3, [r3, #12]
 800204c:	b29a      	uxth	r2, r3
 800204e:	4b3b      	ldr	r3, [pc, #236]	@ (800213c <Control_motor_y+0x120>)
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	b25b      	sxtb	r3, r3
 8002054:	b299      	uxth	r1, r3
 8002056:	4b3a      	ldr	r3, [pc, #232]	@ (8002140 <Control_motor_y+0x124>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800205c:	b29b      	uxth	r3, r3
 800205e:	fb11 f303 	smulbb	r3, r1, r3
 8002062:	b29b      	uxth	r3, r3
 8002064:	4413      	add	r3, r2
 8002066:	b29a      	uxth	r2, r3
 8002068:	4b34      	ldr	r3, [pc, #208]	@ (800213c <Control_motor_y+0x120>)
 800206a:	815a      	strh	r2, [r3, #10]
		Set_HMI_Y_Axis(AxisY.current_pos);
 800206c:	4b33      	ldr	r3, [pc, #204]	@ (800213c <Control_motor_y+0x120>)
 800206e:	895b      	ldrh	r3, [r3, #10]
 8002070:	b29b      	uxth	r3, r3
 8002072:	4618      	mov	r0, r3
 8002074:	f000 f9c6 	bl	8002404 <Set_HMI_Y_Axis>
		break;
 8002078:	e05e      	b.n	8002138 <Control_motor_y+0x11c>
	case MOVE_MANUAL:
		if((Control_motor->bits.y_Forward == 0 ) && (Control_motor->bits.y_Backward == 0 )){
 800207a:	4b32      	ldr	r3, [pc, #200]	@ (8002144 <Control_motor_y+0x128>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b00      	cmp	r3, #0
 8002088:	d109      	bne.n	800209e <Control_motor_y+0x82>
 800208a:	4b2e      	ldr	r3, [pc, #184]	@ (8002144 <Control_motor_y+0x128>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	f003 0308 	and.w	r3, r3, #8
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <Control_motor_y+0x82>
					Stop_motor_y();
 800209a:	f000 f8eb 	bl	8002274 <Stop_motor_y>
				}
		AxisY.current_pos = AxisY.old_pos + (AxisY.dir*( get_counter_timer_slave_y()  ) );
 800209e:	4b27      	ldr	r3, [pc, #156]	@ (800213c <Control_motor_y+0x120>)
 80020a0:	899b      	ldrh	r3, [r3, #12]
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	4b25      	ldr	r3, [pc, #148]	@ (800213c <Control_motor_y+0x120>)
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	b25b      	sxtb	r3, r3
 80020aa:	b299      	uxth	r1, r3
 80020ac:	4b24      	ldr	r3, [pc, #144]	@ (8002140 <Control_motor_y+0x124>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	fb11 f303 	smulbb	r3, r1, r3
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	4413      	add	r3, r2
 80020bc:	b29a      	uxth	r2, r3
 80020be:	4b1f      	ldr	r3, [pc, #124]	@ (800213c <Control_motor_y+0x120>)
 80020c0:	815a      	strh	r2, [r3, #10]
				Set_HMI_Y_Axis(AxisY.current_pos);
 80020c2:	4b1e      	ldr	r3, [pc, #120]	@ (800213c <Control_motor_y+0x120>)
 80020c4:	895b      	ldrh	r3, [r3, #10]
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	4618      	mov	r0, r3
 80020ca:	f000 f99b 	bl	8002404 <Set_HMI_Y_Axis>
				Set_Speed_Motor_y( (get_counter_timer_slave_y()) + speed_default, speed_y_max);
 80020ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002140 <Control_motor_y+0x124>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	333c      	adds	r3, #60	@ 0x3c
 80020d8:	b29b      	uxth	r3, r3
 80020da:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80020de:	4618      	mov	r0, r3
 80020e0:	f7ff fc72 	bl	80019c8 <Set_Speed_Motor_y>
		break;
 80020e4:	e028      	b.n	8002138 <Control_motor_y+0x11c>
	case MOVE_HOME1:
		Set_Speed_Motor_y(speed_home1_y, speed_y_max);
 80020e6:	f649 4140 	movw	r1, #40000	@ 0x9c40
 80020ea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80020ee:	f7ff fc6b 	bl	80019c8 <Set_Speed_Motor_y>
		move_y_backward(max_y + 500);
 80020f2:	f246 309c 	movw	r0, #25500	@ 0x639c
 80020f6:	f7ff fd9d 	bl	8001c34 <move_y_backward>
		break;
 80020fa:	e01d      	b.n	8002138 <Control_motor_y+0x11c>
	case MOVE_HOME2:
		if( get_counter_timer_slave_y() == 0 ){
 80020fc:	4b10      	ldr	r3, [pc, #64]	@ (8002140 <Control_motor_y+0x124>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002102:	2b00      	cmp	r3, #0
 8002104:	d117      	bne.n	8002136 <Control_motor_y+0x11a>
		Set_Speed_Motor_y(speed_home2_y, speed_y_max);
 8002106:	f649 4140 	movw	r1, #40000	@ 0x9c40
 800210a:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800210e:	f7ff fc5b 	bl	80019c8 <Set_Speed_Motor_y>
		move_y_forward(2000);
 8002112:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002116:	f7ff fd6b 	bl	8001bf0 <move_y_forward>
		}
		break;
 800211a:	e00c      	b.n	8002136 <Control_motor_y+0x11a>
	case MOVE_HOME3:
		Set_Speed_Motor_y(speed_home3_y, speed_y_max);
 800211c:	f649 4140 	movw	r1, #40000	@ 0x9c40
 8002120:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002124:	f7ff fc50 	bl	80019c8 <Set_Speed_Motor_y>
		move_y_backward(max_y );
 8002128:	f246 10a8 	movw	r0, #25000	@ 0x61a8
 800212c:	f7ff fd82 	bl	8001c34 <move_y_backward>
		break;
 8002130:	e002      	b.n	8002138 <Control_motor_y+0x11c>
	case STOP:
		break;
 8002132:	bf00      	nop
 8002134:	e000      	b.n	8002138 <Control_motor_y+0x11c>
		break;
 8002136:	bf00      	nop
	}
}
 8002138:	bf00      	nop
 800213a:	bd80      	pop	{r7, pc}
 800213c:	200000ec 	.word	0x200000ec
 8002140:	20000380 	.word	0x20000380
 8002144:	200000c8 	.word	0x200000c8

08002148 <Control_motor_z>:
void Control_motor_z(){
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
	switch(AxisZ.mode) {
 800214c:	4b46      	ldr	r3, [pc, #280]	@ (8002268 <Control_motor_z+0x120>)
 800214e:	7bdb      	ldrb	r3, [r3, #15]
 8002150:	2b05      	cmp	r3, #5
 8002152:	f200 8087 	bhi.w	8002264 <Control_motor_z+0x11c>
 8002156:	a201      	add	r2, pc, #4	@ (adr r2, 800215c <Control_motor_z+0x14>)
 8002158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800215c:	0800225f 	.word	0x0800225f
 8002160:	08002175 	.word	0x08002175
 8002164:	080021a7 	.word	0x080021a7
 8002168:	08002213 	.word	0x08002213
 800216c:	08002229 	.word	0x08002229
 8002170:	08002249 	.word	0x08002249
	case MOVE_AUTO:
		AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z() ) );
 8002174:	4b3c      	ldr	r3, [pc, #240]	@ (8002268 <Control_motor_z+0x120>)
 8002176:	899b      	ldrh	r3, [r3, #12]
 8002178:	b29a      	uxth	r2, r3
 800217a:	4b3b      	ldr	r3, [pc, #236]	@ (8002268 <Control_motor_z+0x120>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	b25b      	sxtb	r3, r3
 8002180:	b299      	uxth	r1, r3
 8002182:	4b3a      	ldr	r3, [pc, #232]	@ (800226c <Control_motor_z+0x124>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002188:	b29b      	uxth	r3, r3
 800218a:	fb11 f303 	smulbb	r3, r1, r3
 800218e:	b29b      	uxth	r3, r3
 8002190:	4413      	add	r3, r2
 8002192:	b29a      	uxth	r2, r3
 8002194:	4b34      	ldr	r3, [pc, #208]	@ (8002268 <Control_motor_z+0x120>)
 8002196:	815a      	strh	r2, [r3, #10]
				Set_HMI_Z_Axis(AxisZ.current_pos);
 8002198:	4b33      	ldr	r3, [pc, #204]	@ (8002268 <Control_motor_z+0x120>)
 800219a:	895b      	ldrh	r3, [r3, #10]
 800219c:	b29b      	uxth	r3, r3
 800219e:	4618      	mov	r0, r3
 80021a0:	f000 f940 	bl	8002424 <Set_HMI_Z_Axis>
		break;
 80021a4:	e05e      	b.n	8002264 <Control_motor_z+0x11c>
	case MOVE_MANUAL:

		if((Control_motor->bits.z_Up == 0 ) && (Control_motor->bits.z_Down == 0 )){
 80021a6:	4b32      	ldr	r3, [pc, #200]	@ (8002270 <Control_motor_z+0x128>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	f003 0310 	and.w	r3, r3, #16
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d109      	bne.n	80021ca <Control_motor_z+0x82>
 80021b6:	4b2e      	ldr	r3, [pc, #184]	@ (8002270 <Control_motor_z+0x128>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	f003 0320 	and.w	r3, r3, #32
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d101      	bne.n	80021ca <Control_motor_z+0x82>
					Stop_motor_z();
 80021c6:	f000 f8b1 	bl	800232c <Stop_motor_z>
				}
		AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z() ) );
 80021ca:	4b27      	ldr	r3, [pc, #156]	@ (8002268 <Control_motor_z+0x120>)
 80021cc:	899b      	ldrh	r3, [r3, #12]
 80021ce:	b29a      	uxth	r2, r3
 80021d0:	4b25      	ldr	r3, [pc, #148]	@ (8002268 <Control_motor_z+0x120>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	b25b      	sxtb	r3, r3
 80021d6:	b299      	uxth	r1, r3
 80021d8:	4b24      	ldr	r3, [pc, #144]	@ (800226c <Control_motor_z+0x124>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021de:	b29b      	uxth	r3, r3
 80021e0:	fb11 f303 	smulbb	r3, r1, r3
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	4413      	add	r3, r2
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	4b1f      	ldr	r3, [pc, #124]	@ (8002268 <Control_motor_z+0x120>)
 80021ec:	815a      	strh	r2, [r3, #10]
				Set_HMI_Z_Axis(AxisZ.current_pos);
 80021ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002268 <Control_motor_z+0x120>)
 80021f0:	895b      	ldrh	r3, [r3, #10]
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	4618      	mov	r0, r3
 80021f6:	f000 f915 	bl	8002424 <Set_HMI_Z_Axis>
				Set_Speed_Motor_z((get_counter_timer_slave_z()) + speed_default, speed_z_max);
 80021fa:	4b1c      	ldr	r3, [pc, #112]	@ (800226c <Control_motor_z+0x124>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002200:	b29b      	uxth	r3, r3
 8002202:	333c      	adds	r3, #60	@ 0x3c
 8002204:	b29b      	uxth	r3, r3
 8002206:	f241 3188 	movw	r1, #5000	@ 0x1388
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff fc0e 	bl	8001a2c <Set_Speed_Motor_z>
		break;
 8002210:	e028      	b.n	8002264 <Control_motor_z+0x11c>
	case MOVE_HOME1:
		Set_Speed_Motor_z(speed_home1_z, speed_z_max);
 8002212:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002216:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800221a:	f7ff fc07 	bl	8001a2c <Set_Speed_Motor_z>
		// cng thm trnh trng hp i t max vo
		move_z_up(max_z + 1000);
 800221e:	f642 20f8 	movw	r0, #11000	@ 0x2af8
 8002222:	f7ff fd29 	bl	8001c78 <move_z_up>
		break;
 8002226:	e01d      	b.n	8002264 <Control_motor_z+0x11c>
	case MOVE_HOME2:
		if( get_counter_timer_slave_z() == 0 ){
 8002228:	4b10      	ldr	r3, [pc, #64]	@ (800226c <Control_motor_z+0x124>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222e:	2b00      	cmp	r3, #0
 8002230:	d117      	bne.n	8002262 <Control_motor_z+0x11a>
		Set_Speed_Motor_z(speed_home2_z, speed_z_max);
 8002232:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002236:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800223a:	f7ff fbf7 	bl	8001a2c <Set_Speed_Motor_z>
		move_z_down(2000);
 800223e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002242:	f7ff fd3b 	bl	8001cbc <move_z_down>
		}
		break;
 8002246:	e00c      	b.n	8002262 <Control_motor_z+0x11a>
	case MOVE_HOME3:
		Set_Speed_Motor_z(speed_home3_z, speed_z_max);
 8002248:	f241 3188 	movw	r1, #5000	@ 0x1388
 800224c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002250:	f7ff fbec 	bl	8001a2c <Set_Speed_Motor_z>
		move_z_up(max_z);
 8002254:	f242 7010 	movw	r0, #10000	@ 0x2710
 8002258:	f7ff fd0e 	bl	8001c78 <move_z_up>
		break;
 800225c:	e002      	b.n	8002264 <Control_motor_z+0x11c>
	case STOP:

		break;
 800225e:	bf00      	nop
 8002260:	e000      	b.n	8002264 <Control_motor_z+0x11c>
		break;
 8002262:	bf00      	nop
	}
}
 8002264:	bf00      	nop
 8002266:	bd80      	pop	{r7, pc}
 8002268:	200000fc 	.word	0x200000fc
 800226c:	20000530 	.word	0x20000530
 8002270:	200000c8 	.word	0x200000c8

08002274 <Stop_motor_y>:

void Stop_motor_y(void){
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
	output_y_pull_stop();
 8002278:	2100      	movs	r1, #0
 800227a:	4829      	ldr	r0, [pc, #164]	@ (8002320 <Stop_motor_y+0xac>)
 800227c:	f002 fc1a 	bl	8004ab4 <HAL_TIM_PWM_Stop>
		if(AxisY.mode == MOVE_MANUAL){
 8002280:	4b28      	ldr	r3, [pc, #160]	@ (8002324 <Stop_motor_y+0xb0>)
 8002282:	7bdb      	ldrb	r3, [r3, #15]
 8002284:	2b02      	cmp	r3, #2
 8002286:	d11c      	bne.n	80022c2 <Stop_motor_y+0x4e>
			AxisY.current_pos = AxisY.old_pos + (AxisY.dir*(get_counter_timer_slave_y()) );
 8002288:	4b26      	ldr	r3, [pc, #152]	@ (8002324 <Stop_motor_y+0xb0>)
 800228a:	899b      	ldrh	r3, [r3, #12]
 800228c:	b29a      	uxth	r2, r3
 800228e:	4b25      	ldr	r3, [pc, #148]	@ (8002324 <Stop_motor_y+0xb0>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	b25b      	sxtb	r3, r3
 8002294:	b299      	uxth	r1, r3
 8002296:	4b24      	ldr	r3, [pc, #144]	@ (8002328 <Stop_motor_y+0xb4>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800229c:	b29b      	uxth	r3, r3
 800229e:	fb11 f303 	smulbb	r3, r1, r3
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	4413      	add	r3, r2
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002324 <Stop_motor_y+0xb0>)
 80022aa:	815a      	strh	r2, [r3, #10]
			Set_HMI_Y_Axis(AxisY.current_pos);
 80022ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002324 <Stop_motor_y+0xb0>)
 80022ae:	895b      	ldrh	r3, [r3, #10]
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	4618      	mov	r0, r3
 80022b4:	f000 f8a6 	bl	8002404 <Set_HMI_Y_Axis>
		reset_counter_timer_slave_y();
 80022b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002328 <Stop_motor_y+0xb4>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2200      	movs	r2, #0
 80022be:	625a      	str	r2, [r3, #36]	@ 0x24
 80022c0:	e025      	b.n	800230e <Stop_motor_y+0x9a>
		}
		else if(AxisY.mode == MOVE_AUTO){
 80022c2:	4b18      	ldr	r3, [pc, #96]	@ (8002324 <Stop_motor_y+0xb0>)
 80022c4:	7bdb      	ldrb	r3, [r3, #15]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d119      	bne.n	80022fe <Stop_motor_y+0x8a>
			AxisY.current_pos = AxisY.old_pos + (AxisY.dir*(get_y_target_pull() + 1));
 80022ca:	4b16      	ldr	r3, [pc, #88]	@ (8002324 <Stop_motor_y+0xb0>)
 80022cc:	899b      	ldrh	r3, [r3, #12]
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	4b14      	ldr	r3, [pc, #80]	@ (8002324 <Stop_motor_y+0xb0>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	b25b      	sxtb	r3, r3
 80022d6:	b299      	uxth	r1, r3
 80022d8:	4b13      	ldr	r3, [pc, #76]	@ (8002328 <Stop_motor_y+0xb4>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022de:	3301      	adds	r3, #1
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	fb11 f303 	smulbb	r3, r1, r3
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	4413      	add	r3, r2
 80022ea:	b29a      	uxth	r2, r3
 80022ec:	4b0d      	ldr	r3, [pc, #52]	@ (8002324 <Stop_motor_y+0xb0>)
 80022ee:	815a      	strh	r2, [r3, #10]
			Set_HMI_Y_Axis(AxisY.current_pos);
 80022f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002324 <Stop_motor_y+0xb0>)
 80022f2:	895b      	ldrh	r3, [r3, #10]
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	4618      	mov	r0, r3
 80022f8:	f000 f884 	bl	8002404 <Set_HMI_Y_Axis>
 80022fc:	e007      	b.n	800230e <Stop_motor_y+0x9a>
		}else if(AxisY.mode == MOVE_HOME2){
 80022fe:	4b09      	ldr	r3, [pc, #36]	@ (8002324 <Stop_motor_y+0xb0>)
 8002300:	7bdb      	ldrb	r3, [r3, #15]
 8002302:	2b04      	cmp	r3, #4
 8002304:	d103      	bne.n	800230e <Stop_motor_y+0x9a>
			AxisY.mode = MOVE_HOME3;
 8002306:	4b07      	ldr	r3, [pc, #28]	@ (8002324 <Stop_motor_y+0xb0>)
 8002308:	2205      	movs	r2, #5
 800230a:	73da      	strb	r2, [r3, #15]
			return;
 800230c:	e007      	b.n	800231e <Stop_motor_y+0xaa>
		}
		AxisY.mode = STOP;
 800230e:	4b05      	ldr	r3, [pc, #20]	@ (8002324 <Stop_motor_y+0xb0>)
 8002310:	2200      	movs	r2, #0
 8002312:	73da      	strb	r2, [r3, #15]
		AxisY.old_pos = AxisY.current_pos;
 8002314:	4b03      	ldr	r3, [pc, #12]	@ (8002324 <Stop_motor_y+0xb0>)
 8002316:	895b      	ldrh	r3, [r3, #10]
 8002318:	b29a      	uxth	r2, r3
 800231a:	4b02      	ldr	r3, [pc, #8]	@ (8002324 <Stop_motor_y+0xb0>)
 800231c:	819a      	strh	r2, [r3, #12]
}
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20000338 	.word	0x20000338
 8002324:	200000ec 	.word	0x200000ec
 8002328:	20000380 	.word	0x20000380

0800232c <Stop_motor_z>:
void Stop_motor_z(void){
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
	output_z_pull_stop();
 8002330:	2108      	movs	r1, #8
 8002332:	4829      	ldr	r0, [pc, #164]	@ (80023d8 <Stop_motor_z+0xac>)
 8002334:	f002 fbbe 	bl	8004ab4 <HAL_TIM_PWM_Stop>
		if(AxisZ.mode == MOVE_MANUAL){
 8002338:	4b28      	ldr	r3, [pc, #160]	@ (80023dc <Stop_motor_z+0xb0>)
 800233a:	7bdb      	ldrb	r3, [r3, #15]
 800233c:	2b02      	cmp	r3, #2
 800233e:	d11c      	bne.n	800237a <Stop_motor_z+0x4e>
			AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_counter_timer_slave_z()) );
 8002340:	4b26      	ldr	r3, [pc, #152]	@ (80023dc <Stop_motor_z+0xb0>)
 8002342:	899b      	ldrh	r3, [r3, #12]
 8002344:	b29a      	uxth	r2, r3
 8002346:	4b25      	ldr	r3, [pc, #148]	@ (80023dc <Stop_motor_z+0xb0>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	b25b      	sxtb	r3, r3
 800234c:	b299      	uxth	r1, r3
 800234e:	4b24      	ldr	r3, [pc, #144]	@ (80023e0 <Stop_motor_z+0xb4>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002354:	b29b      	uxth	r3, r3
 8002356:	fb11 f303 	smulbb	r3, r1, r3
 800235a:	b29b      	uxth	r3, r3
 800235c:	4413      	add	r3, r2
 800235e:	b29a      	uxth	r2, r3
 8002360:	4b1e      	ldr	r3, [pc, #120]	@ (80023dc <Stop_motor_z+0xb0>)
 8002362:	815a      	strh	r2, [r3, #10]
			Set_HMI_Z_Axis(AxisZ.current_pos);
 8002364:	4b1d      	ldr	r3, [pc, #116]	@ (80023dc <Stop_motor_z+0xb0>)
 8002366:	895b      	ldrh	r3, [r3, #10]
 8002368:	b29b      	uxth	r3, r3
 800236a:	4618      	mov	r0, r3
 800236c:	f000 f85a 	bl	8002424 <Set_HMI_Z_Axis>
		reset_counter_timer_slave_z();
 8002370:	4b1b      	ldr	r3, [pc, #108]	@ (80023e0 <Stop_motor_z+0xb4>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2200      	movs	r2, #0
 8002376:	625a      	str	r2, [r3, #36]	@ 0x24
 8002378:	e025      	b.n	80023c6 <Stop_motor_z+0x9a>
		}
		else if(AxisZ.mode == MOVE_AUTO){
 800237a:	4b18      	ldr	r3, [pc, #96]	@ (80023dc <Stop_motor_z+0xb0>)
 800237c:	7bdb      	ldrb	r3, [r3, #15]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d119      	bne.n	80023b6 <Stop_motor_z+0x8a>
			AxisZ.current_pos = AxisZ.old_pos + (AxisZ.dir*(get_z_target_pull() + 1)  );
 8002382:	4b16      	ldr	r3, [pc, #88]	@ (80023dc <Stop_motor_z+0xb0>)
 8002384:	899b      	ldrh	r3, [r3, #12]
 8002386:	b29a      	uxth	r2, r3
 8002388:	4b14      	ldr	r3, [pc, #80]	@ (80023dc <Stop_motor_z+0xb0>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	b25b      	sxtb	r3, r3
 800238e:	b299      	uxth	r1, r3
 8002390:	4b13      	ldr	r3, [pc, #76]	@ (80023e0 <Stop_motor_z+0xb4>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002396:	3301      	adds	r3, #1
 8002398:	b29b      	uxth	r3, r3
 800239a:	fb11 f303 	smulbb	r3, r1, r3
 800239e:	b29b      	uxth	r3, r3
 80023a0:	4413      	add	r3, r2
 80023a2:	b29a      	uxth	r2, r3
 80023a4:	4b0d      	ldr	r3, [pc, #52]	@ (80023dc <Stop_motor_z+0xb0>)
 80023a6:	815a      	strh	r2, [r3, #10]
			Set_HMI_Z_Axis(AxisZ.current_pos);
 80023a8:	4b0c      	ldr	r3, [pc, #48]	@ (80023dc <Stop_motor_z+0xb0>)
 80023aa:	895b      	ldrh	r3, [r3, #10]
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	4618      	mov	r0, r3
 80023b0:	f000 f838 	bl	8002424 <Set_HMI_Z_Axis>
 80023b4:	e007      	b.n	80023c6 <Stop_motor_z+0x9a>
		}else if(AxisZ.mode == MOVE_HOME2){
 80023b6:	4b09      	ldr	r3, [pc, #36]	@ (80023dc <Stop_motor_z+0xb0>)
 80023b8:	7bdb      	ldrb	r3, [r3, #15]
 80023ba:	2b04      	cmp	r3, #4
 80023bc:	d103      	bne.n	80023c6 <Stop_motor_z+0x9a>
			AxisZ.mode = MOVE_HOME3;
 80023be:	4b07      	ldr	r3, [pc, #28]	@ (80023dc <Stop_motor_z+0xb0>)
 80023c0:	2205      	movs	r2, #5
 80023c2:	73da      	strb	r2, [r3, #15]
			return;
 80023c4:	e007      	b.n	80023d6 <Stop_motor_z+0xaa>
		}
		AxisZ.mode = STOP;
 80023c6:	4b05      	ldr	r3, [pc, #20]	@ (80023dc <Stop_motor_z+0xb0>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	73da      	strb	r2, [r3, #15]
		AxisZ.old_pos = AxisZ.current_pos;
 80023cc:	4b03      	ldr	r3, [pc, #12]	@ (80023dc <Stop_motor_z+0xb0>)
 80023ce:	895b      	ldrh	r3, [r3, #10]
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	4b02      	ldr	r3, [pc, #8]	@ (80023dc <Stop_motor_z+0xb0>)
 80023d4:	819a      	strh	r2, [r3, #12]
}
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	200003c8 	.word	0x200003c8
 80023dc:	200000fc 	.word	0x200000fc
 80023e0:	20000530 	.word	0x20000530

080023e4 <Set_HMI_X_Axis>:


 void Set_HMI_X_Axis(uint16_t value){
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	80fb      	strh	r3, [r7, #6]
	Holding_Registers_Database[0] = value;
 80023ee:	4a04      	ldr	r2, [pc, #16]	@ (8002400 <Set_HMI_X_Axis+0x1c>)
 80023f0:	88fb      	ldrh	r3, [r7, #6]
 80023f2:	8013      	strh	r3, [r2, #0]
}
 80023f4:	bf00      	nop
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	200005f8 	.word	0x200005f8

08002404 <Set_HMI_Y_Axis>:
 void Set_HMI_Y_Axis(uint16_t value){
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	80fb      	strh	r3, [r7, #6]
	Holding_Registers_Database[1] = value;
 800240e:	4a04      	ldr	r2, [pc, #16]	@ (8002420 <Set_HMI_Y_Axis+0x1c>)
 8002410:	88fb      	ldrh	r3, [r7, #6]
 8002412:	8053      	strh	r3, [r2, #2]
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	200005f8 	.word	0x200005f8

08002424 <Set_HMI_Z_Axis>:
void Set_HMI_Z_Axis(uint16_t value){
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	80fb      	strh	r3, [r7, #6]
	Holding_Registers_Database[2] = value;
 800242e:	4a04      	ldr	r2, [pc, #16]	@ (8002440 <Set_HMI_Z_Axis+0x1c>)
 8002430:	88fb      	ldrh	r3, [r7, #6]
 8002432:	8093      	strh	r3, [r2, #4]
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	200005f8 	.word	0x200005f8

08002444 <Get_HMI_X_Axis>:

uint16_t Get_HMI_X_Axis(void){
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[0];
 8002448:	4b03      	ldr	r3, [pc, #12]	@ (8002458 <Get_HMI_X_Axis+0x14>)
 800244a:	881b      	ldrh	r3, [r3, #0]
}
 800244c:	4618      	mov	r0, r3
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	200005f8 	.word	0x200005f8

0800245c <Get_HMI_Y_Axis>:
uint16_t Get_HMI_Y_Axis(void){
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[1];
 8002460:	4b03      	ldr	r3, [pc, #12]	@ (8002470 <Get_HMI_Y_Axis+0x14>)
 8002462:	885b      	ldrh	r3, [r3, #2]
}
 8002464:	4618      	mov	r0, r3
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	200005f8 	.word	0x200005f8

08002474 <Get_HMI_Z_Axis>:
uint16_t Get_HMI_Z_Axis(void){
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
	return Holding_Registers_Database[2];
 8002478:	4b03      	ldr	r3, [pc, #12]	@ (8002488 <Get_HMI_Z_Axis+0x14>)
 800247a:	889b      	ldrh	r3, [r3, #4]
}
 800247c:	4618      	mov	r0, r3
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	200005f8 	.word	0x200005f8

0800248c <Handle_X_Left>:

    return (Coils_Database[byte_index] >> bit_pos) & 0x01;
}


void Handle_X_Left (void){
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O1_GPIO_Port, O1_Pin);
	if(AxisX.current_pos <= 0) {
 8002490:	4b0a      	ldr	r3, [pc, #40]	@ (80024bc <Handle_X_Left+0x30>)
 8002492:	895b      	ldrh	r3, [r3, #10]
 8002494:	b29b      	uxth	r3, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00d      	beq.n	80024b6 <Handle_X_Left+0x2a>
		return;
		}
	if(AxisX.mode == STOP) {
 800249a:	4b08      	ldr	r3, [pc, #32]	@ (80024bc <Handle_X_Left+0x30>)
 800249c:	7bdb      	ldrb	r3, [r3, #15]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10a      	bne.n	80024b8 <Handle_X_Left+0x2c>
		AxisX.mode =  MOVE_MANUAL;
 80024a2:	4b06      	ldr	r3, [pc, #24]	@ (80024bc <Handle_X_Left+0x30>)
 80024a4:	2202      	movs	r2, #2
 80024a6:	73da      	strb	r2, [r3, #15]
		move_x_left(AxisX.current_pos);
 80024a8:	4b04      	ldr	r3, [pc, #16]	@ (80024bc <Handle_X_Left+0x30>)
 80024aa:	895b      	ldrh	r3, [r3, #10]
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff fb5a 	bl	8001b68 <move_x_left>
 80024b4:	e000      	b.n	80024b8 <Handle_X_Left+0x2c>
		return;
 80024b6:	bf00      	nop
		}
}
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	200000dc 	.word	0x200000dc

080024c0 <Handle_X_Right>:
void Handle_X_Right (void){
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
	//  HAL_GPIO_TogglePin(O2_GPIO_Port, O2_Pin);
	if(AxisX.current_pos >= max_x){
 80024c4:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <Handle_X_Right+0x38>)
 80024c6:	895b      	ldrh	r3, [r3, #10]
 80024c8:	b29b      	uxth	r3, r3
 80024ca:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d810      	bhi.n	80024f4 <Handle_X_Right+0x34>
		return;
	}
	if(AxisX.mode == STOP) {
 80024d2:	4b09      	ldr	r3, [pc, #36]	@ (80024f8 <Handle_X_Right+0x38>)
 80024d4:	7bdb      	ldrb	r3, [r3, #15]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d10d      	bne.n	80024f6 <Handle_X_Right+0x36>
	  AxisX.mode =  MOVE_MANUAL;
 80024da:	4b07      	ldr	r3, [pc, #28]	@ (80024f8 <Handle_X_Right+0x38>)
 80024dc:	2202      	movs	r2, #2
 80024de:	73da      	strb	r2, [r3, #15]
	  move_x_right(max_x - AxisX.current_pos);
 80024e0:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <Handle_X_Right+0x38>)
 80024e2:	895b      	ldrh	r3, [r3, #10]
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	4b05      	ldr	r3, [pc, #20]	@ (80024fc <Handle_X_Right+0x3c>)
 80024e8:	1a9b      	subs	r3, r3, r2
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff fb5d 	bl	8001bac <move_x_right>
 80024f2:	e000      	b.n	80024f6 <Handle_X_Right+0x36>
		return;
 80024f4:	bf00      	nop
	}

}
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	200000dc 	.word	0x200000dc
 80024fc:	ffffc350 	.word	0xffffc350

08002500 <Handle_Y_Forward>:
void Handle_Y_Forward(void){
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
	if(AxisY.current_pos >= max_y) {
 8002504:	4b0d      	ldr	r3, [pc, #52]	@ (800253c <Handle_Y_Forward+0x3c>)
 8002506:	895b      	ldrh	r3, [r3, #10]
 8002508:	b29b      	uxth	r3, r3
 800250a:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 800250e:	4293      	cmp	r3, r2
 8002510:	d811      	bhi.n	8002536 <Handle_Y_Forward+0x36>
		return;
		}
	if(AxisY.mode == STOP){
 8002512:	4b0a      	ldr	r3, [pc, #40]	@ (800253c <Handle_Y_Forward+0x3c>)
 8002514:	7bdb      	ldrb	r3, [r3, #15]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d10e      	bne.n	8002538 <Handle_Y_Forward+0x38>
		AxisY.mode = MOVE_MANUAL;
 800251a:	4b08      	ldr	r3, [pc, #32]	@ (800253c <Handle_Y_Forward+0x3c>)
 800251c:	2202      	movs	r2, #2
 800251e:	73da      	strb	r2, [r3, #15]
		move_y_forward(max_y- AxisY.current_pos);
 8002520:	4b06      	ldr	r3, [pc, #24]	@ (800253c <Handle_Y_Forward+0x3c>)
 8002522:	895b      	ldrh	r3, [r3, #10]
 8002524:	b29b      	uxth	r3, r3
 8002526:	f5c3 43c3 	rsb	r3, r3, #24960	@ 0x6180
 800252a:	3328      	adds	r3, #40	@ 0x28
 800252c:	b29b      	uxth	r3, r3
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff fb5e 	bl	8001bf0 <move_y_forward>
 8002534:	e000      	b.n	8002538 <Handle_Y_Forward+0x38>
		return;
 8002536:	bf00      	nop
	}
}
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	200000ec 	.word	0x200000ec

08002540 <Handle_Y_Backward>:
void Handle_Y_Backward(void){
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
//	 HAL_GPIO_TogglePin(O4_GPIO_Port, O4_Pin);
	if(AxisY.current_pos <= 0  ){
 8002544:	4b0a      	ldr	r3, [pc, #40]	@ (8002570 <Handle_Y_Backward+0x30>)
 8002546:	895b      	ldrh	r3, [r3, #10]
 8002548:	b29b      	uxth	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d00d      	beq.n	800256a <Handle_Y_Backward+0x2a>
		return ;
	}
	if(AxisY.mode == STOP){
 800254e:	4b08      	ldr	r3, [pc, #32]	@ (8002570 <Handle_Y_Backward+0x30>)
 8002550:	7bdb      	ldrb	r3, [r3, #15]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10a      	bne.n	800256c <Handle_Y_Backward+0x2c>
		AxisY.mode = MOVE_MANUAL;
 8002556:	4b06      	ldr	r3, [pc, #24]	@ (8002570 <Handle_Y_Backward+0x30>)
 8002558:	2202      	movs	r2, #2
 800255a:	73da      	strb	r2, [r3, #15]
		move_y_backward( AxisY.current_pos);
 800255c:	4b04      	ldr	r3, [pc, #16]	@ (8002570 <Handle_Y_Backward+0x30>)
 800255e:	895b      	ldrh	r3, [r3, #10]
 8002560:	b29b      	uxth	r3, r3
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff fb66 	bl	8001c34 <move_y_backward>
 8002568:	e000      	b.n	800256c <Handle_Y_Backward+0x2c>
		return ;
 800256a:	bf00      	nop
	}
}
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	200000ec 	.word	0x200000ec

08002574 <Handle_Z_Up>:
void Handle_Z_Up(void){
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
//	 HAL_GPIO_TogglePin(O5_GPIO_Port, O5_Pin);
	if(AxisZ.current_pos <=0  ){
 8002578:	4b0a      	ldr	r3, [pc, #40]	@ (80025a4 <Handle_Z_Up+0x30>)
 800257a:	895b      	ldrh	r3, [r3, #10]
 800257c:	b29b      	uxth	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00d      	beq.n	800259e <Handle_Z_Up+0x2a>
			return ;
		}
	if(AxisZ.mode == STOP) {
 8002582:	4b08      	ldr	r3, [pc, #32]	@ (80025a4 <Handle_Z_Up+0x30>)
 8002584:	7bdb      	ldrb	r3, [r3, #15]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d10a      	bne.n	80025a0 <Handle_Z_Up+0x2c>
		AxisZ.mode = MOVE_MANUAL;
 800258a:	4b06      	ldr	r3, [pc, #24]	@ (80025a4 <Handle_Z_Up+0x30>)
 800258c:	2202      	movs	r2, #2
 800258e:	73da      	strb	r2, [r3, #15]
		move_z_up(AxisZ.current_pos);
 8002590:	4b04      	ldr	r3, [pc, #16]	@ (80025a4 <Handle_Z_Up+0x30>)
 8002592:	895b      	ldrh	r3, [r3, #10]
 8002594:	b29b      	uxth	r3, r3
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff fb6e 	bl	8001c78 <move_z_up>
 800259c:	e000      	b.n	80025a0 <Handle_Z_Up+0x2c>
			return ;
 800259e:	bf00      	nop
	}
}
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	200000fc 	.word	0x200000fc

080025a8 <Handle_Z_Down>:
void Handle_Z_Down(void){
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O6_GPIO_Port, O6_Pin);
	if(AxisZ.current_pos >=max_z  ){
 80025ac:	4b0d      	ldr	r3, [pc, #52]	@ (80025e4 <Handle_Z_Down+0x3c>)
 80025ae:	895b      	ldrh	r3, [r3, #10]
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d811      	bhi.n	80025de <Handle_Z_Down+0x36>
			return ;
		}
	if(AxisZ.mode == STOP) {
 80025ba:	4b0a      	ldr	r3, [pc, #40]	@ (80025e4 <Handle_Z_Down+0x3c>)
 80025bc:	7bdb      	ldrb	r3, [r3, #15]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d10e      	bne.n	80025e0 <Handle_Z_Down+0x38>
		AxisZ.mode = MOVE_MANUAL;
 80025c2:	4b08      	ldr	r3, [pc, #32]	@ (80025e4 <Handle_Z_Down+0x3c>)
 80025c4:	2202      	movs	r2, #2
 80025c6:	73da      	strb	r2, [r3, #15]
		move_z_down(max_z-AxisZ.current_pos);
 80025c8:	4b06      	ldr	r3, [pc, #24]	@ (80025e4 <Handle_Z_Down+0x3c>)
 80025ca:	895b      	ldrh	r3, [r3, #10]
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	f5c3 531c 	rsb	r3, r3, #9984	@ 0x2700
 80025d2:	3310      	adds	r3, #16
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff fb70 	bl	8001cbc <move_z_down>
 80025dc:	e000      	b.n	80025e0 <Handle_Z_Down+0x38>
			return ;
 80025de:	bf00      	nop
	}

}
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	200000fc 	.word	0x200000fc

080025e8 <Handle_Set>:

void Handle_Set(void){
 80025e8:	b5b0      	push	{r4, r5, r7, lr}
 80025ea:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O7_GPIO_Port, O7_Pin);
	if(AxisX.mode == STOP && AxisY.mode == STOP && AxisZ.mode == STOP ){
 80025ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002628 <Handle_Set+0x40>)
 80025ee:	7bdb      	ldrb	r3, [r3, #15]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d117      	bne.n	8002624 <Handle_Set+0x3c>
 80025f4:	4b0d      	ldr	r3, [pc, #52]	@ (800262c <Handle_Set+0x44>)
 80025f6:	7bdb      	ldrb	r3, [r3, #15]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d113      	bne.n	8002624 <Handle_Set+0x3c>
 80025fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002630 <Handle_Set+0x48>)
 80025fe:	7bdb      	ldrb	r3, [r3, #15]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d10f      	bne.n	8002624 <Handle_Set+0x3c>
	move_axis(Get_HMI_X_Axis(),Get_HMI_Y_Axis(), Get_HMI_Z_Axis());
 8002604:	f7ff ff1e 	bl	8002444 <Get_HMI_X_Axis>
 8002608:	4603      	mov	r3, r0
 800260a:	461c      	mov	r4, r3
 800260c:	f7ff ff26 	bl	800245c <Get_HMI_Y_Axis>
 8002610:	4603      	mov	r3, r0
 8002612:	461d      	mov	r5, r3
 8002614:	f7ff ff2e 	bl	8002474 <Get_HMI_Z_Axis>
 8002618:	4603      	mov	r3, r0
 800261a:	461a      	mov	r2, r3
 800261c:	4629      	mov	r1, r5
 800261e:	4620      	mov	r0, r4
 8002620:	f7ff fb6e 	bl	8001d00 <move_axis>
	}
}
 8002624:	bf00      	nop
 8002626:	bdb0      	pop	{r4, r5, r7, pc}
 8002628:	200000dc 	.word	0x200000dc
 800262c:	200000ec 	.word	0x200000ec
 8002630:	200000fc 	.word	0x200000fc

08002634 <Handle_Home>:
void Handle_Home(void){
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O8_GPIO_Port, O8_Pin);
	if(get_home_x() != home_x){
 8002638:	2101      	movs	r1, #1
 800263a:	481d      	ldr	r0, [pc, #116]	@ (80026b0 <Handle_Home+0x7c>)
 800263c:	f001 fb74 	bl	8003d28 <HAL_GPIO_ReadPin>
 8002640:	4603      	mov	r3, r0
 8002642:	2b01      	cmp	r3, #1
 8002644:	d00b      	beq.n	800265e <Handle_Home+0x2a>
		if(AxisX.mode == STOP ){
 8002646:	4b1b      	ldr	r3, [pc, #108]	@ (80026b4 <Handle_Home+0x80>)
 8002648:	7bdb      	ldrb	r3, [r3, #15]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d107      	bne.n	800265e <Handle_Home+0x2a>
			if(AxisX.current_pos >0){
 800264e:	4b19      	ldr	r3, [pc, #100]	@ (80026b4 <Handle_Home+0x80>)
 8002650:	895b      	ldrh	r3, [r3, #10]
 8002652:	b29b      	uxth	r3, r3
 8002654:	2b00      	cmp	r3, #0
 8002656:	d002      	beq.n	800265e <Handle_Home+0x2a>
				AxisX.mode = MOVE_HOME1;
 8002658:	4b16      	ldr	r3, [pc, #88]	@ (80026b4 <Handle_Home+0x80>)
 800265a:	2203      	movs	r2, #3
 800265c:	73da      	strb	r2, [r3, #15]
				}
			}
	}
	if(get_home_y() != home_y){
 800265e:	2102      	movs	r1, #2
 8002660:	4813      	ldr	r0, [pc, #76]	@ (80026b0 <Handle_Home+0x7c>)
 8002662:	f001 fb61 	bl	8003d28 <HAL_GPIO_ReadPin>
 8002666:	4603      	mov	r3, r0
 8002668:	2b01      	cmp	r3, #1
 800266a:	d00b      	beq.n	8002684 <Handle_Home+0x50>
		if(AxisY.mode == STOP ){
 800266c:	4b12      	ldr	r3, [pc, #72]	@ (80026b8 <Handle_Home+0x84>)
 800266e:	7bdb      	ldrb	r3, [r3, #15]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d107      	bne.n	8002684 <Handle_Home+0x50>
			if(AxisY.current_pos > 0){
 8002674:	4b10      	ldr	r3, [pc, #64]	@ (80026b8 <Handle_Home+0x84>)
 8002676:	895b      	ldrh	r3, [r3, #10]
 8002678:	b29b      	uxth	r3, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d002      	beq.n	8002684 <Handle_Home+0x50>
			AxisY.mode = MOVE_HOME1;
 800267e:	4b0e      	ldr	r3, [pc, #56]	@ (80026b8 <Handle_Home+0x84>)
 8002680:	2203      	movs	r2, #3
 8002682:	73da      	strb	r2, [r3, #15]
				}
			}
	}
	if(get_home_z() != home_z){
 8002684:	2104      	movs	r1, #4
 8002686:	480a      	ldr	r0, [pc, #40]	@ (80026b0 <Handle_Home+0x7c>)
 8002688:	f001 fb4e 	bl	8003d28 <HAL_GPIO_ReadPin>
 800268c:	4603      	mov	r3, r0
 800268e:	2b01      	cmp	r3, #1
 8002690:	d00b      	beq.n	80026aa <Handle_Home+0x76>
		if(AxisZ.mode == STOP ){
 8002692:	4b0a      	ldr	r3, [pc, #40]	@ (80026bc <Handle_Home+0x88>)
 8002694:	7bdb      	ldrb	r3, [r3, #15]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d107      	bne.n	80026aa <Handle_Home+0x76>
			if(AxisZ.current_pos >0){
 800269a:	4b08      	ldr	r3, [pc, #32]	@ (80026bc <Handle_Home+0x88>)
 800269c:	895b      	ldrh	r3, [r3, #10]
 800269e:	b29b      	uxth	r3, r3
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d002      	beq.n	80026aa <Handle_Home+0x76>
			AxisZ.mode = MOVE_HOME1;
 80026a4:	4b05      	ldr	r3, [pc, #20]	@ (80026bc <Handle_Home+0x88>)
 80026a6:	2203      	movs	r2, #3
 80026a8:	73da      	strb	r2, [r3, #15]
				}
			}
	}
}
 80026aa:	bf00      	nop
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	40020800 	.word	0x40020800
 80026b4:	200000dc 	.word	0x200000dc
 80026b8:	200000ec 	.word	0x200000ec
 80026bc:	200000fc 	.word	0x200000fc

080026c0 <Handle_pick_handler1>:

//uint8_t test_bitload = 0 ;

//Cylinder_and_save
void Handle_pick_handler1(void){
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
}
 80026c4:	bf00      	nop
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr

080026ce <Handle_release_handler1>:
void Handle_release_handler1(void){
 80026ce:	b480      	push	{r7}
 80026d0:	af00      	add	r7, sp, #0
//	 HAL_GPIO_TogglePin(O4_GPIO_Port, O4_Pin);
}
 80026d2:	bf00      	nop
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <Handle_pick_handler2>:
void Handle_pick_handler2(void){
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O5_GPIO_Port, O5_Pin);
}
 80026e0:	bf00      	nop
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <Handle_release_handler2>:
void Handle_release_handler2(void){
 80026ea:	b480      	push	{r7}
 80026ec:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O6_GPIO_Port, O6_Pin);
}
 80026ee:	bf00      	nop
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <Handle_save1>:
void Handle_save1(void){
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O7_GPIO_Port, O7_Pin);
	Rubber_and_tray_indicator->bits.tray_rubber_p1 = 0;
 80026fc:	4b0b      	ldr	r3, [pc, #44]	@ (800272c <Handle_save1+0x34>)
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	7813      	ldrb	r3, [r2, #0]
 8002702:	f36f 0300 	bfc	r3, #0, #1
 8002706:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p2 = 0;
 8002708:	4b08      	ldr	r3, [pc, #32]	@ (800272c <Handle_save1+0x34>)
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	7813      	ldrb	r3, [r2, #0]
 800270e:	f36f 0341 	bfc	r3, #1, #1
 8002712:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p3 = 0;
 8002714:	4b05      	ldr	r3, [pc, #20]	@ (800272c <Handle_save1+0x34>)
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	7813      	ldrb	r3, [r2, #0]
 800271a:	f36f 0382 	bfc	r3, #2, #1
 800271e:	7013      	strb	r3, [r2, #0]
}
 8002720:	bf00      	nop
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	200000d4 	.word	0x200000d4

08002730 <Handle_save2>:
void Handle_save2(void){
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O8_GPIO_Port, O8_Pin);
	Rubber_and_tray_indicator->bits.tray1_p1 = 0 ;
 8002734:	4b0b      	ldr	r3, [pc, #44]	@ (8002764 <Handle_save2+0x34>)
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	7813      	ldrb	r3, [r2, #0]
 800273a:	f36f 03c3 	bfc	r3, #3, #1
 800273e:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray1_p2 = 0 ;
 8002740:	4b08      	ldr	r3, [pc, #32]	@ (8002764 <Handle_save2+0x34>)
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	7813      	ldrb	r3, [r2, #0]
 8002746:	f36f 1304 	bfc	r3, #4, #1
 800274a:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray1_p3 = 0 ;
 800274c:	4b05      	ldr	r3, [pc, #20]	@ (8002764 <Handle_save2+0x34>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	7813      	ldrb	r3, [r2, #0]
 8002752:	f36f 1345 	bfc	r3, #5, #1
 8002756:	7013      	strb	r3, [r2, #0]
}
 8002758:	bf00      	nop
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	200000d4 	.word	0x200000d4

08002768 <Handle_save3>:
void Handle_save3(void){
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
	// HAL_GPIO_TogglePin(O9_GPIO_Port, O9_Pin);
	Rubber_and_tray_indicator->bits.tray2_p1 = 0 ;
 800276c:	4b0b      	ldr	r3, [pc, #44]	@ (800279c <Handle_save3+0x34>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	7813      	ldrb	r3, [r2, #0]
 8002772:	f36f 1386 	bfc	r3, #6, #1
 8002776:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray2_p2 = 0 ;
 8002778:	4b08      	ldr	r3, [pc, #32]	@ (800279c <Handle_save3+0x34>)
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	7813      	ldrb	r3, [r2, #0]
 800277e:	f36f 13c7 	bfc	r3, #7, #1
 8002782:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.tray2_p3 = 0 ;
 8002784:	4b05      	ldr	r3, [pc, #20]	@ (800279c <Handle_save3+0x34>)
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	7853      	ldrb	r3, [r2, #1]
 800278a:	f36f 0300 	bfc	r3, #0, #1
 800278e:	7053      	strb	r3, [r2, #1]
}
 8002790:	bf00      	nop
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	200000d4 	.word	0x200000d4

080027a0 <Handle_load>:
void Handle_load(void){
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O10_GPIO_Port, O10_Pin);
	if(AxisX.mode == STOP && AxisY.mode == STOP && AxisZ.mode == STOP ){
 80027a4:	4b0e      	ldr	r3, [pc, #56]	@ (80027e0 <Handle_load+0x40>)
 80027a6:	7bdb      	ldrb	r3, [r3, #15]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d113      	bne.n	80027d4 <Handle_load+0x34>
 80027ac:	4b0d      	ldr	r3, [pc, #52]	@ (80027e4 <Handle_load+0x44>)
 80027ae:	7bdb      	ldrb	r3, [r3, #15]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d10f      	bne.n	80027d4 <Handle_load+0x34>
 80027b4:	4b0c      	ldr	r3, [pc, #48]	@ (80027e8 <Handle_load+0x48>)
 80027b6:	7bdb      	ldrb	r3, [r3, #15]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d10b      	bne.n	80027d4 <Handle_load+0x34>
	Cylinder_and_save->bits.load = 0;
 80027bc:	4b0b      	ldr	r3, [pc, #44]	@ (80027ec <Handle_load+0x4c>)
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	7813      	ldrb	r3, [r2, #0]
 80027c2:	f36f 13c7 	bfc	r3, #7, #1
 80027c6:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 1;
 80027c8:	4b09      	ldr	r3, [pc, #36]	@ (80027f0 <Handle_load+0x50>)
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	7853      	ldrb	r3, [r2, #1]
 80027ce:	f043 0302 	orr.w	r3, r3, #2
 80027d2:	7053      	strb	r3, [r2, #1]
	}
}
 80027d4:	bf00      	nop
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	200000dc 	.word	0x200000dc
 80027e4:	200000ec 	.word	0x200000ec
 80027e8:	200000fc 	.word	0x200000fc
 80027ec:	200000cc 	.word	0x200000cc
 80027f0:	200000d4 	.word	0x200000d4

080027f4 <Handle_tray_rubber_p1>:

//Rubber_and_tray
void Handle_tray_rubber_p1(void){
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O9_GPIO_Port, O9_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 80027f8:	4b22      	ldr	r3, [pc, #136]	@ (8002884 <Handle_tray_rubber_p1+0x90>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	785b      	ldrb	r3, [r3, #1]
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	b2db      	uxtb	r3, r3
 8002804:	2b00      	cmp	r3, #0
 8002806:	d121      	bne.n	800284c <Handle_tray_rubber_p1+0x58>
	Rubber_and_tray->bits.tray_rubber_p1 = 0 ;
 8002808:	4b1f      	ldr	r3, [pc, #124]	@ (8002888 <Handle_tray_rubber_p1+0x94>)
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	7813      	ldrb	r3, [r2, #0]
 800280e:	f36f 0300 	bfc	r3, #0, #1
 8002812:	7013      	strb	r3, [r2, #0]
	Rubber_Mark[0].x = AxisX.current_pos;
 8002814:	4b1d      	ldr	r3, [pc, #116]	@ (800288c <Handle_tray_rubber_p1+0x98>)
 8002816:	895b      	ldrh	r3, [r3, #10]
 8002818:	b29a      	uxth	r2, r3
 800281a:	4b1d      	ldr	r3, [pc, #116]	@ (8002890 <Handle_tray_rubber_p1+0x9c>)
 800281c:	801a      	strh	r2, [r3, #0]
	Rubber_Mark[0].y = AxisY.current_pos;
 800281e:	4b1d      	ldr	r3, [pc, #116]	@ (8002894 <Handle_tray_rubber_p1+0xa0>)
 8002820:	895b      	ldrh	r3, [r3, #10]
 8002822:	b29a      	uxth	r2, r3
 8002824:	4b1a      	ldr	r3, [pc, #104]	@ (8002890 <Handle_tray_rubber_p1+0x9c>)
 8002826:	805a      	strh	r2, [r3, #2]
	Mark[0] =  Rubber_Mark[0].x;
 8002828:	4b1b      	ldr	r3, [pc, #108]	@ (8002898 <Handle_tray_rubber_p1+0xa4>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a18      	ldr	r2, [pc, #96]	@ (8002890 <Handle_tray_rubber_p1+0x9c>)
 800282e:	8812      	ldrh	r2, [r2, #0]
 8002830:	801a      	strh	r2, [r3, #0]
	Mark[1] =  Rubber_Mark[0].y;
 8002832:	4b19      	ldr	r3, [pc, #100]	@ (8002898 <Handle_tray_rubber_p1+0xa4>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	3302      	adds	r3, #2
 8002838:	4a15      	ldr	r2, [pc, #84]	@ (8002890 <Handle_tray_rubber_p1+0x9c>)
 800283a:	8852      	ldrh	r2, [r2, #2]
 800283c:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p1 = 1;
 800283e:	4b11      	ldr	r3, [pc, #68]	@ (8002884 <Handle_tray_rubber_p1+0x90>)
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	7813      	ldrb	r3, [r2, #0]
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	7013      	strb	r3, [r2, #0]
	}else{
		Rubber_and_tray->bits.tray_rubber_p1 = 0 ;
		Rubber_and_tray_indicator->bits.load = 0;
		move_axis(Mark[0], Mark[1], AxisZ.current_pos);
	}
}
 800284a:	e018      	b.n	800287e <Handle_tray_rubber_p1+0x8a>
		Rubber_and_tray->bits.tray_rubber_p1 = 0 ;
 800284c:	4b0e      	ldr	r3, [pc, #56]	@ (8002888 <Handle_tray_rubber_p1+0x94>)
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	7813      	ldrb	r3, [r2, #0]
 8002852:	f36f 0300 	bfc	r3, #0, #1
 8002856:	7013      	strb	r3, [r2, #0]
		Rubber_and_tray_indicator->bits.load = 0;
 8002858:	4b0a      	ldr	r3, [pc, #40]	@ (8002884 <Handle_tray_rubber_p1+0x90>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	7853      	ldrb	r3, [r2, #1]
 800285e:	f36f 0341 	bfc	r3, #1, #1
 8002862:	7053      	strb	r3, [r2, #1]
		move_axis(Mark[0], Mark[1], AxisZ.current_pos);
 8002864:	4b0c      	ldr	r3, [pc, #48]	@ (8002898 <Handle_tray_rubber_p1+0xa4>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	8818      	ldrh	r0, [r3, #0]
 800286a:	4b0b      	ldr	r3, [pc, #44]	@ (8002898 <Handle_tray_rubber_p1+0xa4>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	3302      	adds	r3, #2
 8002870:	881b      	ldrh	r3, [r3, #0]
 8002872:	4a0a      	ldr	r2, [pc, #40]	@ (800289c <Handle_tray_rubber_p1+0xa8>)
 8002874:	8952      	ldrh	r2, [r2, #10]
 8002876:	b292      	uxth	r2, r2
 8002878:	4619      	mov	r1, r3
 800287a:	f7ff fa41 	bl	8001d00 <move_axis>
}
 800287e:	bf00      	nop
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	200000d4 	.word	0x200000d4
 8002888:	200000d0 	.word	0x200000d0
 800288c:	200000dc 	.word	0x200000dc
 8002890:	20000850 	.word	0x20000850
 8002894:	200000ec 	.word	0x200000ec
 8002898:	200000d8 	.word	0x200000d8
 800289c:	200000fc 	.word	0x200000fc

080028a0 <Handle_tray_rubber_p2>:
void Handle_tray_rubber_p2(void){
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(O10_GPIO_Port, O10_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 80028a4:	4b23      	ldr	r3, [pc, #140]	@ (8002934 <Handle_tray_rubber_p2+0x94>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	785b      	ldrb	r3, [r3, #1]
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d122      	bne.n	80028fa <Handle_tray_rubber_p2+0x5a>
	Rubber_and_tray->bits.tray_rubber_p2 = 0 ;
 80028b4:	4b20      	ldr	r3, [pc, #128]	@ (8002938 <Handle_tray_rubber_p2+0x98>)
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	7813      	ldrb	r3, [r2, #0]
 80028ba:	f36f 0341 	bfc	r3, #1, #1
 80028be:	7013      	strb	r3, [r2, #0]
	Rubber_Mark[1].x = AxisX.current_pos;
 80028c0:	4b1e      	ldr	r3, [pc, #120]	@ (800293c <Handle_tray_rubber_p2+0x9c>)
 80028c2:	895b      	ldrh	r3, [r3, #10]
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002940 <Handle_tray_rubber_p2+0xa0>)
 80028c8:	809a      	strh	r2, [r3, #4]
	Rubber_Mark[1].y = AxisY.current_pos;
 80028ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002944 <Handle_tray_rubber_p2+0xa4>)
 80028cc:	895b      	ldrh	r3, [r3, #10]
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002940 <Handle_tray_rubber_p2+0xa0>)
 80028d2:	80da      	strh	r2, [r3, #6]
	Mark[2] =  Rubber_Mark[1].x;
 80028d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002948 <Handle_tray_rubber_p2+0xa8>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	3304      	adds	r3, #4
 80028da:	4a19      	ldr	r2, [pc, #100]	@ (8002940 <Handle_tray_rubber_p2+0xa0>)
 80028dc:	8892      	ldrh	r2, [r2, #4]
 80028de:	801a      	strh	r2, [r3, #0]
	Mark[3] =  Rubber_Mark[1].y;
 80028e0:	4b19      	ldr	r3, [pc, #100]	@ (8002948 <Handle_tray_rubber_p2+0xa8>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	3306      	adds	r3, #6
 80028e6:	4a16      	ldr	r2, [pc, #88]	@ (8002940 <Handle_tray_rubber_p2+0xa0>)
 80028e8:	88d2      	ldrh	r2, [r2, #6]
 80028ea:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p2 = 1;
 80028ec:	4b11      	ldr	r3, [pc, #68]	@ (8002934 <Handle_tray_rubber_p2+0x94>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	7813      	ldrb	r3, [r2, #0]
 80028f2:	f043 0302 	orr.w	r3, r3, #2
 80028f6:	7013      	strb	r3, [r2, #0]
}else{
	Rubber_and_tray->bits.tray_rubber_p2 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[2], Mark[3], AxisZ.current_pos);
}
}
 80028f8:	e019      	b.n	800292e <Handle_tray_rubber_p2+0x8e>
	Rubber_and_tray->bits.tray_rubber_p2 = 0 ;
 80028fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002938 <Handle_tray_rubber_p2+0x98>)
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	7813      	ldrb	r3, [r2, #0]
 8002900:	f36f 0341 	bfc	r3, #1, #1
 8002904:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002906:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <Handle_tray_rubber_p2+0x94>)
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	7853      	ldrb	r3, [r2, #1]
 800290c:	f36f 0341 	bfc	r3, #1, #1
 8002910:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[2], Mark[3], AxisZ.current_pos);
 8002912:	4b0d      	ldr	r3, [pc, #52]	@ (8002948 <Handle_tray_rubber_p2+0xa8>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	3304      	adds	r3, #4
 8002918:	8818      	ldrh	r0, [r3, #0]
 800291a:	4b0b      	ldr	r3, [pc, #44]	@ (8002948 <Handle_tray_rubber_p2+0xa8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	3306      	adds	r3, #6
 8002920:	881b      	ldrh	r3, [r3, #0]
 8002922:	4a0a      	ldr	r2, [pc, #40]	@ (800294c <Handle_tray_rubber_p2+0xac>)
 8002924:	8952      	ldrh	r2, [r2, #10]
 8002926:	b292      	uxth	r2, r2
 8002928:	4619      	mov	r1, r3
 800292a:	f7ff f9e9 	bl	8001d00 <move_axis>
}
 800292e:	bf00      	nop
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	200000d4 	.word	0x200000d4
 8002938:	200000d0 	.word	0x200000d0
 800293c:	200000dc 	.word	0x200000dc
 8002940:	20000850 	.word	0x20000850
 8002944:	200000ec 	.word	0x200000ec
 8002948:	200000d8 	.word	0x200000d8
 800294c:	200000fc 	.word	0x200000fc

08002950 <Handle_tray_rubber_p3>:
void Handle_tray_rubber_p3(void){
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O11_GPIO_Port, O11_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002954:	4b23      	ldr	r3, [pc, #140]	@ (80029e4 <Handle_tray_rubber_p3+0x94>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	785b      	ldrb	r3, [r3, #1]
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	b2db      	uxtb	r3, r3
 8002960:	2b00      	cmp	r3, #0
 8002962:	d122      	bne.n	80029aa <Handle_tray_rubber_p3+0x5a>
	Rubber_and_tray->bits.tray_rubber_p3 = 0 ;
 8002964:	4b20      	ldr	r3, [pc, #128]	@ (80029e8 <Handle_tray_rubber_p3+0x98>)
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	7813      	ldrb	r3, [r2, #0]
 800296a:	f36f 0382 	bfc	r3, #2, #1
 800296e:	7013      	strb	r3, [r2, #0]
	Rubber_Mark[2].x = AxisX.current_pos;
 8002970:	4b1e      	ldr	r3, [pc, #120]	@ (80029ec <Handle_tray_rubber_p3+0x9c>)
 8002972:	895b      	ldrh	r3, [r3, #10]
 8002974:	b29a      	uxth	r2, r3
 8002976:	4b1e      	ldr	r3, [pc, #120]	@ (80029f0 <Handle_tray_rubber_p3+0xa0>)
 8002978:	811a      	strh	r2, [r3, #8]
	Rubber_Mark[2].y = AxisY.current_pos;
 800297a:	4b1e      	ldr	r3, [pc, #120]	@ (80029f4 <Handle_tray_rubber_p3+0xa4>)
 800297c:	895b      	ldrh	r3, [r3, #10]
 800297e:	b29a      	uxth	r2, r3
 8002980:	4b1b      	ldr	r3, [pc, #108]	@ (80029f0 <Handle_tray_rubber_p3+0xa0>)
 8002982:	815a      	strh	r2, [r3, #10]
	Mark[4] =  Rubber_Mark[2].x;
 8002984:	4b1c      	ldr	r3, [pc, #112]	@ (80029f8 <Handle_tray_rubber_p3+0xa8>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	3308      	adds	r3, #8
 800298a:	4a19      	ldr	r2, [pc, #100]	@ (80029f0 <Handle_tray_rubber_p3+0xa0>)
 800298c:	8912      	ldrh	r2, [r2, #8]
 800298e:	801a      	strh	r2, [r3, #0]
	Mark[5] =  Rubber_Mark[2].y;
 8002990:	4b19      	ldr	r3, [pc, #100]	@ (80029f8 <Handle_tray_rubber_p3+0xa8>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	330a      	adds	r3, #10
 8002996:	4a16      	ldr	r2, [pc, #88]	@ (80029f0 <Handle_tray_rubber_p3+0xa0>)
 8002998:	8952      	ldrh	r2, [r2, #10]
 800299a:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray_rubber_p3 = 1;
 800299c:	4b11      	ldr	r3, [pc, #68]	@ (80029e4 <Handle_tray_rubber_p3+0x94>)
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	7813      	ldrb	r3, [r2, #0]
 80029a2:	f043 0304 	orr.w	r3, r3, #4
 80029a6:	7013      	strb	r3, [r2, #0]
	}else{
	Rubber_and_tray->bits.tray_rubber_p3 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[4], Mark[5], AxisZ.current_pos);
	}
}
 80029a8:	e019      	b.n	80029de <Handle_tray_rubber_p3+0x8e>
	Rubber_and_tray->bits.tray_rubber_p3 = 0 ;
 80029aa:	4b0f      	ldr	r3, [pc, #60]	@ (80029e8 <Handle_tray_rubber_p3+0x98>)
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	7813      	ldrb	r3, [r2, #0]
 80029b0:	f36f 0382 	bfc	r3, #2, #1
 80029b4:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 80029b6:	4b0b      	ldr	r3, [pc, #44]	@ (80029e4 <Handle_tray_rubber_p3+0x94>)
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	7853      	ldrb	r3, [r2, #1]
 80029bc:	f36f 0341 	bfc	r3, #1, #1
 80029c0:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[4], Mark[5], AxisZ.current_pos);
 80029c2:	4b0d      	ldr	r3, [pc, #52]	@ (80029f8 <Handle_tray_rubber_p3+0xa8>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	3308      	adds	r3, #8
 80029c8:	8818      	ldrh	r0, [r3, #0]
 80029ca:	4b0b      	ldr	r3, [pc, #44]	@ (80029f8 <Handle_tray_rubber_p3+0xa8>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	330a      	adds	r3, #10
 80029d0:	881b      	ldrh	r3, [r3, #0]
 80029d2:	4a0a      	ldr	r2, [pc, #40]	@ (80029fc <Handle_tray_rubber_p3+0xac>)
 80029d4:	8952      	ldrh	r2, [r2, #10]
 80029d6:	b292      	uxth	r2, r2
 80029d8:	4619      	mov	r1, r3
 80029da:	f7ff f991 	bl	8001d00 <move_axis>
}
 80029de:	bf00      	nop
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	200000d4 	.word	0x200000d4
 80029e8:	200000d0 	.word	0x200000d0
 80029ec:	200000dc 	.word	0x200000dc
 80029f0:	20000850 	.word	0x20000850
 80029f4:	200000ec 	.word	0x200000ec
 80029f8:	200000d8 	.word	0x200000d8
 80029fc:	200000fc 	.word	0x200000fc

08002a00 <Handle_tray1_p1>:
void Handle_tray1_p1(void){
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O12_GPIO_Port, O12_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002a04:	4b23      	ldr	r3, [pc, #140]	@ (8002a94 <Handle_tray1_p1+0x94>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	785b      	ldrb	r3, [r3, #1]
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d122      	bne.n	8002a5a <Handle_tray1_p1+0x5a>
	Rubber_and_tray->bits.tray1_p1 = 0 ;
 8002a14:	4b20      	ldr	r3, [pc, #128]	@ (8002a98 <Handle_tray1_p1+0x98>)
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	7813      	ldrb	r3, [r2, #0]
 8002a1a:	f36f 03c3 	bfc	r3, #3, #1
 8002a1e:	7013      	strb	r3, [r2, #0]
	Tray1_Mark[0].x = AxisX.current_pos;
 8002a20:	4b1e      	ldr	r3, [pc, #120]	@ (8002a9c <Handle_tray1_p1+0x9c>)
 8002a22:	895b      	ldrh	r3, [r3, #10]
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	4b1e      	ldr	r3, [pc, #120]	@ (8002aa0 <Handle_tray1_p1+0xa0>)
 8002a28:	801a      	strh	r2, [r3, #0]
	Tray1_Mark[0].y = AxisY.current_pos;
 8002a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8002aa4 <Handle_tray1_p1+0xa4>)
 8002a2c:	895b      	ldrh	r3, [r3, #10]
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa0 <Handle_tray1_p1+0xa0>)
 8002a32:	805a      	strh	r2, [r3, #2]
	Mark[6] =  Tray1_Mark[0].x;
 8002a34:	4b1c      	ldr	r3, [pc, #112]	@ (8002aa8 <Handle_tray1_p1+0xa8>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	330c      	adds	r3, #12
 8002a3a:	4a19      	ldr	r2, [pc, #100]	@ (8002aa0 <Handle_tray1_p1+0xa0>)
 8002a3c:	8812      	ldrh	r2, [r2, #0]
 8002a3e:	801a      	strh	r2, [r3, #0]
	Mark[7] =  Tray1_Mark[0].y;
 8002a40:	4b19      	ldr	r3, [pc, #100]	@ (8002aa8 <Handle_tray1_p1+0xa8>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	330e      	adds	r3, #14
 8002a46:	4a16      	ldr	r2, [pc, #88]	@ (8002aa0 <Handle_tray1_p1+0xa0>)
 8002a48:	8852      	ldrh	r2, [r2, #2]
 8002a4a:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray1_p1 = 1;
 8002a4c:	4b11      	ldr	r3, [pc, #68]	@ (8002a94 <Handle_tray1_p1+0x94>)
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	7813      	ldrb	r3, [r2, #0]
 8002a52:	f043 0308 	orr.w	r3, r3, #8
 8002a56:	7013      	strb	r3, [r2, #0]
	}else{
	Rubber_and_tray->bits.tray1_p1 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[6], Mark[7], AxisZ.current_pos);
	}
}
 8002a58:	e019      	b.n	8002a8e <Handle_tray1_p1+0x8e>
	Rubber_and_tray->bits.tray1_p1 = 0 ;
 8002a5a:	4b0f      	ldr	r3, [pc, #60]	@ (8002a98 <Handle_tray1_p1+0x98>)
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	7813      	ldrb	r3, [r2, #0]
 8002a60:	f36f 03c3 	bfc	r3, #3, #1
 8002a64:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002a66:	4b0b      	ldr	r3, [pc, #44]	@ (8002a94 <Handle_tray1_p1+0x94>)
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	7853      	ldrb	r3, [r2, #1]
 8002a6c:	f36f 0341 	bfc	r3, #1, #1
 8002a70:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[6], Mark[7], AxisZ.current_pos);
 8002a72:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa8 <Handle_tray1_p1+0xa8>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	330c      	adds	r3, #12
 8002a78:	8818      	ldrh	r0, [r3, #0]
 8002a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa8 <Handle_tray1_p1+0xa8>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	330e      	adds	r3, #14
 8002a80:	881b      	ldrh	r3, [r3, #0]
 8002a82:	4a0a      	ldr	r2, [pc, #40]	@ (8002aac <Handle_tray1_p1+0xac>)
 8002a84:	8952      	ldrh	r2, [r2, #10]
 8002a86:	b292      	uxth	r2, r2
 8002a88:	4619      	mov	r1, r3
 8002a8a:	f7ff f939 	bl	8001d00 <move_axis>
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	200000d4 	.word	0x200000d4
 8002a98:	200000d0 	.word	0x200000d0
 8002a9c:	200000dc 	.word	0x200000dc
 8002aa0:	2000085c 	.word	0x2000085c
 8002aa4:	200000ec 	.word	0x200000ec
 8002aa8:	200000d8 	.word	0x200000d8
 8002aac:	200000fc 	.word	0x200000fc

08002ab0 <Handle_tray1_p2>:
void Handle_tray1_p2(void){
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O13_GPIO_Port, O13_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002ab4:	4b23      	ldr	r3, [pc, #140]	@ (8002b44 <Handle_tray1_p2+0x94>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	785b      	ldrb	r3, [r3, #1]
 8002aba:	f003 0302 	and.w	r3, r3, #2
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d122      	bne.n	8002b0a <Handle_tray1_p2+0x5a>
	Rubber_and_tray->bits.tray1_p2 = 0 ;
 8002ac4:	4b20      	ldr	r3, [pc, #128]	@ (8002b48 <Handle_tray1_p2+0x98>)
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	7813      	ldrb	r3, [r2, #0]
 8002aca:	f36f 1304 	bfc	r3, #4, #1
 8002ace:	7013      	strb	r3, [r2, #0]
	Tray1_Mark[1].x = AxisX.current_pos;
 8002ad0:	4b1e      	ldr	r3, [pc, #120]	@ (8002b4c <Handle_tray1_p2+0x9c>)
 8002ad2:	895b      	ldrh	r3, [r3, #10]
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8002b50 <Handle_tray1_p2+0xa0>)
 8002ad8:	809a      	strh	r2, [r3, #4]
	Tray1_Mark[1].y = AxisY.current_pos;
 8002ada:	4b1e      	ldr	r3, [pc, #120]	@ (8002b54 <Handle_tray1_p2+0xa4>)
 8002adc:	895b      	ldrh	r3, [r3, #10]
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8002b50 <Handle_tray1_p2+0xa0>)
 8002ae2:	80da      	strh	r2, [r3, #6]
	Mark[8] =  Tray1_Mark[1].x;
 8002ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8002b58 <Handle_tray1_p2+0xa8>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	3310      	adds	r3, #16
 8002aea:	4a19      	ldr	r2, [pc, #100]	@ (8002b50 <Handle_tray1_p2+0xa0>)
 8002aec:	8892      	ldrh	r2, [r2, #4]
 8002aee:	801a      	strh	r2, [r3, #0]
	Mark[9] =  Tray1_Mark[1].y;
 8002af0:	4b19      	ldr	r3, [pc, #100]	@ (8002b58 <Handle_tray1_p2+0xa8>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	3312      	adds	r3, #18
 8002af6:	4a16      	ldr	r2, [pc, #88]	@ (8002b50 <Handle_tray1_p2+0xa0>)
 8002af8:	88d2      	ldrh	r2, [r2, #6]
 8002afa:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray1_p2 = 1;
 8002afc:	4b11      	ldr	r3, [pc, #68]	@ (8002b44 <Handle_tray1_p2+0x94>)
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	7813      	ldrb	r3, [r2, #0]
 8002b02:	f043 0310 	orr.w	r3, r3, #16
 8002b06:	7013      	strb	r3, [r2, #0]
	}else{
	Rubber_and_tray->bits.tray1_p2 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[8], Mark[9], AxisZ.current_pos);
	}
}
 8002b08:	e019      	b.n	8002b3e <Handle_tray1_p2+0x8e>
	Rubber_and_tray->bits.tray1_p2 = 0 ;
 8002b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8002b48 <Handle_tray1_p2+0x98>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	7813      	ldrb	r3, [r2, #0]
 8002b10:	f36f 1304 	bfc	r3, #4, #1
 8002b14:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002b16:	4b0b      	ldr	r3, [pc, #44]	@ (8002b44 <Handle_tray1_p2+0x94>)
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	7853      	ldrb	r3, [r2, #1]
 8002b1c:	f36f 0341 	bfc	r3, #1, #1
 8002b20:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[8], Mark[9], AxisZ.current_pos);
 8002b22:	4b0d      	ldr	r3, [pc, #52]	@ (8002b58 <Handle_tray1_p2+0xa8>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	3310      	adds	r3, #16
 8002b28:	8818      	ldrh	r0, [r3, #0]
 8002b2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b58 <Handle_tray1_p2+0xa8>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	3312      	adds	r3, #18
 8002b30:	881b      	ldrh	r3, [r3, #0]
 8002b32:	4a0a      	ldr	r2, [pc, #40]	@ (8002b5c <Handle_tray1_p2+0xac>)
 8002b34:	8952      	ldrh	r2, [r2, #10]
 8002b36:	b292      	uxth	r2, r2
 8002b38:	4619      	mov	r1, r3
 8002b3a:	f7ff f8e1 	bl	8001d00 <move_axis>
}
 8002b3e:	bf00      	nop
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	200000d4 	.word	0x200000d4
 8002b48:	200000d0 	.word	0x200000d0
 8002b4c:	200000dc 	.word	0x200000dc
 8002b50:	2000085c 	.word	0x2000085c
 8002b54:	200000ec 	.word	0x200000ec
 8002b58:	200000d8 	.word	0x200000d8
 8002b5c:	200000fc 	.word	0x200000fc

08002b60 <Handle_tray1_p3>:
void Handle_tray1_p3(void){
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O14_GPIO_Port, O14_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002b64:	4b23      	ldr	r3, [pc, #140]	@ (8002bf4 <Handle_tray1_p3+0x94>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	785b      	ldrb	r3, [r3, #1]
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d122      	bne.n	8002bba <Handle_tray1_p3+0x5a>
	Rubber_and_tray->bits.tray1_p3 = 0 ;
 8002b74:	4b20      	ldr	r3, [pc, #128]	@ (8002bf8 <Handle_tray1_p3+0x98>)
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	7813      	ldrb	r3, [r2, #0]
 8002b7a:	f36f 1345 	bfc	r3, #5, #1
 8002b7e:	7013      	strb	r3, [r2, #0]
	Tray1_Mark[2].x = AxisX.current_pos;
 8002b80:	4b1e      	ldr	r3, [pc, #120]	@ (8002bfc <Handle_tray1_p3+0x9c>)
 8002b82:	895b      	ldrh	r3, [r3, #10]
 8002b84:	b29a      	uxth	r2, r3
 8002b86:	4b1e      	ldr	r3, [pc, #120]	@ (8002c00 <Handle_tray1_p3+0xa0>)
 8002b88:	811a      	strh	r2, [r3, #8]
	Tray1_Mark[2].y = AxisY.current_pos;
 8002b8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002c04 <Handle_tray1_p3+0xa4>)
 8002b8c:	895b      	ldrh	r3, [r3, #10]
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	4b1b      	ldr	r3, [pc, #108]	@ (8002c00 <Handle_tray1_p3+0xa0>)
 8002b92:	815a      	strh	r2, [r3, #10]
	Mark[10] =  Tray1_Mark[2].x;
 8002b94:	4b1c      	ldr	r3, [pc, #112]	@ (8002c08 <Handle_tray1_p3+0xa8>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	3314      	adds	r3, #20
 8002b9a:	4a19      	ldr	r2, [pc, #100]	@ (8002c00 <Handle_tray1_p3+0xa0>)
 8002b9c:	8912      	ldrh	r2, [r2, #8]
 8002b9e:	801a      	strh	r2, [r3, #0]
	Mark[11] =  Tray1_Mark[2].y;
 8002ba0:	4b19      	ldr	r3, [pc, #100]	@ (8002c08 <Handle_tray1_p3+0xa8>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	3316      	adds	r3, #22
 8002ba6:	4a16      	ldr	r2, [pc, #88]	@ (8002c00 <Handle_tray1_p3+0xa0>)
 8002ba8:	8952      	ldrh	r2, [r2, #10]
 8002baa:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray1_p3 = 1;
 8002bac:	4b11      	ldr	r3, [pc, #68]	@ (8002bf4 <Handle_tray1_p3+0x94>)
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	7813      	ldrb	r3, [r2, #0]
 8002bb2:	f043 0320 	orr.w	r3, r3, #32
 8002bb6:	7013      	strb	r3, [r2, #0]
	}else{
	Rubber_and_tray->bits.tray1_p3 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[10], Mark[11], AxisZ.current_pos);
	}
}
 8002bb8:	e019      	b.n	8002bee <Handle_tray1_p3+0x8e>
	Rubber_and_tray->bits.tray1_p3 = 0 ;
 8002bba:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf8 <Handle_tray1_p3+0x98>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	7813      	ldrb	r3, [r2, #0]
 8002bc0:	f36f 1345 	bfc	r3, #5, #1
 8002bc4:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf4 <Handle_tray1_p3+0x94>)
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	7853      	ldrb	r3, [r2, #1]
 8002bcc:	f36f 0341 	bfc	r3, #1, #1
 8002bd0:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[10], Mark[11], AxisZ.current_pos);
 8002bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8002c08 <Handle_tray1_p3+0xa8>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	3314      	adds	r3, #20
 8002bd8:	8818      	ldrh	r0, [r3, #0]
 8002bda:	4b0b      	ldr	r3, [pc, #44]	@ (8002c08 <Handle_tray1_p3+0xa8>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	3316      	adds	r3, #22
 8002be0:	881b      	ldrh	r3, [r3, #0]
 8002be2:	4a0a      	ldr	r2, [pc, #40]	@ (8002c0c <Handle_tray1_p3+0xac>)
 8002be4:	8952      	ldrh	r2, [r2, #10]
 8002be6:	b292      	uxth	r2, r2
 8002be8:	4619      	mov	r1, r3
 8002bea:	f7ff f889 	bl	8001d00 <move_axis>
}
 8002bee:	bf00      	nop
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	200000d4 	.word	0x200000d4
 8002bf8:	200000d0 	.word	0x200000d0
 8002bfc:	200000dc 	.word	0x200000dc
 8002c00:	2000085c 	.word	0x2000085c
 8002c04:	200000ec 	.word	0x200000ec
 8002c08:	200000d8 	.word	0x200000d8
 8002c0c:	200000fc 	.word	0x200000fc

08002c10 <Handle_tray2_p1>:
void Handle_tray2_p1(void){
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O14_GPIO_Port, O14_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002c14:	4b23      	ldr	r3, [pc, #140]	@ (8002ca4 <Handle_tray2_p1+0x94>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	785b      	ldrb	r3, [r3, #1]
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d122      	bne.n	8002c6a <Handle_tray2_p1+0x5a>
	Rubber_and_tray->bits.tray2_p1 = 0 ;
 8002c24:	4b20      	ldr	r3, [pc, #128]	@ (8002ca8 <Handle_tray2_p1+0x98>)
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	7813      	ldrb	r3, [r2, #0]
 8002c2a:	f36f 1386 	bfc	r3, #6, #1
 8002c2e:	7013      	strb	r3, [r2, #0]
	Tray2_Mark[0].x = AxisX.current_pos;
 8002c30:	4b1e      	ldr	r3, [pc, #120]	@ (8002cac <Handle_tray2_p1+0x9c>)
 8002c32:	895b      	ldrh	r3, [r3, #10]
 8002c34:	b29a      	uxth	r2, r3
 8002c36:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb0 <Handle_tray2_p1+0xa0>)
 8002c38:	801a      	strh	r2, [r3, #0]
	Tray2_Mark[0].y = AxisY.current_pos;
 8002c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb4 <Handle_tray2_p1+0xa4>)
 8002c3c:	895b      	ldrh	r3, [r3, #10]
 8002c3e:	b29a      	uxth	r2, r3
 8002c40:	4b1b      	ldr	r3, [pc, #108]	@ (8002cb0 <Handle_tray2_p1+0xa0>)
 8002c42:	805a      	strh	r2, [r3, #2]
	Mark[12] =  Tray2_Mark[0].x;
 8002c44:	4b1c      	ldr	r3, [pc, #112]	@ (8002cb8 <Handle_tray2_p1+0xa8>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	3318      	adds	r3, #24
 8002c4a:	4a19      	ldr	r2, [pc, #100]	@ (8002cb0 <Handle_tray2_p1+0xa0>)
 8002c4c:	8812      	ldrh	r2, [r2, #0]
 8002c4e:	801a      	strh	r2, [r3, #0]
	Mark[13] =  Tray2_Mark[0].y;
 8002c50:	4b19      	ldr	r3, [pc, #100]	@ (8002cb8 <Handle_tray2_p1+0xa8>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	331a      	adds	r3, #26
 8002c56:	4a16      	ldr	r2, [pc, #88]	@ (8002cb0 <Handle_tray2_p1+0xa0>)
 8002c58:	8852      	ldrh	r2, [r2, #2]
 8002c5a:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray2_p1 = 1;
 8002c5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ca4 <Handle_tray2_p1+0x94>)
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	7813      	ldrb	r3, [r2, #0]
 8002c62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c66:	7013      	strb	r3, [r2, #0]
	}else{
	Rubber_and_tray->bits.tray2_p1 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[12], Mark[13], AxisZ.current_pos);
	}
}
 8002c68:	e019      	b.n	8002c9e <Handle_tray2_p1+0x8e>
	Rubber_and_tray->bits.tray2_p1 = 0 ;
 8002c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca8 <Handle_tray2_p1+0x98>)
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	7813      	ldrb	r3, [r2, #0]
 8002c70:	f36f 1386 	bfc	r3, #6, #1
 8002c74:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002c76:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca4 <Handle_tray2_p1+0x94>)
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	7853      	ldrb	r3, [r2, #1]
 8002c7c:	f36f 0341 	bfc	r3, #1, #1
 8002c80:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[12], Mark[13], AxisZ.current_pos);
 8002c82:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb8 <Handle_tray2_p1+0xa8>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	3318      	adds	r3, #24
 8002c88:	8818      	ldrh	r0, [r3, #0]
 8002c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb8 <Handle_tray2_p1+0xa8>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	331a      	adds	r3, #26
 8002c90:	881b      	ldrh	r3, [r3, #0]
 8002c92:	4a0a      	ldr	r2, [pc, #40]	@ (8002cbc <Handle_tray2_p1+0xac>)
 8002c94:	8952      	ldrh	r2, [r2, #10]
 8002c96:	b292      	uxth	r2, r2
 8002c98:	4619      	mov	r1, r3
 8002c9a:	f7ff f831 	bl	8001d00 <move_axis>
}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	200000d4 	.word	0x200000d4
 8002ca8:	200000d0 	.word	0x200000d0
 8002cac:	200000dc 	.word	0x200000dc
 8002cb0:	20000868 	.word	0x20000868
 8002cb4:	200000ec 	.word	0x200000ec
 8002cb8:	200000d8 	.word	0x200000d8
 8002cbc:	200000fc 	.word	0x200000fc

08002cc0 <Handle_tray2_p2>:
void Handle_tray2_p2(void){
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O15_GPIO_Port, O15_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002cc4:	4b23      	ldr	r3, [pc, #140]	@ (8002d54 <Handle_tray2_p2+0x94>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	785b      	ldrb	r3, [r3, #1]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d122      	bne.n	8002d1a <Handle_tray2_p2+0x5a>
	Rubber_and_tray->bits.tray2_p2 = 0 ;
 8002cd4:	4b20      	ldr	r3, [pc, #128]	@ (8002d58 <Handle_tray2_p2+0x98>)
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	7813      	ldrb	r3, [r2, #0]
 8002cda:	f36f 13c7 	bfc	r3, #7, #1
 8002cde:	7013      	strb	r3, [r2, #0]
	Tray2_Mark[1].x = AxisX.current_pos;
 8002ce0:	4b1e      	ldr	r3, [pc, #120]	@ (8002d5c <Handle_tray2_p2+0x9c>)
 8002ce2:	895b      	ldrh	r3, [r3, #10]
 8002ce4:	b29a      	uxth	r2, r3
 8002ce6:	4b1e      	ldr	r3, [pc, #120]	@ (8002d60 <Handle_tray2_p2+0xa0>)
 8002ce8:	809a      	strh	r2, [r3, #4]
	Tray2_Mark[1].y = AxisY.current_pos;
 8002cea:	4b1e      	ldr	r3, [pc, #120]	@ (8002d64 <Handle_tray2_p2+0xa4>)
 8002cec:	895b      	ldrh	r3, [r3, #10]
 8002cee:	b29a      	uxth	r2, r3
 8002cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8002d60 <Handle_tray2_p2+0xa0>)
 8002cf2:	80da      	strh	r2, [r3, #6]
	Mark[14] =  Tray2_Mark[1].x;
 8002cf4:	4b1c      	ldr	r3, [pc, #112]	@ (8002d68 <Handle_tray2_p2+0xa8>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	331c      	adds	r3, #28
 8002cfa:	4a19      	ldr	r2, [pc, #100]	@ (8002d60 <Handle_tray2_p2+0xa0>)
 8002cfc:	8892      	ldrh	r2, [r2, #4]
 8002cfe:	801a      	strh	r2, [r3, #0]
	Mark[15] =  Tray2_Mark[1].y;
 8002d00:	4b19      	ldr	r3, [pc, #100]	@ (8002d68 <Handle_tray2_p2+0xa8>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	331e      	adds	r3, #30
 8002d06:	4a16      	ldr	r2, [pc, #88]	@ (8002d60 <Handle_tray2_p2+0xa0>)
 8002d08:	88d2      	ldrh	r2, [r2, #6]
 8002d0a:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray2_p2 = 1;
 8002d0c:	4b11      	ldr	r3, [pc, #68]	@ (8002d54 <Handle_tray2_p2+0x94>)
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	7813      	ldrb	r3, [r2, #0]
 8002d12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d16:	7013      	strb	r3, [r2, #0]
	}else{
	Rubber_and_tray->bits.tray2_p2 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[14], Mark[15], AxisZ.current_pos);
	}
}
 8002d18:	e019      	b.n	8002d4e <Handle_tray2_p2+0x8e>
	Rubber_and_tray->bits.tray2_p2 = 0 ;
 8002d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d58 <Handle_tray2_p2+0x98>)
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	7813      	ldrb	r3, [r2, #0]
 8002d20:	f36f 13c7 	bfc	r3, #7, #1
 8002d24:	7013      	strb	r3, [r2, #0]
	Rubber_and_tray_indicator->bits.load = 0;
 8002d26:	4b0b      	ldr	r3, [pc, #44]	@ (8002d54 <Handle_tray2_p2+0x94>)
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	7853      	ldrb	r3, [r2, #1]
 8002d2c:	f36f 0341 	bfc	r3, #1, #1
 8002d30:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[14], Mark[15], AxisZ.current_pos);
 8002d32:	4b0d      	ldr	r3, [pc, #52]	@ (8002d68 <Handle_tray2_p2+0xa8>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	331c      	adds	r3, #28
 8002d38:	8818      	ldrh	r0, [r3, #0]
 8002d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d68 <Handle_tray2_p2+0xa8>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	331e      	adds	r3, #30
 8002d40:	881b      	ldrh	r3, [r3, #0]
 8002d42:	4a0a      	ldr	r2, [pc, #40]	@ (8002d6c <Handle_tray2_p2+0xac>)
 8002d44:	8952      	ldrh	r2, [r2, #10]
 8002d46:	b292      	uxth	r2, r2
 8002d48:	4619      	mov	r1, r3
 8002d4a:	f7fe ffd9 	bl	8001d00 <move_axis>
}
 8002d4e:	bf00      	nop
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	200000d4 	.word	0x200000d4
 8002d58:	200000d0 	.word	0x200000d0
 8002d5c:	200000dc 	.word	0x200000dc
 8002d60:	20000868 	.word	0x20000868
 8002d64:	200000ec 	.word	0x200000ec
 8002d68:	200000d8 	.word	0x200000d8
 8002d6c:	200000fc 	.word	0x200000fc

08002d70 <Handle_tray2_p3>:
void Handle_tray2_p3(void){
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
//	HAL_GPIO_TogglePin(O16_GPIO_Port, O16_Pin);
	if(Rubber_and_tray_indicator->bits.load == 0){
 8002d74:	4b23      	ldr	r3, [pc, #140]	@ (8002e04 <Handle_tray2_p3+0x94>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	785b      	ldrb	r3, [r3, #1]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d122      	bne.n	8002dca <Handle_tray2_p3+0x5a>
		Rubber_and_tray->bits.tray2_p3 = 0 ;
 8002d84:	4b20      	ldr	r3, [pc, #128]	@ (8002e08 <Handle_tray2_p3+0x98>)
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	7853      	ldrb	r3, [r2, #1]
 8002d8a:	f36f 0300 	bfc	r3, #0, #1
 8002d8e:	7053      	strb	r3, [r2, #1]
	Tray2_Mark[2].x = AxisX.current_pos;
 8002d90:	4b1e      	ldr	r3, [pc, #120]	@ (8002e0c <Handle_tray2_p3+0x9c>)
 8002d92:	895b      	ldrh	r3, [r3, #10]
 8002d94:	b29a      	uxth	r2, r3
 8002d96:	4b1e      	ldr	r3, [pc, #120]	@ (8002e10 <Handle_tray2_p3+0xa0>)
 8002d98:	811a      	strh	r2, [r3, #8]
	Tray2_Mark[2].y = AxisY.current_pos;
 8002d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8002e14 <Handle_tray2_p3+0xa4>)
 8002d9c:	895b      	ldrh	r3, [r3, #10]
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	4b1b      	ldr	r3, [pc, #108]	@ (8002e10 <Handle_tray2_p3+0xa0>)
 8002da2:	815a      	strh	r2, [r3, #10]
	Mark[16] =  Tray2_Mark[2].x;
 8002da4:	4b1c      	ldr	r3, [pc, #112]	@ (8002e18 <Handle_tray2_p3+0xa8>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	3320      	adds	r3, #32
 8002daa:	4a19      	ldr	r2, [pc, #100]	@ (8002e10 <Handle_tray2_p3+0xa0>)
 8002dac:	8912      	ldrh	r2, [r2, #8]
 8002dae:	801a      	strh	r2, [r3, #0]
	Mark[17] =  Tray2_Mark[2].y;
 8002db0:	4b19      	ldr	r3, [pc, #100]	@ (8002e18 <Handle_tray2_p3+0xa8>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	3322      	adds	r3, #34	@ 0x22
 8002db6:	4a16      	ldr	r2, [pc, #88]	@ (8002e10 <Handle_tray2_p3+0xa0>)
 8002db8:	8952      	ldrh	r2, [r2, #10]
 8002dba:	801a      	strh	r2, [r3, #0]
	Rubber_and_tray_indicator->bits.tray2_p3 = 1;
 8002dbc:	4b11      	ldr	r3, [pc, #68]	@ (8002e04 <Handle_tray2_p3+0x94>)
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	7853      	ldrb	r3, [r2, #1]
 8002dc2:	f043 0301 	orr.w	r3, r3, #1
 8002dc6:	7053      	strb	r3, [r2, #1]
	}else{
	Rubber_and_tray->bits.tray2_p3 = 0 ;
	Rubber_and_tray_indicator->bits.load = 0;
	move_axis(Mark[16], Mark[17], AxisZ.current_pos);
	}
}
 8002dc8:	e019      	b.n	8002dfe <Handle_tray2_p3+0x8e>
	Rubber_and_tray->bits.tray2_p3 = 0 ;
 8002dca:	4b0f      	ldr	r3, [pc, #60]	@ (8002e08 <Handle_tray2_p3+0x98>)
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	7853      	ldrb	r3, [r2, #1]
 8002dd0:	f36f 0300 	bfc	r3, #0, #1
 8002dd4:	7053      	strb	r3, [r2, #1]
	Rubber_and_tray_indicator->bits.load = 0;
 8002dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8002e04 <Handle_tray2_p3+0x94>)
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	7853      	ldrb	r3, [r2, #1]
 8002ddc:	f36f 0341 	bfc	r3, #1, #1
 8002de0:	7053      	strb	r3, [r2, #1]
	move_axis(Mark[16], Mark[17], AxisZ.current_pos);
 8002de2:	4b0d      	ldr	r3, [pc, #52]	@ (8002e18 <Handle_tray2_p3+0xa8>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	3320      	adds	r3, #32
 8002de8:	8818      	ldrh	r0, [r3, #0]
 8002dea:	4b0b      	ldr	r3, [pc, #44]	@ (8002e18 <Handle_tray2_p3+0xa8>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	3322      	adds	r3, #34	@ 0x22
 8002df0:	881b      	ldrh	r3, [r3, #0]
 8002df2:	4a0a      	ldr	r2, [pc, #40]	@ (8002e1c <Handle_tray2_p3+0xac>)
 8002df4:	8952      	ldrh	r2, [r2, #10]
 8002df6:	b292      	uxth	r2, r2
 8002df8:	4619      	mov	r1, r3
 8002dfa:	f7fe ff81 	bl	8001d00 <move_axis>
}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	200000d4 	.word	0x200000d4
 8002e08:	200000d0 	.word	0x200000d0
 8002e0c:	200000dc 	.word	0x200000dc
 8002e10:	20000868 	.word	0x20000868
 8002e14:	200000ec 	.word	0x200000ec
 8002e18:	200000d8 	.word	0x200000d8
 8002e1c:	200000fc 	.word	0x200000fc

08002e20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e26:	2300      	movs	r3, #0
 8002e28:	607b      	str	r3, [r7, #4]
 8002e2a:	4b10      	ldr	r3, [pc, #64]	@ (8002e6c <HAL_MspInit+0x4c>)
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2e:	4a0f      	ldr	r2, [pc, #60]	@ (8002e6c <HAL_MspInit+0x4c>)
 8002e30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e34:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e36:	4b0d      	ldr	r3, [pc, #52]	@ (8002e6c <HAL_MspInit+0x4c>)
 8002e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e3e:	607b      	str	r3, [r7, #4]
 8002e40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e42:	2300      	movs	r3, #0
 8002e44:	603b      	str	r3, [r7, #0]
 8002e46:	4b09      	ldr	r3, [pc, #36]	@ (8002e6c <HAL_MspInit+0x4c>)
 8002e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4a:	4a08      	ldr	r2, [pc, #32]	@ (8002e6c <HAL_MspInit+0x4c>)
 8002e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e50:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e52:	4b06      	ldr	r3, [pc, #24]	@ (8002e6c <HAL_MspInit+0x4c>)
 8002e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e5a:	603b      	str	r3, [r7, #0]
 8002e5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e5e:	bf00      	nop
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	40023800 	.word	0x40023800

08002e70 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a22      	ldr	r2, [pc, #136]	@ (8002f08 <HAL_TIM_PWM_MspInit+0x98>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d116      	bne.n	8002eb0 <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e82:	2300      	movs	r3, #0
 8002e84:	617b      	str	r3, [r7, #20]
 8002e86:	4b21      	ldr	r3, [pc, #132]	@ (8002f0c <HAL_TIM_PWM_MspInit+0x9c>)
 8002e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8a:	4a20      	ldr	r2, [pc, #128]	@ (8002f0c <HAL_TIM_PWM_MspInit+0x9c>)
 8002e8c:	f043 0301 	orr.w	r3, r3, #1
 8002e90:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e92:	4b1e      	ldr	r3, [pc, #120]	@ (8002f0c <HAL_TIM_PWM_MspInit+0x9c>)
 8002e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	617b      	str	r3, [r7, #20]
 8002e9c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 0);
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	2107      	movs	r1, #7
 8002ea2:	2018      	movs	r0, #24
 8002ea4:	f000 fcdb 	bl	800385e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002ea8:	2018      	movs	r0, #24
 8002eaa:	f000 fcf4 	bl	8003896 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002eae:	e026      	b.n	8002efe <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM3)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a16      	ldr	r2, [pc, #88]	@ (8002f10 <HAL_TIM_PWM_MspInit+0xa0>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d10e      	bne.n	8002ed8 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002eba:	2300      	movs	r3, #0
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	4b13      	ldr	r3, [pc, #76]	@ (8002f0c <HAL_TIM_PWM_MspInit+0x9c>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	4a12      	ldr	r2, [pc, #72]	@ (8002f0c <HAL_TIM_PWM_MspInit+0x9c>)
 8002ec4:	f043 0302 	orr.w	r3, r3, #2
 8002ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eca:	4b10      	ldr	r3, [pc, #64]	@ (8002f0c <HAL_TIM_PWM_MspInit+0x9c>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	613b      	str	r3, [r7, #16]
 8002ed4:	693b      	ldr	r3, [r7, #16]
}
 8002ed6:	e012      	b.n	8002efe <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM8)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a0d      	ldr	r2, [pc, #52]	@ (8002f14 <HAL_TIM_PWM_MspInit+0xa4>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d10d      	bne.n	8002efe <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	60fb      	str	r3, [r7, #12]
 8002ee6:	4b09      	ldr	r3, [pc, #36]	@ (8002f0c <HAL_TIM_PWM_MspInit+0x9c>)
 8002ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eea:	4a08      	ldr	r2, [pc, #32]	@ (8002f0c <HAL_TIM_PWM_MspInit+0x9c>)
 8002eec:	f043 0302 	orr.w	r3, r3, #2
 8002ef0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ef2:	4b06      	ldr	r3, [pc, #24]	@ (8002f0c <HAL_TIM_PWM_MspInit+0x9c>)
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	60fb      	str	r3, [r7, #12]
 8002efc:	68fb      	ldr	r3, [r7, #12]
}
 8002efe:	bf00      	nop
 8002f00:	3718      	adds	r7, #24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	40010000 	.word	0x40010000
 8002f0c:	40023800 	.word	0x40023800
 8002f10:	40000400 	.word	0x40000400
 8002f14:	40010400 	.word	0x40010400

08002f18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b088      	sub	sp, #32
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f28:	d116      	bne.n	8002f58 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	61fb      	str	r3, [r7, #28]
 8002f2e:	4b44      	ldr	r3, [pc, #272]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8002f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f32:	4a43      	ldr	r2, [pc, #268]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8002f34:	f043 0301 	orr.w	r3, r3, #1
 8002f38:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f3a:	4b41      	ldr	r3, [pc, #260]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	61fb      	str	r3, [r7, #28]
 8002f44:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 7, 0);
 8002f46:	2200      	movs	r2, #0
 8002f48:	2107      	movs	r1, #7
 8002f4a:	201c      	movs	r0, #28
 8002f4c:	f000 fc87 	bl	800385e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002f50:	201c      	movs	r0, #28
 8002f52:	f000 fca0 	bl	8003896 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002f56:	e06e      	b.n	8003036 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM5)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a39      	ldr	r2, [pc, #228]	@ (8003044 <HAL_TIM_Base_MspInit+0x12c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d116      	bne.n	8002f90 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002f62:	2300      	movs	r3, #0
 8002f64:	61bb      	str	r3, [r7, #24]
 8002f66:	4b36      	ldr	r3, [pc, #216]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8002f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6a:	4a35      	ldr	r2, [pc, #212]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8002f6c:	f043 0308 	orr.w	r3, r3, #8
 8002f70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f72:	4b33      	ldr	r3, [pc, #204]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8002f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f76:	f003 0308 	and.w	r3, r3, #8
 8002f7a:	61bb      	str	r3, [r7, #24]
 8002f7c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 7, 0);
 8002f7e:	2200      	movs	r2, #0
 8002f80:	2107      	movs	r1, #7
 8002f82:	2032      	movs	r0, #50	@ 0x32
 8002f84:	f000 fc6b 	bl	800385e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002f88:	2032      	movs	r0, #50	@ 0x32
 8002f8a:	f000 fc84 	bl	8003896 <HAL_NVIC_EnableIRQ>
}
 8002f8e:	e052      	b.n	8003036 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM6)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a2c      	ldr	r2, [pc, #176]	@ (8003048 <HAL_TIM_Base_MspInit+0x130>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d116      	bne.n	8002fc8 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	617b      	str	r3, [r7, #20]
 8002f9e:	4b28      	ldr	r3, [pc, #160]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa2:	4a27      	ldr	r2, [pc, #156]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8002fa4:	f043 0310 	orr.w	r3, r3, #16
 8002fa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002faa:	4b25      	ldr	r3, [pc, #148]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8002fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fae:	f003 0310 	and.w	r3, r3, #16
 8002fb2:	617b      	str	r3, [r7, #20]
 8002fb4:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 8, 0);
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	2108      	movs	r1, #8
 8002fba:	2036      	movs	r0, #54	@ 0x36
 8002fbc:	f000 fc4f 	bl	800385e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002fc0:	2036      	movs	r0, #54	@ 0x36
 8002fc2:	f000 fc68 	bl	8003896 <HAL_NVIC_EnableIRQ>
}
 8002fc6:	e036      	b.n	8003036 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM7)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a1f      	ldr	r2, [pc, #124]	@ (800304c <HAL_TIM_Base_MspInit+0x134>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d116      	bne.n	8003000 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	613b      	str	r3, [r7, #16]
 8002fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fda:	4a19      	ldr	r2, [pc, #100]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8002fdc:	f043 0320 	orr.w	r3, r3, #32
 8002fe0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fe2:	4b17      	ldr	r3, [pc, #92]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe6:	f003 0320 	and.w	r3, r3, #32
 8002fea:	613b      	str	r3, [r7, #16]
 8002fec:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 9, 0);
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2109      	movs	r1, #9
 8002ff2:	2037      	movs	r0, #55	@ 0x37
 8002ff4:	f000 fc33 	bl	800385e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002ff8:	2037      	movs	r0, #55	@ 0x37
 8002ffa:	f000 fc4c 	bl	8003896 <HAL_NVIC_EnableIRQ>
}
 8002ffe:	e01a      	b.n	8003036 <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM9)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a12      	ldr	r2, [pc, #72]	@ (8003050 <HAL_TIM_Base_MspInit+0x138>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d115      	bne.n	8003036 <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800300a:	2300      	movs	r3, #0
 800300c:	60fb      	str	r3, [r7, #12]
 800300e:	4b0c      	ldr	r3, [pc, #48]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8003010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003012:	4a0b      	ldr	r2, [pc, #44]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 8003014:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003018:	6453      	str	r3, [r2, #68]	@ 0x44
 800301a:	4b09      	ldr	r3, [pc, #36]	@ (8003040 <HAL_TIM_Base_MspInit+0x128>)
 800301c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800301e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 0);
 8003026:	2200      	movs	r2, #0
 8003028:	2107      	movs	r1, #7
 800302a:	2018      	movs	r0, #24
 800302c:	f000 fc17 	bl	800385e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003030:	2018      	movs	r0, #24
 8003032:	f000 fc30 	bl	8003896 <HAL_NVIC_EnableIRQ>
}
 8003036:	bf00      	nop
 8003038:	3720      	adds	r7, #32
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	40023800 	.word	0x40023800
 8003044:	40000c00 	.word	0x40000c00
 8003048:	40001000 	.word	0x40001000
 800304c:	40001400 	.word	0x40001400
 8003050:	40014000 	.word	0x40014000

08003054 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b08a      	sub	sp, #40	@ 0x28
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800305c:	f107 0314 	add.w	r3, r7, #20
 8003060:	2200      	movs	r2, #0
 8003062:	601a      	str	r2, [r3, #0]
 8003064:	605a      	str	r2, [r3, #4]
 8003066:	609a      	str	r2, [r3, #8]
 8003068:	60da      	str	r2, [r3, #12]
 800306a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a37      	ldr	r2, [pc, #220]	@ (8003150 <HAL_TIM_MspPostInit+0xfc>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d11f      	bne.n	80030b6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003076:	2300      	movs	r3, #0
 8003078:	613b      	str	r3, [r7, #16]
 800307a:	4b36      	ldr	r3, [pc, #216]	@ (8003154 <HAL_TIM_MspPostInit+0x100>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	4a35      	ldr	r2, [pc, #212]	@ (8003154 <HAL_TIM_MspPostInit+0x100>)
 8003080:	f043 0301 	orr.w	r3, r3, #1
 8003084:	6313      	str	r3, [r2, #48]	@ 0x30
 8003086:	4b33      	ldr	r3, [pc, #204]	@ (8003154 <HAL_TIM_MspPostInit+0x100>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	f003 0301 	and.w	r3, r3, #1
 800308e:	613b      	str	r3, [r7, #16]
 8003090:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = output_y_pull_Pin;
 8003092:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003096:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003098:	2302      	movs	r3, #2
 800309a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800309c:	2300      	movs	r3, #0
 800309e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030a0:	2300      	movs	r3, #0
 80030a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80030a4:	2301      	movs	r3, #1
 80030a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_y_pull_GPIO_Port, &GPIO_InitStruct);
 80030a8:	f107 0314 	add.w	r3, r7, #20
 80030ac:	4619      	mov	r1, r3
 80030ae:	482a      	ldr	r0, [pc, #168]	@ (8003158 <HAL_TIM_MspPostInit+0x104>)
 80030b0:	f000 fc9e 	bl	80039f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80030b4:	e047      	b.n	8003146 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a28      	ldr	r2, [pc, #160]	@ (800315c <HAL_TIM_MspPostInit+0x108>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d11f      	bne.n	8003100 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030c0:	2300      	movs	r3, #0
 80030c2:	60fb      	str	r3, [r7, #12]
 80030c4:	4b23      	ldr	r3, [pc, #140]	@ (8003154 <HAL_TIM_MspPostInit+0x100>)
 80030c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c8:	4a22      	ldr	r2, [pc, #136]	@ (8003154 <HAL_TIM_MspPostInit+0x100>)
 80030ca:	f043 0304 	orr.w	r3, r3, #4
 80030ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80030d0:	4b20      	ldr	r3, [pc, #128]	@ (8003154 <HAL_TIM_MspPostInit+0x100>)
 80030d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d4:	f003 0304 	and.w	r3, r3, #4
 80030d8:	60fb      	str	r3, [r7, #12]
 80030da:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = output_z_pull_Pin;
 80030dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030e2:	2302      	movs	r3, #2
 80030e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e6:	2300      	movs	r3, #0
 80030e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ea:	2300      	movs	r3, #0
 80030ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80030ee:	2302      	movs	r3, #2
 80030f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_z_pull_GPIO_Port, &GPIO_InitStruct);
 80030f2:	f107 0314 	add.w	r3, r7, #20
 80030f6:	4619      	mov	r1, r3
 80030f8:	4819      	ldr	r0, [pc, #100]	@ (8003160 <HAL_TIM_MspPostInit+0x10c>)
 80030fa:	f000 fc79 	bl	80039f0 <HAL_GPIO_Init>
}
 80030fe:	e022      	b.n	8003146 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a17      	ldr	r2, [pc, #92]	@ (8003164 <HAL_TIM_MspPostInit+0x110>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d11d      	bne.n	8003146 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800310a:	2300      	movs	r3, #0
 800310c:	60bb      	str	r3, [r7, #8]
 800310e:	4b11      	ldr	r3, [pc, #68]	@ (8003154 <HAL_TIM_MspPostInit+0x100>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003112:	4a10      	ldr	r2, [pc, #64]	@ (8003154 <HAL_TIM_MspPostInit+0x100>)
 8003114:	f043 0304 	orr.w	r3, r3, #4
 8003118:	6313      	str	r3, [r2, #48]	@ 0x30
 800311a:	4b0e      	ldr	r3, [pc, #56]	@ (8003154 <HAL_TIM_MspPostInit+0x100>)
 800311c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311e:	f003 0304 	and.w	r3, r3, #4
 8003122:	60bb      	str	r3, [r7, #8]
 8003124:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = output_x_pull_Pin;
 8003126:	2340      	movs	r3, #64	@ 0x40
 8003128:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800312a:	2302      	movs	r3, #2
 800312c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800312e:	2300      	movs	r3, #0
 8003130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003132:	2303      	movs	r3, #3
 8003134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003136:	2303      	movs	r3, #3
 8003138:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(output_x_pull_GPIO_Port, &GPIO_InitStruct);
 800313a:	f107 0314 	add.w	r3, r7, #20
 800313e:	4619      	mov	r1, r3
 8003140:	4807      	ldr	r0, [pc, #28]	@ (8003160 <HAL_TIM_MspPostInit+0x10c>)
 8003142:	f000 fc55 	bl	80039f0 <HAL_GPIO_Init>
}
 8003146:	bf00      	nop
 8003148:	3728      	adds	r7, #40	@ 0x28
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	40010000 	.word	0x40010000
 8003154:	40023800 	.word	0x40023800
 8003158:	40020000 	.word	0x40020000
 800315c:	40000400 	.word	0x40000400
 8003160:	40020800 	.word	0x40020800
 8003164:	40010400 	.word	0x40010400

08003168 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b08a      	sub	sp, #40	@ 0x28
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003170:	f107 0314 	add.w	r3, r7, #20
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	605a      	str	r2, [r3, #4]
 800317a:	609a      	str	r2, [r3, #8]
 800317c:	60da      	str	r2, [r3, #12]
 800317e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a1d      	ldr	r2, [pc, #116]	@ (80031fc <HAL_UART_MspInit+0x94>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d133      	bne.n	80031f2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800318a:	2300      	movs	r3, #0
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	4b1c      	ldr	r3, [pc, #112]	@ (8003200 <HAL_UART_MspInit+0x98>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003192:	4a1b      	ldr	r2, [pc, #108]	@ (8003200 <HAL_UART_MspInit+0x98>)
 8003194:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003198:	6413      	str	r3, [r2, #64]	@ 0x40
 800319a:	4b19      	ldr	r3, [pc, #100]	@ (8003200 <HAL_UART_MspInit+0x98>)
 800319c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a2:	613b      	str	r3, [r7, #16]
 80031a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	4b15      	ldr	r3, [pc, #84]	@ (8003200 <HAL_UART_MspInit+0x98>)
 80031ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ae:	4a14      	ldr	r2, [pc, #80]	@ (8003200 <HAL_UART_MspInit+0x98>)
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80031b6:	4b12      	ldr	r3, [pc, #72]	@ (8003200 <HAL_UART_MspInit+0x98>)
 80031b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80031c2:	230c      	movs	r3, #12
 80031c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031c6:	2302      	movs	r3, #2
 80031c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ca:	2300      	movs	r3, #0
 80031cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031ce:	2303      	movs	r3, #3
 80031d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80031d2:	2307      	movs	r3, #7
 80031d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031d6:	f107 0314 	add.w	r3, r7, #20
 80031da:	4619      	mov	r1, r3
 80031dc:	4809      	ldr	r0, [pc, #36]	@ (8003204 <HAL_UART_MspInit+0x9c>)
 80031de:	f000 fc07 	bl	80039f0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 10, 0);
 80031e2:	2200      	movs	r2, #0
 80031e4:	210a      	movs	r1, #10
 80031e6:	2026      	movs	r0, #38	@ 0x26
 80031e8:	f000 fb39 	bl	800385e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80031ec:	2026      	movs	r0, #38	@ 0x26
 80031ee:	f000 fb52 	bl	8003896 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80031f2:	bf00      	nop
 80031f4:	3728      	adds	r7, #40	@ 0x28
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	40004400 	.word	0x40004400
 8003200:	40023800 	.word	0x40023800
 8003204:	40020000 	.word	0x40020000

08003208 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800320c:	bf00      	nop
 800320e:	e7fd      	b.n	800320c <NMI_Handler+0x4>

08003210 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003214:	bf00      	nop
 8003216:	e7fd      	b.n	8003214 <HardFault_Handler+0x4>

08003218 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800321c:	bf00      	nop
 800321e:	e7fd      	b.n	800321c <MemManage_Handler+0x4>

08003220 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003224:	bf00      	nop
 8003226:	e7fd      	b.n	8003224 <BusFault_Handler+0x4>

08003228 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800322c:	bf00      	nop
 800322e:	e7fd      	b.n	800322c <UsageFault_Handler+0x4>

08003230 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003234:	bf00      	nop
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800323e:	b480      	push	{r7}
 8003240:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003242:	bf00      	nop
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003250:	bf00      	nop
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr

0800325a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800325e:	f000 f9df 	bl	8003620 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003262:	bf00      	nop
 8003264:	bd80      	pop	{r7, pc}
	...

08003268 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	  if(get_home_x() == home_x){
 800326c:	2101      	movs	r1, #1
 800326e:	4821      	ldr	r0, [pc, #132]	@ (80032f4 <EXTI0_IRQHandler+0x8c>)
 8003270:	f000 fd5a 	bl	8003d28 <HAL_GPIO_ReadPin>
 8003274:	4603      	mov	r3, r0
 8003276:	2b01      	cmp	r3, #1
 8003278:	d136      	bne.n	80032e8 <EXTI0_IRQHandler+0x80>
		//  HAL_GPIO_TogglePin(O1_GPIO_Port, O1_Pin);
		  switch(AxisX.mode){
 800327a:	4b1f      	ldr	r3, [pc, #124]	@ (80032f8 <EXTI0_IRQHandler+0x90>)
 800327c:	7bdb      	ldrb	r3, [r3, #15]
 800327e:	2b03      	cmp	r3, #3
 8003280:	d002      	beq.n	8003288 <EXTI0_IRQHandler+0x20>
 8003282:	2b05      	cmp	r3, #5
 8003284:	d018      	beq.n	80032b8 <EXTI0_IRQHandler+0x50>
 8003286:	e02f      	b.n	80032e8 <EXTI0_IRQHandler+0x80>
		  case MOVE_HOME1:
			  			output_x_pull_stop();
 8003288:	2100      	movs	r1, #0
 800328a:	481c      	ldr	r0, [pc, #112]	@ (80032fc <EXTI0_IRQHandler+0x94>)
 800328c:	f001 fc12 	bl	8004ab4 <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_x();
 8003290:	4b1b      	ldr	r3, [pc, #108]	@ (8003300 <EXTI0_IRQHandler+0x98>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2200      	movs	r2, #0
 8003296:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisX.current_pos = 0;
 8003298:	4b17      	ldr	r3, [pc, #92]	@ (80032f8 <EXTI0_IRQHandler+0x90>)
 800329a:	2200      	movs	r2, #0
 800329c:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_X_Axis(AxisX.current_pos);
 800329e:	4b16      	ldr	r3, [pc, #88]	@ (80032f8 <EXTI0_IRQHandler+0x90>)
 80032a0:	895b      	ldrh	r3, [r3, #10]
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7ff f89d 	bl	80023e4 <Set_HMI_X_Axis>
			  		  AxisX.mode = MOVE_HOME2;
 80032aa:	4b13      	ldr	r3, [pc, #76]	@ (80032f8 <EXTI0_IRQHandler+0x90>)
 80032ac:	2204      	movs	r2, #4
 80032ae:	73da      	strb	r2, [r3, #15]
			  		AxisX.old_pos = 0;
 80032b0:	4b11      	ldr	r3, [pc, #68]	@ (80032f8 <EXTI0_IRQHandler+0x90>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	819a      	strh	r2, [r3, #12]
			  break;
 80032b6:	e017      	b.n	80032e8 <EXTI0_IRQHandler+0x80>
		  case MOVE_HOME3:
			  			output_x_pull_stop();
 80032b8:	2100      	movs	r1, #0
 80032ba:	4810      	ldr	r0, [pc, #64]	@ (80032fc <EXTI0_IRQHandler+0x94>)
 80032bc:	f001 fbfa 	bl	8004ab4 <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_x();
 80032c0:	4b0f      	ldr	r3, [pc, #60]	@ (8003300 <EXTI0_IRQHandler+0x98>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2200      	movs	r2, #0
 80032c6:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisX.current_pos = 0;
 80032c8:	4b0b      	ldr	r3, [pc, #44]	@ (80032f8 <EXTI0_IRQHandler+0x90>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_X_Axis(AxisX.current_pos);
 80032ce:	4b0a      	ldr	r3, [pc, #40]	@ (80032f8 <EXTI0_IRQHandler+0x90>)
 80032d0:	895b      	ldrh	r3, [r3, #10]
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff f885 	bl	80023e4 <Set_HMI_X_Axis>
			  			AxisX.mode  = STOP;
 80032da:	4b07      	ldr	r3, [pc, #28]	@ (80032f8 <EXTI0_IRQHandler+0x90>)
 80032dc:	2200      	movs	r2, #0
 80032de:	73da      	strb	r2, [r3, #15]
			  			AxisX.old_pos = 0;
 80032e0:	4b05      	ldr	r3, [pc, #20]	@ (80032f8 <EXTI0_IRQHandler+0x90>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	819a      	strh	r2, [r3, #12]
			  break;
 80032e6:	bf00      	nop
		  }
	  }
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i1_home_x_Pin);
 80032e8:	2001      	movs	r0, #1
 80032ea:	f000 fd4f 	bl	8003d8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80032ee:	bf00      	nop
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	40020800 	.word	0x40020800
 80032f8:	200000dc 	.word	0x200000dc
 80032fc:	200004e8 	.word	0x200004e8
 8003300:	20000410 	.word	0x20000410

08003304 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	  if(get_home_y() == home_y){
 8003308:	2102      	movs	r1, #2
 800330a:	4821      	ldr	r0, [pc, #132]	@ (8003390 <EXTI1_IRQHandler+0x8c>)
 800330c:	f000 fd0c 	bl	8003d28 <HAL_GPIO_ReadPin>
 8003310:	4603      	mov	r3, r0
 8003312:	2b01      	cmp	r3, #1
 8003314:	d136      	bne.n	8003384 <EXTI1_IRQHandler+0x80>
		//  HAL_GPIO_TogglePin(O2_GPIO_Port, O2_Pin);
		  switch(AxisY.mode){
 8003316:	4b1f      	ldr	r3, [pc, #124]	@ (8003394 <EXTI1_IRQHandler+0x90>)
 8003318:	7bdb      	ldrb	r3, [r3, #15]
 800331a:	2b03      	cmp	r3, #3
 800331c:	d002      	beq.n	8003324 <EXTI1_IRQHandler+0x20>
 800331e:	2b05      	cmp	r3, #5
 8003320:	d018      	beq.n	8003354 <EXTI1_IRQHandler+0x50>
 8003322:	e02f      	b.n	8003384 <EXTI1_IRQHandler+0x80>
		  case MOVE_HOME1:
			  			output_y_pull_stop();
 8003324:	2100      	movs	r1, #0
 8003326:	481c      	ldr	r0, [pc, #112]	@ (8003398 <EXTI1_IRQHandler+0x94>)
 8003328:	f001 fbc4 	bl	8004ab4 <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_y();
 800332c:	4b1b      	ldr	r3, [pc, #108]	@ (800339c <EXTI1_IRQHandler+0x98>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2200      	movs	r2, #0
 8003332:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisY.current_pos = 0;
 8003334:	4b17      	ldr	r3, [pc, #92]	@ (8003394 <EXTI1_IRQHandler+0x90>)
 8003336:	2200      	movs	r2, #0
 8003338:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_Y_Axis(AxisY.current_pos);
 800333a:	4b16      	ldr	r3, [pc, #88]	@ (8003394 <EXTI1_IRQHandler+0x90>)
 800333c:	895b      	ldrh	r3, [r3, #10]
 800333e:	b29b      	uxth	r3, r3
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff f85f 	bl	8002404 <Set_HMI_Y_Axis>
			  		  AxisY.mode = MOVE_HOME2;
 8003346:	4b13      	ldr	r3, [pc, #76]	@ (8003394 <EXTI1_IRQHandler+0x90>)
 8003348:	2204      	movs	r2, #4
 800334a:	73da      	strb	r2, [r3, #15]
			  		AxisY.old_pos = 0;
 800334c:	4b11      	ldr	r3, [pc, #68]	@ (8003394 <EXTI1_IRQHandler+0x90>)
 800334e:	2200      	movs	r2, #0
 8003350:	819a      	strh	r2, [r3, #12]
			  break;
 8003352:	e017      	b.n	8003384 <EXTI1_IRQHandler+0x80>
		  case MOVE_HOME3:
			  			output_y_pull_stop();
 8003354:	2100      	movs	r1, #0
 8003356:	4810      	ldr	r0, [pc, #64]	@ (8003398 <EXTI1_IRQHandler+0x94>)
 8003358:	f001 fbac 	bl	8004ab4 <HAL_TIM_PWM_Stop>
			  		  reset_counter_timer_slave_y();
 800335c:	4b0f      	ldr	r3, [pc, #60]	@ (800339c <EXTI1_IRQHandler+0x98>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2200      	movs	r2, #0
 8003362:	625a      	str	r2, [r3, #36]	@ 0x24
			  			AxisY.current_pos = 0;
 8003364:	4b0b      	ldr	r3, [pc, #44]	@ (8003394 <EXTI1_IRQHandler+0x90>)
 8003366:	2200      	movs	r2, #0
 8003368:	815a      	strh	r2, [r3, #10]
			  			Set_HMI_Y_Axis(AxisY.current_pos);
 800336a:	4b0a      	ldr	r3, [pc, #40]	@ (8003394 <EXTI1_IRQHandler+0x90>)
 800336c:	895b      	ldrh	r3, [r3, #10]
 800336e:	b29b      	uxth	r3, r3
 8003370:	4618      	mov	r0, r3
 8003372:	f7ff f847 	bl	8002404 <Set_HMI_Y_Axis>
			  			AxisY.mode  = STOP;
 8003376:	4b07      	ldr	r3, [pc, #28]	@ (8003394 <EXTI1_IRQHandler+0x90>)
 8003378:	2200      	movs	r2, #0
 800337a:	73da      	strb	r2, [r3, #15]
			  			AxisY.old_pos = 0;
 800337c:	4b05      	ldr	r3, [pc, #20]	@ (8003394 <EXTI1_IRQHandler+0x90>)
 800337e:	2200      	movs	r2, #0
 8003380:	819a      	strh	r2, [r3, #12]
			  break;
 8003382:	bf00      	nop
		  }
	  }
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i2_home_y_Pin);
 8003384:	2002      	movs	r0, #2
 8003386:	f000 fd01 	bl	8003d8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800338a:	bf00      	nop
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40020800 	.word	0x40020800
 8003394:	200000ec 	.word	0x200000ec
 8003398:	20000338 	.word	0x20000338
 800339c:	20000380 	.word	0x20000380

080033a0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	 if(get_home_z() == home_z){
 80033a4:	2104      	movs	r1, #4
 80033a6:	4821      	ldr	r0, [pc, #132]	@ (800342c <EXTI2_IRQHandler+0x8c>)
 80033a8:	f000 fcbe 	bl	8003d28 <HAL_GPIO_ReadPin>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d136      	bne.n	8003420 <EXTI2_IRQHandler+0x80>
		//	  HAL_GPIO_TogglePin(O3_GPIO_Port, O3_Pin);
			  switch(AxisZ.mode){
 80033b2:	4b1f      	ldr	r3, [pc, #124]	@ (8003430 <EXTI2_IRQHandler+0x90>)
 80033b4:	7bdb      	ldrb	r3, [r3, #15]
 80033b6:	2b03      	cmp	r3, #3
 80033b8:	d002      	beq.n	80033c0 <EXTI2_IRQHandler+0x20>
 80033ba:	2b05      	cmp	r3, #5
 80033bc:	d018      	beq.n	80033f0 <EXTI2_IRQHandler+0x50>
 80033be:	e02f      	b.n	8003420 <EXTI2_IRQHandler+0x80>
			  case MOVE_HOME1:
				  			output_z_pull_stop();
 80033c0:	2108      	movs	r1, #8
 80033c2:	481c      	ldr	r0, [pc, #112]	@ (8003434 <EXTI2_IRQHandler+0x94>)
 80033c4:	f001 fb76 	bl	8004ab4 <HAL_TIM_PWM_Stop>
				  		  reset_counter_timer_slave_z();
 80033c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003438 <EXTI2_IRQHandler+0x98>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2200      	movs	r2, #0
 80033ce:	625a      	str	r2, [r3, #36]	@ 0x24
				  		  AxisZ.mode = MOVE_HOME2;
 80033d0:	4b17      	ldr	r3, [pc, #92]	@ (8003430 <EXTI2_IRQHandler+0x90>)
 80033d2:	2204      	movs	r2, #4
 80033d4:	73da      	strb	r2, [r3, #15]
				  			AxisZ.current_pos = 0;
 80033d6:	4b16      	ldr	r3, [pc, #88]	@ (8003430 <EXTI2_IRQHandler+0x90>)
 80033d8:	2200      	movs	r2, #0
 80033da:	815a      	strh	r2, [r3, #10]
				  			Set_HMI_Z_Axis(AxisZ.current_pos);
 80033dc:	4b14      	ldr	r3, [pc, #80]	@ (8003430 <EXTI2_IRQHandler+0x90>)
 80033de:	895b      	ldrh	r3, [r3, #10]
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7ff f81e 	bl	8002424 <Set_HMI_Z_Axis>
				  		AxisZ.old_pos = 0;
 80033e8:	4b11      	ldr	r3, [pc, #68]	@ (8003430 <EXTI2_IRQHandler+0x90>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	819a      	strh	r2, [r3, #12]
				  break;
 80033ee:	e017      	b.n	8003420 <EXTI2_IRQHandler+0x80>
			  case MOVE_HOME3:
				  			output_z_pull_stop();
 80033f0:	2108      	movs	r1, #8
 80033f2:	4810      	ldr	r0, [pc, #64]	@ (8003434 <EXTI2_IRQHandler+0x94>)
 80033f4:	f001 fb5e 	bl	8004ab4 <HAL_TIM_PWM_Stop>
				  		  reset_counter_timer_slave_z();
 80033f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003438 <EXTI2_IRQHandler+0x98>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2200      	movs	r2, #0
 80033fe:	625a      	str	r2, [r3, #36]	@ 0x24
				  			AxisZ.current_pos = 0;
 8003400:	4b0b      	ldr	r3, [pc, #44]	@ (8003430 <EXTI2_IRQHandler+0x90>)
 8003402:	2200      	movs	r2, #0
 8003404:	815a      	strh	r2, [r3, #10]
				  			Set_HMI_Z_Axis(AxisZ.current_pos);
 8003406:	4b0a      	ldr	r3, [pc, #40]	@ (8003430 <EXTI2_IRQHandler+0x90>)
 8003408:	895b      	ldrh	r3, [r3, #10]
 800340a:	b29b      	uxth	r3, r3
 800340c:	4618      	mov	r0, r3
 800340e:	f7ff f809 	bl	8002424 <Set_HMI_Z_Axis>
				  			AxisZ.mode  = STOP;
 8003412:	4b07      	ldr	r3, [pc, #28]	@ (8003430 <EXTI2_IRQHandler+0x90>)
 8003414:	2200      	movs	r2, #0
 8003416:	73da      	strb	r2, [r3, #15]
				  			AxisZ.old_pos = 0;
 8003418:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <EXTI2_IRQHandler+0x90>)
 800341a:	2200      	movs	r2, #0
 800341c:	819a      	strh	r2, [r3, #12]
				  break;
 800341e:	bf00      	nop
			  }
		  }
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(i3_home_z_Pin);
 8003420:	2004      	movs	r0, #4
 8003422:	f000 fcb3 	bl	8003d8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003426:	bf00      	nop
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	40020800 	.word	0x40020800
 8003430:	200000fc 	.word	0x200000fc
 8003434:	200003c8 	.word	0x200003c8
 8003438:	20000530 	.word	0x20000530

0800343c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003440:	4808      	ldr	r0, [pc, #32]	@ (8003464 <TIM1_BRK_TIM9_IRQHandler+0x28>)
 8003442:	f001 fba7 	bl	8004b94 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8003446:	4808      	ldr	r0, [pc, #32]	@ (8003468 <TIM1_BRK_TIM9_IRQHandler+0x2c>)
 8003448:	f001 fba4 	bl	8004b94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
	if(AxisZ.mode == MOVE_MANUAL){
 800344c:	4b07      	ldr	r3, [pc, #28]	@ (800346c <TIM1_BRK_TIM9_IRQHandler+0x30>)
 800344e:	7bdb      	ldrb	r3, [r3, #15]
 8003450:	2b02      	cmp	r3, #2
 8003452:	d102      	bne.n	800345a <TIM1_BRK_TIM9_IRQHandler+0x1e>
		AxisZ.mode = MOVE_AUTO;}
 8003454:	4b05      	ldr	r3, [pc, #20]	@ (800346c <TIM1_BRK_TIM9_IRQHandler+0x30>)
 8003456:	2201      	movs	r2, #1
 8003458:	73da      	strb	r2, [r3, #15]
		Stop_motor_z();
 800345a:	f7fe ff67 	bl	800232c <Stop_motor_z>

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800345e:	bf00      	nop
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	20000338 	.word	0x20000338
 8003468:	20000530 	.word	0x20000530
 800346c:	200000fc 	.word	0x200000fc

08003470 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003474:	4806      	ldr	r0, [pc, #24]	@ (8003490 <TIM2_IRQHandler+0x20>)
 8003476:	f001 fb8d 	bl	8004b94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
	if(AxisY.mode == MOVE_MANUAL){
 800347a:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <TIM2_IRQHandler+0x24>)
 800347c:	7bdb      	ldrb	r3, [r3, #15]
 800347e:	2b02      	cmp	r3, #2
 8003480:	d102      	bne.n	8003488 <TIM2_IRQHandler+0x18>
		AxisY.mode = MOVE_AUTO;}
 8003482:	4b04      	ldr	r3, [pc, #16]	@ (8003494 <TIM2_IRQHandler+0x24>)
 8003484:	2201      	movs	r2, #1
 8003486:	73da      	strb	r2, [r3, #15]
		Stop_motor_y();
 8003488:	f7fe fef4 	bl	8002274 <Stop_motor_y>

  /* USER CODE END TIM2_IRQn 1 */
}
 800348c:	bf00      	nop
 800348e:	bd80      	pop	{r7, pc}
 8003490:	20000380 	.word	0x20000380
 8003494:	200000ec 	.word	0x200000ec

08003498 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800349c:	4802      	ldr	r0, [pc, #8]	@ (80034a8 <USART2_IRQHandler+0x10>)
 800349e:	f002 fb45 	bl	8005b2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80034a2:	bf00      	nop
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	20000578 	.word	0x20000578

080034ac <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	if(AxisX.mode == MOVE_MANUAL){
 80034b0:	4b06      	ldr	r3, [pc, #24]	@ (80034cc <TIM5_IRQHandler+0x20>)
 80034b2:	7bdb      	ldrb	r3, [r3, #15]
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d102      	bne.n	80034be <TIM5_IRQHandler+0x12>
		AxisX.mode = MOVE_AUTO;}
 80034b8:	4b04      	ldr	r3, [pc, #16]	@ (80034cc <TIM5_IRQHandler+0x20>)
 80034ba:	2201      	movs	r2, #1
 80034bc:	73da      	strb	r2, [r3, #15]
		Stop_motor_x();
 80034be:	f7fe fd51 	bl	8001f64 <Stop_motor_x>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80034c2:	4803      	ldr	r0, [pc, #12]	@ (80034d0 <TIM5_IRQHandler+0x24>)
 80034c4:	f001 fb66 	bl	8004b94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80034c8:	bf00      	nop
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	200000dc 	.word	0x200000dc
 80034d0:	20000410 	.word	0x20000410

080034d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	task_timer6();
 80034d8:	f7fd f882 	bl	80005e0 <task_timer6>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80034dc:	4802      	ldr	r0, [pc, #8]	@ (80034e8 <TIM6_DAC_IRQHandler+0x14>)
 80034de:	f001 fb59 	bl	8004b94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80034e2:	bf00      	nop
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	20000458 	.word	0x20000458

080034ec <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	application_run();
 80034f0:	f7fd f86c 	bl	80005cc <application_run>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80034f4:	4802      	ldr	r0, [pc, #8]	@ (8003500 <TIM7_IRQHandler+0x14>)
 80034f6:	f001 fb4d 	bl	8004b94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80034fa:	bf00      	nop
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	200004a0 	.word	0x200004a0

08003504 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003508:	4b06      	ldr	r3, [pc, #24]	@ (8003524 <SystemInit+0x20>)
 800350a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350e:	4a05      	ldr	r2, [pc, #20]	@ (8003524 <SystemInit+0x20>)
 8003510:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003514:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003518:	bf00      	nop
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	e000ed00 	.word	0xe000ed00

08003528 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003528:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003560 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800352c:	f7ff ffea 	bl	8003504 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003530:	480c      	ldr	r0, [pc, #48]	@ (8003564 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003532:	490d      	ldr	r1, [pc, #52]	@ (8003568 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003534:	4a0d      	ldr	r2, [pc, #52]	@ (800356c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003536:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003538:	e002      	b.n	8003540 <LoopCopyDataInit>

0800353a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800353a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800353c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800353e:	3304      	adds	r3, #4

08003540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003544:	d3f9      	bcc.n	800353a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003546:	4a0a      	ldr	r2, [pc, #40]	@ (8003570 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003548:	4c0a      	ldr	r4, [pc, #40]	@ (8003574 <LoopFillZerobss+0x22>)
  movs r3, #0
 800354a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800354c:	e001      	b.n	8003552 <LoopFillZerobss>

0800354e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800354e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003550:	3204      	adds	r2, #4

08003552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003554:	d3fb      	bcc.n	800354e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003556:	f003 fa5b 	bl	8006a10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800355a:	f7fd f882 	bl	8000662 <main>
  bx  lr    
 800355e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003560:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003564:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003568:	20000118 	.word	0x20000118
  ldr r2, =_sidata
 800356c:	08006a98 	.word	0x08006a98
  ldr r2, =_sbss
 8003570:	20000118 	.word	0x20000118
  ldr r4, =_ebss
 8003574:	20000878 	.word	0x20000878

08003578 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003578:	e7fe      	b.n	8003578 <ADC_IRQHandler>
	...

0800357c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003580:	4b0e      	ldr	r3, [pc, #56]	@ (80035bc <HAL_Init+0x40>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a0d      	ldr	r2, [pc, #52]	@ (80035bc <HAL_Init+0x40>)
 8003586:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800358a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800358c:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <HAL_Init+0x40>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a0a      	ldr	r2, [pc, #40]	@ (80035bc <HAL_Init+0x40>)
 8003592:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003596:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003598:	4b08      	ldr	r3, [pc, #32]	@ (80035bc <HAL_Init+0x40>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a07      	ldr	r2, [pc, #28]	@ (80035bc <HAL_Init+0x40>)
 800359e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035a4:	2003      	movs	r0, #3
 80035a6:	f000 f94f 	bl	8003848 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035aa:	200f      	movs	r0, #15
 80035ac:	f000 f808 	bl	80035c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035b0:	f7ff fc36 	bl	8002e20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	40023c00 	.word	0x40023c00

080035c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035c8:	4b12      	ldr	r3, [pc, #72]	@ (8003614 <HAL_InitTick+0x54>)
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	4b12      	ldr	r3, [pc, #72]	@ (8003618 <HAL_InitTick+0x58>)
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	4619      	mov	r1, r3
 80035d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80035da:	fbb2 f3f3 	udiv	r3, r2, r3
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 f967 	bl	80038b2 <HAL_SYSTICK_Config>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e00e      	b.n	800360c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2b0f      	cmp	r3, #15
 80035f2:	d80a      	bhi.n	800360a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035f4:	2200      	movs	r2, #0
 80035f6:	6879      	ldr	r1, [r7, #4]
 80035f8:	f04f 30ff 	mov.w	r0, #4294967295
 80035fc:	f000 f92f 	bl	800385e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003600:	4a06      	ldr	r2, [pc, #24]	@ (800361c <HAL_InitTick+0x5c>)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003606:	2300      	movs	r3, #0
 8003608:	e000      	b.n	800360c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
}
 800360c:	4618      	mov	r0, r3
 800360e:	3708      	adds	r7, #8
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	2000010c 	.word	0x2000010c
 8003618:	20000114 	.word	0x20000114
 800361c:	20000110 	.word	0x20000110

08003620 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003624:	4b06      	ldr	r3, [pc, #24]	@ (8003640 <HAL_IncTick+0x20>)
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	461a      	mov	r2, r3
 800362a:	4b06      	ldr	r3, [pc, #24]	@ (8003644 <HAL_IncTick+0x24>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4413      	add	r3, r2
 8003630:	4a04      	ldr	r2, [pc, #16]	@ (8003644 <HAL_IncTick+0x24>)
 8003632:	6013      	str	r3, [r2, #0]
}
 8003634:	bf00      	nop
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	20000114 	.word	0x20000114
 8003644:	20000874 	.word	0x20000874

08003648 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003648:	b480      	push	{r7}
 800364a:	af00      	add	r7, sp, #0
  return uwTick;
 800364c:	4b03      	ldr	r3, [pc, #12]	@ (800365c <HAL_GetTick+0x14>)
 800364e:	681b      	ldr	r3, [r3, #0]
}
 8003650:	4618      	mov	r0, r3
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	20000874 	.word	0x20000874

08003660 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003668:	f7ff ffee 	bl	8003648 <HAL_GetTick>
 800366c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003678:	d005      	beq.n	8003686 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800367a:	4b0a      	ldr	r3, [pc, #40]	@ (80036a4 <HAL_Delay+0x44>)
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	461a      	mov	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	4413      	add	r3, r2
 8003684:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003686:	bf00      	nop
 8003688:	f7ff ffde 	bl	8003648 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	429a      	cmp	r2, r3
 8003696:	d8f7      	bhi.n	8003688 <HAL_Delay+0x28>
  {
  }
}
 8003698:	bf00      	nop
 800369a:	bf00      	nop
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	20000114 	.word	0x20000114

080036a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f003 0307 	and.w	r3, r3, #7
 80036b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036b8:	4b0c      	ldr	r3, [pc, #48]	@ (80036ec <__NVIC_SetPriorityGrouping+0x44>)
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80036c4:	4013      	ands	r3, r2
 80036c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80036d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036da:	4a04      	ldr	r2, [pc, #16]	@ (80036ec <__NVIC_SetPriorityGrouping+0x44>)
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	60d3      	str	r3, [r2, #12]
}
 80036e0:	bf00      	nop
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr
 80036ec:	e000ed00 	.word	0xe000ed00

080036f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036f4:	4b04      	ldr	r3, [pc, #16]	@ (8003708 <__NVIC_GetPriorityGrouping+0x18>)
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	0a1b      	lsrs	r3, r3, #8
 80036fa:	f003 0307 	and.w	r3, r3, #7
}
 80036fe:	4618      	mov	r0, r3
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	e000ed00 	.word	0xe000ed00

0800370c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	4603      	mov	r3, r0
 8003714:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800371a:	2b00      	cmp	r3, #0
 800371c:	db0b      	blt.n	8003736 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800371e:	79fb      	ldrb	r3, [r7, #7]
 8003720:	f003 021f 	and.w	r2, r3, #31
 8003724:	4907      	ldr	r1, [pc, #28]	@ (8003744 <__NVIC_EnableIRQ+0x38>)
 8003726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800372a:	095b      	lsrs	r3, r3, #5
 800372c:	2001      	movs	r0, #1
 800372e:	fa00 f202 	lsl.w	r2, r0, r2
 8003732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003736:	bf00      	nop
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	e000e100 	.word	0xe000e100

08003748 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003748:	b480      	push	{r7}
 800374a:	b083      	sub	sp, #12
 800374c:	af00      	add	r7, sp, #0
 800374e:	4603      	mov	r3, r0
 8003750:	6039      	str	r1, [r7, #0]
 8003752:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003758:	2b00      	cmp	r3, #0
 800375a:	db0a      	blt.n	8003772 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	b2da      	uxtb	r2, r3
 8003760:	490c      	ldr	r1, [pc, #48]	@ (8003794 <__NVIC_SetPriority+0x4c>)
 8003762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003766:	0112      	lsls	r2, r2, #4
 8003768:	b2d2      	uxtb	r2, r2
 800376a:	440b      	add	r3, r1
 800376c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003770:	e00a      	b.n	8003788 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	b2da      	uxtb	r2, r3
 8003776:	4908      	ldr	r1, [pc, #32]	@ (8003798 <__NVIC_SetPriority+0x50>)
 8003778:	79fb      	ldrb	r3, [r7, #7]
 800377a:	f003 030f 	and.w	r3, r3, #15
 800377e:	3b04      	subs	r3, #4
 8003780:	0112      	lsls	r2, r2, #4
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	440b      	add	r3, r1
 8003786:	761a      	strb	r2, [r3, #24]
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	e000e100 	.word	0xe000e100
 8003798:	e000ed00 	.word	0xe000ed00

0800379c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800379c:	b480      	push	{r7}
 800379e:	b089      	sub	sp, #36	@ 0x24
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f003 0307 	and.w	r3, r3, #7
 80037ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	f1c3 0307 	rsb	r3, r3, #7
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	bf28      	it	cs
 80037ba:	2304      	movcs	r3, #4
 80037bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	3304      	adds	r3, #4
 80037c2:	2b06      	cmp	r3, #6
 80037c4:	d902      	bls.n	80037cc <NVIC_EncodePriority+0x30>
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	3b03      	subs	r3, #3
 80037ca:	e000      	b.n	80037ce <NVIC_EncodePriority+0x32>
 80037cc:	2300      	movs	r3, #0
 80037ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037d0:	f04f 32ff 	mov.w	r2, #4294967295
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	43da      	mvns	r2, r3
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	401a      	ands	r2, r3
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037e4:	f04f 31ff 	mov.w	r1, #4294967295
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	fa01 f303 	lsl.w	r3, r1, r3
 80037ee:	43d9      	mvns	r1, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037f4:	4313      	orrs	r3, r2
         );
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3724      	adds	r7, #36	@ 0x24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
	...

08003804 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	3b01      	subs	r3, #1
 8003810:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003814:	d301      	bcc.n	800381a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003816:	2301      	movs	r3, #1
 8003818:	e00f      	b.n	800383a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800381a:	4a0a      	ldr	r2, [pc, #40]	@ (8003844 <SysTick_Config+0x40>)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	3b01      	subs	r3, #1
 8003820:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003822:	210f      	movs	r1, #15
 8003824:	f04f 30ff 	mov.w	r0, #4294967295
 8003828:	f7ff ff8e 	bl	8003748 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800382c:	4b05      	ldr	r3, [pc, #20]	@ (8003844 <SysTick_Config+0x40>)
 800382e:	2200      	movs	r2, #0
 8003830:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003832:	4b04      	ldr	r3, [pc, #16]	@ (8003844 <SysTick_Config+0x40>)
 8003834:	2207      	movs	r2, #7
 8003836:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	e000e010 	.word	0xe000e010

08003848 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	f7ff ff29 	bl	80036a8 <__NVIC_SetPriorityGrouping>
}
 8003856:	bf00      	nop
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800385e:	b580      	push	{r7, lr}
 8003860:	b086      	sub	sp, #24
 8003862:	af00      	add	r7, sp, #0
 8003864:	4603      	mov	r3, r0
 8003866:	60b9      	str	r1, [r7, #8]
 8003868:	607a      	str	r2, [r7, #4]
 800386a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800386c:	2300      	movs	r3, #0
 800386e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003870:	f7ff ff3e 	bl	80036f0 <__NVIC_GetPriorityGrouping>
 8003874:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	68b9      	ldr	r1, [r7, #8]
 800387a:	6978      	ldr	r0, [r7, #20]
 800387c:	f7ff ff8e 	bl	800379c <NVIC_EncodePriority>
 8003880:	4602      	mov	r2, r0
 8003882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003886:	4611      	mov	r1, r2
 8003888:	4618      	mov	r0, r3
 800388a:	f7ff ff5d 	bl	8003748 <__NVIC_SetPriority>
}
 800388e:	bf00      	nop
 8003890:	3718      	adds	r7, #24
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003896:	b580      	push	{r7, lr}
 8003898:	b082      	sub	sp, #8
 800389a:	af00      	add	r7, sp, #0
 800389c:	4603      	mov	r3, r0
 800389e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7ff ff31 	bl	800370c <__NVIC_EnableIRQ>
}
 80038aa:	bf00      	nop
 80038ac:	3708      	adds	r7, #8
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b082      	sub	sp, #8
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f7ff ffa2 	bl	8003804 <SysTick_Config>
 80038c0:	4603      	mov	r3, r0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3708      	adds	r7, #8
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038ca:	b580      	push	{r7, lr}
 80038cc:	b084      	sub	sp, #16
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80038d8:	f7ff feb6 	bl	8003648 <HAL_GetTick>
 80038dc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	2b02      	cmp	r3, #2
 80038e8:	d008      	beq.n	80038fc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2280      	movs	r2, #128	@ 0x80
 80038ee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e052      	b.n	80039a2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0216 	bic.w	r2, r2, #22
 800390a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	695a      	ldr	r2, [r3, #20]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800391a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003920:	2b00      	cmp	r3, #0
 8003922:	d103      	bne.n	800392c <HAL_DMA_Abort+0x62>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003928:	2b00      	cmp	r3, #0
 800392a:	d007      	beq.n	800393c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f022 0208 	bic.w	r2, r2, #8
 800393a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 0201 	bic.w	r2, r2, #1
 800394a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800394c:	e013      	b.n	8003976 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800394e:	f7ff fe7b 	bl	8003648 <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b05      	cmp	r3, #5
 800395a:	d90c      	bls.n	8003976 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2220      	movs	r2, #32
 8003960:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2203      	movs	r2, #3
 8003966:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e015      	b.n	80039a2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0301 	and.w	r3, r3, #1
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1e4      	bne.n	800394e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003988:	223f      	movs	r2, #63	@ 0x3f
 800398a:	409a      	lsls	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3710      	adds	r7, #16
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039aa:	b480      	push	{r7}
 80039ac:	b083      	sub	sp, #12
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d004      	beq.n	80039c8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2280      	movs	r2, #128	@ 0x80
 80039c2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e00c      	b.n	80039e2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2205      	movs	r2, #5
 80039cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0201 	bic.w	r2, r2, #1
 80039de:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
	...

080039f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b089      	sub	sp, #36	@ 0x24
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039fa:	2300      	movs	r3, #0
 80039fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039fe:	2300      	movs	r3, #0
 8003a00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a02:	2300      	movs	r3, #0
 8003a04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a06:	2300      	movs	r3, #0
 8003a08:	61fb      	str	r3, [r7, #28]
 8003a0a:	e16b      	b.n	8003ce4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a20:	693a      	ldr	r2, [r7, #16]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	f040 815a 	bne.w	8003cde <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f003 0303 	and.w	r3, r3, #3
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d005      	beq.n	8003a42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d130      	bne.n	8003aa4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	2203      	movs	r2, #3
 8003a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a52:	43db      	mvns	r3, r3
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4013      	ands	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	68da      	ldr	r2, [r3, #12]
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	005b      	lsls	r3, r3, #1
 8003a62:	fa02 f303 	lsl.w	r3, r2, r3
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	69ba      	ldr	r2, [r7, #24]
 8003a70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a78:	2201      	movs	r2, #1
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	43db      	mvns	r3, r3
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	4013      	ands	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	091b      	lsrs	r3, r3, #4
 8003a8e:	f003 0201 	and.w	r2, r3, #1
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	fa02 f303 	lsl.w	r3, r2, r3
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	69ba      	ldr	r2, [r7, #24]
 8003aa2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f003 0303 	and.w	r3, r3, #3
 8003aac:	2b03      	cmp	r3, #3
 8003aae:	d017      	beq.n	8003ae0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	005b      	lsls	r3, r3, #1
 8003aba:	2203      	movs	r2, #3
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	689a      	ldr	r2, [r3, #8]
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	005b      	lsls	r3, r3, #1
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	69ba      	ldr	r2, [r7, #24]
 8003ade:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f003 0303 	and.w	r3, r3, #3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d123      	bne.n	8003b34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	08da      	lsrs	r2, r3, #3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3208      	adds	r2, #8
 8003af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003af8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	220f      	movs	r2, #15
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	43db      	mvns	r3, r3
 8003b0a:	69ba      	ldr	r2, [r7, #24]
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	691a      	ldr	r2, [r3, #16]
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	f003 0307 	and.w	r3, r3, #7
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	08da      	lsrs	r2, r3, #3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	3208      	adds	r2, #8
 8003b2e:	69b9      	ldr	r1, [r7, #24]
 8003b30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	2203      	movs	r2, #3
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	43db      	mvns	r3, r3
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f003 0203 	and.w	r2, r3, #3
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	005b      	lsls	r3, r3, #1
 8003b58:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5c:	69ba      	ldr	r2, [r7, #24]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	f000 80b4 	beq.w	8003cde <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b76:	2300      	movs	r3, #0
 8003b78:	60fb      	str	r3, [r7, #12]
 8003b7a:	4b60      	ldr	r3, [pc, #384]	@ (8003cfc <HAL_GPIO_Init+0x30c>)
 8003b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b7e:	4a5f      	ldr	r2, [pc, #380]	@ (8003cfc <HAL_GPIO_Init+0x30c>)
 8003b80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b84:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b86:	4b5d      	ldr	r3, [pc, #372]	@ (8003cfc <HAL_GPIO_Init+0x30c>)
 8003b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b8e:	60fb      	str	r3, [r7, #12]
 8003b90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b92:	4a5b      	ldr	r2, [pc, #364]	@ (8003d00 <HAL_GPIO_Init+0x310>)
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	089b      	lsrs	r3, r3, #2
 8003b98:	3302      	adds	r3, #2
 8003b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	f003 0303 	and.w	r3, r3, #3
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	220f      	movs	r2, #15
 8003baa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bae:	43db      	mvns	r3, r3
 8003bb0:	69ba      	ldr	r2, [r7, #24]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a52      	ldr	r2, [pc, #328]	@ (8003d04 <HAL_GPIO_Init+0x314>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d02b      	beq.n	8003c16 <HAL_GPIO_Init+0x226>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a51      	ldr	r2, [pc, #324]	@ (8003d08 <HAL_GPIO_Init+0x318>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d025      	beq.n	8003c12 <HAL_GPIO_Init+0x222>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a50      	ldr	r2, [pc, #320]	@ (8003d0c <HAL_GPIO_Init+0x31c>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d01f      	beq.n	8003c0e <HAL_GPIO_Init+0x21e>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a4f      	ldr	r2, [pc, #316]	@ (8003d10 <HAL_GPIO_Init+0x320>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d019      	beq.n	8003c0a <HAL_GPIO_Init+0x21a>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a4e      	ldr	r2, [pc, #312]	@ (8003d14 <HAL_GPIO_Init+0x324>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d013      	beq.n	8003c06 <HAL_GPIO_Init+0x216>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a4d      	ldr	r2, [pc, #308]	@ (8003d18 <HAL_GPIO_Init+0x328>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d00d      	beq.n	8003c02 <HAL_GPIO_Init+0x212>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a4c      	ldr	r2, [pc, #304]	@ (8003d1c <HAL_GPIO_Init+0x32c>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d007      	beq.n	8003bfe <HAL_GPIO_Init+0x20e>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a4b      	ldr	r2, [pc, #300]	@ (8003d20 <HAL_GPIO_Init+0x330>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d101      	bne.n	8003bfa <HAL_GPIO_Init+0x20a>
 8003bf6:	2307      	movs	r3, #7
 8003bf8:	e00e      	b.n	8003c18 <HAL_GPIO_Init+0x228>
 8003bfa:	2308      	movs	r3, #8
 8003bfc:	e00c      	b.n	8003c18 <HAL_GPIO_Init+0x228>
 8003bfe:	2306      	movs	r3, #6
 8003c00:	e00a      	b.n	8003c18 <HAL_GPIO_Init+0x228>
 8003c02:	2305      	movs	r3, #5
 8003c04:	e008      	b.n	8003c18 <HAL_GPIO_Init+0x228>
 8003c06:	2304      	movs	r3, #4
 8003c08:	e006      	b.n	8003c18 <HAL_GPIO_Init+0x228>
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e004      	b.n	8003c18 <HAL_GPIO_Init+0x228>
 8003c0e:	2302      	movs	r3, #2
 8003c10:	e002      	b.n	8003c18 <HAL_GPIO_Init+0x228>
 8003c12:	2301      	movs	r3, #1
 8003c14:	e000      	b.n	8003c18 <HAL_GPIO_Init+0x228>
 8003c16:	2300      	movs	r3, #0
 8003c18:	69fa      	ldr	r2, [r7, #28]
 8003c1a:	f002 0203 	and.w	r2, r2, #3
 8003c1e:	0092      	lsls	r2, r2, #2
 8003c20:	4093      	lsls	r3, r2
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c28:	4935      	ldr	r1, [pc, #212]	@ (8003d00 <HAL_GPIO_Init+0x310>)
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	089b      	lsrs	r3, r3, #2
 8003c2e:	3302      	adds	r3, #2
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c36:	4b3b      	ldr	r3, [pc, #236]	@ (8003d24 <HAL_GPIO_Init+0x334>)
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	43db      	mvns	r3, r3
 8003c40:	69ba      	ldr	r2, [r7, #24]
 8003c42:	4013      	ands	r3, r2
 8003c44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d003      	beq.n	8003c5a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c52:	69ba      	ldr	r2, [r7, #24]
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c5a:	4a32      	ldr	r2, [pc, #200]	@ (8003d24 <HAL_GPIO_Init+0x334>)
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c60:	4b30      	ldr	r3, [pc, #192]	@ (8003d24 <HAL_GPIO_Init+0x334>)
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	43db      	mvns	r3, r3
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d003      	beq.n	8003c84 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003c7c:	69ba      	ldr	r2, [r7, #24]
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c84:	4a27      	ldr	r2, [pc, #156]	@ (8003d24 <HAL_GPIO_Init+0x334>)
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c8a:	4b26      	ldr	r3, [pc, #152]	@ (8003d24 <HAL_GPIO_Init+0x334>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	43db      	mvns	r3, r3
 8003c94:	69ba      	ldr	r2, [r7, #24]
 8003c96:	4013      	ands	r3, r2
 8003c98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003ca6:	69ba      	ldr	r2, [r7, #24]
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cae:	4a1d      	ldr	r2, [pc, #116]	@ (8003d24 <HAL_GPIO_Init+0x334>)
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d24 <HAL_GPIO_Init+0x334>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	43db      	mvns	r3, r3
 8003cbe:	69ba      	ldr	r2, [r7, #24]
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d003      	beq.n	8003cd8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003cd0:	69ba      	ldr	r2, [r7, #24]
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003cd8:	4a12      	ldr	r2, [pc, #72]	@ (8003d24 <HAL_GPIO_Init+0x334>)
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	61fb      	str	r3, [r7, #28]
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	2b0f      	cmp	r3, #15
 8003ce8:	f67f ae90 	bls.w	8003a0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003cec:	bf00      	nop
 8003cee:	bf00      	nop
 8003cf0:	3724      	adds	r7, #36	@ 0x24
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	40023800 	.word	0x40023800
 8003d00:	40013800 	.word	0x40013800
 8003d04:	40020000 	.word	0x40020000
 8003d08:	40020400 	.word	0x40020400
 8003d0c:	40020800 	.word	0x40020800
 8003d10:	40020c00 	.word	0x40020c00
 8003d14:	40021000 	.word	0x40021000
 8003d18:	40021400 	.word	0x40021400
 8003d1c:	40021800 	.word	0x40021800
 8003d20:	40021c00 	.word	0x40021c00
 8003d24:	40013c00 	.word	0x40013c00

08003d28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	460b      	mov	r3, r1
 8003d32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	691a      	ldr	r2, [r3, #16]
 8003d38:	887b      	ldrh	r3, [r7, #2]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d002      	beq.n	8003d46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d40:	2301      	movs	r3, #1
 8003d42:	73fb      	strb	r3, [r7, #15]
 8003d44:	e001      	b.n	8003d4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d46:	2300      	movs	r3, #0
 8003d48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3714      	adds	r7, #20
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	460b      	mov	r3, r1
 8003d62:	807b      	strh	r3, [r7, #2]
 8003d64:	4613      	mov	r3, r2
 8003d66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d68:	787b      	ldrb	r3, [r7, #1]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d003      	beq.n	8003d76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d6e:	887a      	ldrh	r2, [r7, #2]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d74:	e003      	b.n	8003d7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d76:	887b      	ldrh	r3, [r7, #2]
 8003d78:	041a      	lsls	r2, r3, #16
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	619a      	str	r2, [r3, #24]
}
 8003d7e:	bf00      	nop
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
	...

08003d8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	4603      	mov	r3, r0
 8003d94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d96:	4b08      	ldr	r3, [pc, #32]	@ (8003db8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d98:	695a      	ldr	r2, [r3, #20]
 8003d9a:	88fb      	ldrh	r3, [r7, #6]
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d006      	beq.n	8003db0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003da2:	4a05      	ldr	r2, [pc, #20]	@ (8003db8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003da4:	88fb      	ldrh	r3, [r7, #6]
 8003da6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003da8:	88fb      	ldrh	r3, [r7, #6]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 f806 	bl	8003dbc <HAL_GPIO_EXTI_Callback>
  }
}
 8003db0:	bf00      	nop
 8003db2:	3708      	adds	r7, #8
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40013c00 	.word	0x40013c00

08003dbc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003dc6:	bf00      	nop
 8003dc8:	370c      	adds	r7, #12
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
	...

08003dd4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b086      	sub	sp, #24
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e267      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d075      	beq.n	8003ede <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003df2:	4b88      	ldr	r3, [pc, #544]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f003 030c 	and.w	r3, r3, #12
 8003dfa:	2b04      	cmp	r3, #4
 8003dfc:	d00c      	beq.n	8003e18 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dfe:	4b85      	ldr	r3, [pc, #532]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e06:	2b08      	cmp	r3, #8
 8003e08:	d112      	bne.n	8003e30 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e0a:	4b82      	ldr	r3, [pc, #520]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e16:	d10b      	bne.n	8003e30 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e18:	4b7e      	ldr	r3, [pc, #504]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d05b      	beq.n	8003edc <HAL_RCC_OscConfig+0x108>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d157      	bne.n	8003edc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e242      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e38:	d106      	bne.n	8003e48 <HAL_RCC_OscConfig+0x74>
 8003e3a:	4b76      	ldr	r3, [pc, #472]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a75      	ldr	r2, [pc, #468]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e44:	6013      	str	r3, [r2, #0]
 8003e46:	e01d      	b.n	8003e84 <HAL_RCC_OscConfig+0xb0>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e50:	d10c      	bne.n	8003e6c <HAL_RCC_OscConfig+0x98>
 8003e52:	4b70      	ldr	r3, [pc, #448]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a6f      	ldr	r2, [pc, #444]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e5c:	6013      	str	r3, [r2, #0]
 8003e5e:	4b6d      	ldr	r3, [pc, #436]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a6c      	ldr	r2, [pc, #432]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e68:	6013      	str	r3, [r2, #0]
 8003e6a:	e00b      	b.n	8003e84 <HAL_RCC_OscConfig+0xb0>
 8003e6c:	4b69      	ldr	r3, [pc, #420]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a68      	ldr	r2, [pc, #416]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e76:	6013      	str	r3, [r2, #0]
 8003e78:	4b66      	ldr	r3, [pc, #408]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a65      	ldr	r2, [pc, #404]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003e7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d013      	beq.n	8003eb4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e8c:	f7ff fbdc 	bl	8003648 <HAL_GetTick>
 8003e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e92:	e008      	b.n	8003ea6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e94:	f7ff fbd8 	bl	8003648 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b64      	cmp	r3, #100	@ 0x64
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e207      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ea6:	4b5b      	ldr	r3, [pc, #364]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d0f0      	beq.n	8003e94 <HAL_RCC_OscConfig+0xc0>
 8003eb2:	e014      	b.n	8003ede <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb4:	f7ff fbc8 	bl	8003648 <HAL_GetTick>
 8003eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eba:	e008      	b.n	8003ece <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ebc:	f7ff fbc4 	bl	8003648 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	2b64      	cmp	r3, #100	@ 0x64
 8003ec8:	d901      	bls.n	8003ece <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e1f3      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ece:	4b51      	ldr	r3, [pc, #324]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1f0      	bne.n	8003ebc <HAL_RCC_OscConfig+0xe8>
 8003eda:	e000      	b.n	8003ede <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003edc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d063      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003eea:	4b4a      	ldr	r3, [pc, #296]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 030c 	and.w	r3, r3, #12
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d00b      	beq.n	8003f0e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ef6:	4b47      	ldr	r3, [pc, #284]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003efe:	2b08      	cmp	r3, #8
 8003f00:	d11c      	bne.n	8003f3c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f02:	4b44      	ldr	r3, [pc, #272]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d116      	bne.n	8003f3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f0e:	4b41      	ldr	r3, [pc, #260]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d005      	beq.n	8003f26 <HAL_RCC_OscConfig+0x152>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d001      	beq.n	8003f26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e1c7      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f26:	4b3b      	ldr	r3, [pc, #236]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	4937      	ldr	r1, [pc, #220]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f3a:	e03a      	b.n	8003fb2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d020      	beq.n	8003f86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f44:	4b34      	ldr	r3, [pc, #208]	@ (8004018 <HAL_RCC_OscConfig+0x244>)
 8003f46:	2201      	movs	r2, #1
 8003f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f4a:	f7ff fb7d 	bl	8003648 <HAL_GetTick>
 8003f4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f50:	e008      	b.n	8003f64 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f52:	f7ff fb79 	bl	8003648 <HAL_GetTick>
 8003f56:	4602      	mov	r2, r0
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d901      	bls.n	8003f64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	e1a8      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f64:	4b2b      	ldr	r3, [pc, #172]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0302 	and.w	r3, r3, #2
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d0f0      	beq.n	8003f52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f70:	4b28      	ldr	r3, [pc, #160]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	00db      	lsls	r3, r3, #3
 8003f7e:	4925      	ldr	r1, [pc, #148]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003f80:	4313      	orrs	r3, r2
 8003f82:	600b      	str	r3, [r1, #0]
 8003f84:	e015      	b.n	8003fb2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f86:	4b24      	ldr	r3, [pc, #144]	@ (8004018 <HAL_RCC_OscConfig+0x244>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f8c:	f7ff fb5c 	bl	8003648 <HAL_GetTick>
 8003f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f92:	e008      	b.n	8003fa6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f94:	f7ff fb58 	bl	8003648 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e187      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fa6:	4b1b      	ldr	r3, [pc, #108]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1f0      	bne.n	8003f94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0308 	and.w	r3, r3, #8
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d036      	beq.n	800402c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d016      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fc6:	4b15      	ldr	r3, [pc, #84]	@ (800401c <HAL_RCC_OscConfig+0x248>)
 8003fc8:	2201      	movs	r2, #1
 8003fca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fcc:	f7ff fb3c 	bl	8003648 <HAL_GetTick>
 8003fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fd4:	f7ff fb38 	bl	8003648 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e167      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8004014 <HAL_RCC_OscConfig+0x240>)
 8003fe8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fea:	f003 0302 	and.w	r3, r3, #2
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d0f0      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x200>
 8003ff2:	e01b      	b.n	800402c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ff4:	4b09      	ldr	r3, [pc, #36]	@ (800401c <HAL_RCC_OscConfig+0x248>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ffa:	f7ff fb25 	bl	8003648 <HAL_GetTick>
 8003ffe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004000:	e00e      	b.n	8004020 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004002:	f7ff fb21 	bl	8003648 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b02      	cmp	r3, #2
 800400e:	d907      	bls.n	8004020 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e150      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
 8004014:	40023800 	.word	0x40023800
 8004018:	42470000 	.word	0x42470000
 800401c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004020:	4b88      	ldr	r3, [pc, #544]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 8004022:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004024:	f003 0302 	and.w	r3, r3, #2
 8004028:	2b00      	cmp	r3, #0
 800402a:	d1ea      	bne.n	8004002 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b00      	cmp	r3, #0
 8004036:	f000 8097 	beq.w	8004168 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800403a:	2300      	movs	r3, #0
 800403c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800403e:	4b81      	ldr	r3, [pc, #516]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 8004040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004042:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10f      	bne.n	800406a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800404a:	2300      	movs	r3, #0
 800404c:	60bb      	str	r3, [r7, #8]
 800404e:	4b7d      	ldr	r3, [pc, #500]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 8004050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004052:	4a7c      	ldr	r2, [pc, #496]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 8004054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004058:	6413      	str	r3, [r2, #64]	@ 0x40
 800405a:	4b7a      	ldr	r3, [pc, #488]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 800405c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004062:	60bb      	str	r3, [r7, #8]
 8004064:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004066:	2301      	movs	r3, #1
 8004068:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800406a:	4b77      	ldr	r3, [pc, #476]	@ (8004248 <HAL_RCC_OscConfig+0x474>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004072:	2b00      	cmp	r3, #0
 8004074:	d118      	bne.n	80040a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004076:	4b74      	ldr	r3, [pc, #464]	@ (8004248 <HAL_RCC_OscConfig+0x474>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a73      	ldr	r2, [pc, #460]	@ (8004248 <HAL_RCC_OscConfig+0x474>)
 800407c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004080:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004082:	f7ff fae1 	bl	8003648 <HAL_GetTick>
 8004086:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004088:	e008      	b.n	800409c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800408a:	f7ff fadd 	bl	8003648 <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e10c      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800409c:	4b6a      	ldr	r3, [pc, #424]	@ (8004248 <HAL_RCC_OscConfig+0x474>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0f0      	beq.n	800408a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d106      	bne.n	80040be <HAL_RCC_OscConfig+0x2ea>
 80040b0:	4b64      	ldr	r3, [pc, #400]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80040b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040b4:	4a63      	ldr	r2, [pc, #396]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80040b6:	f043 0301 	orr.w	r3, r3, #1
 80040ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80040bc:	e01c      	b.n	80040f8 <HAL_RCC_OscConfig+0x324>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	2b05      	cmp	r3, #5
 80040c4:	d10c      	bne.n	80040e0 <HAL_RCC_OscConfig+0x30c>
 80040c6:	4b5f      	ldr	r3, [pc, #380]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80040c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ca:	4a5e      	ldr	r2, [pc, #376]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80040cc:	f043 0304 	orr.w	r3, r3, #4
 80040d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80040d2:	4b5c      	ldr	r3, [pc, #368]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80040d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040d6:	4a5b      	ldr	r2, [pc, #364]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80040d8:	f043 0301 	orr.w	r3, r3, #1
 80040dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80040de:	e00b      	b.n	80040f8 <HAL_RCC_OscConfig+0x324>
 80040e0:	4b58      	ldr	r3, [pc, #352]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80040e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040e4:	4a57      	ldr	r2, [pc, #348]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80040e6:	f023 0301 	bic.w	r3, r3, #1
 80040ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80040ec:	4b55      	ldr	r3, [pc, #340]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80040ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040f0:	4a54      	ldr	r2, [pc, #336]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80040f2:	f023 0304 	bic.w	r3, r3, #4
 80040f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d015      	beq.n	800412c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004100:	f7ff faa2 	bl	8003648 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004106:	e00a      	b.n	800411e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004108:	f7ff fa9e 	bl	8003648 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004116:	4293      	cmp	r3, r2
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e0cb      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800411e:	4b49      	ldr	r3, [pc, #292]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 8004120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d0ee      	beq.n	8004108 <HAL_RCC_OscConfig+0x334>
 800412a:	e014      	b.n	8004156 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800412c:	f7ff fa8c 	bl	8003648 <HAL_GetTick>
 8004130:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004132:	e00a      	b.n	800414a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004134:	f7ff fa88 	bl	8003648 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004142:	4293      	cmp	r3, r2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e0b5      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800414a:	4b3e      	ldr	r3, [pc, #248]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 800414c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1ee      	bne.n	8004134 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004156:	7dfb      	ldrb	r3, [r7, #23]
 8004158:	2b01      	cmp	r3, #1
 800415a:	d105      	bne.n	8004168 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800415c:	4b39      	ldr	r3, [pc, #228]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 800415e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004160:	4a38      	ldr	r2, [pc, #224]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 8004162:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004166:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	2b00      	cmp	r3, #0
 800416e:	f000 80a1 	beq.w	80042b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004172:	4b34      	ldr	r3, [pc, #208]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f003 030c 	and.w	r3, r3, #12
 800417a:	2b08      	cmp	r3, #8
 800417c:	d05c      	beq.n	8004238 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	2b02      	cmp	r3, #2
 8004184:	d141      	bne.n	800420a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004186:	4b31      	ldr	r3, [pc, #196]	@ (800424c <HAL_RCC_OscConfig+0x478>)
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800418c:	f7ff fa5c 	bl	8003648 <HAL_GetTick>
 8004190:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004192:	e008      	b.n	80041a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004194:	f7ff fa58 	bl	8003648 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e087      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041a6:	4b27      	ldr	r3, [pc, #156]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1f0      	bne.n	8004194 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	69da      	ldr	r2, [r3, #28]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	431a      	orrs	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c0:	019b      	lsls	r3, r3, #6
 80041c2:	431a      	orrs	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c8:	085b      	lsrs	r3, r3, #1
 80041ca:	3b01      	subs	r3, #1
 80041cc:	041b      	lsls	r3, r3, #16
 80041ce:	431a      	orrs	r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d4:	061b      	lsls	r3, r3, #24
 80041d6:	491b      	ldr	r1, [pc, #108]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041dc:	4b1b      	ldr	r3, [pc, #108]	@ (800424c <HAL_RCC_OscConfig+0x478>)
 80041de:	2201      	movs	r2, #1
 80041e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e2:	f7ff fa31 	bl	8003648 <HAL_GetTick>
 80041e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041e8:	e008      	b.n	80041fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ea:	f7ff fa2d 	bl	8003648 <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d901      	bls.n	80041fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e05c      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041fc:	4b11      	ldr	r3, [pc, #68]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d0f0      	beq.n	80041ea <HAL_RCC_OscConfig+0x416>
 8004208:	e054      	b.n	80042b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800420a:	4b10      	ldr	r3, [pc, #64]	@ (800424c <HAL_RCC_OscConfig+0x478>)
 800420c:	2200      	movs	r2, #0
 800420e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004210:	f7ff fa1a 	bl	8003648 <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004216:	e008      	b.n	800422a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004218:	f7ff fa16 	bl	8003648 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	2b02      	cmp	r3, #2
 8004224:	d901      	bls.n	800422a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e045      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800422a:	4b06      	ldr	r3, [pc, #24]	@ (8004244 <HAL_RCC_OscConfig+0x470>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1f0      	bne.n	8004218 <HAL_RCC_OscConfig+0x444>
 8004236:	e03d      	b.n	80042b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d107      	bne.n	8004250 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e038      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
 8004244:	40023800 	.word	0x40023800
 8004248:	40007000 	.word	0x40007000
 800424c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004250:	4b1b      	ldr	r3, [pc, #108]	@ (80042c0 <HAL_RCC_OscConfig+0x4ec>)
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	699b      	ldr	r3, [r3, #24]
 800425a:	2b01      	cmp	r3, #1
 800425c:	d028      	beq.n	80042b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004268:	429a      	cmp	r2, r3
 800426a:	d121      	bne.n	80042b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004276:	429a      	cmp	r2, r3
 8004278:	d11a      	bne.n	80042b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004280:	4013      	ands	r3, r2
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004286:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004288:	4293      	cmp	r3, r2
 800428a:	d111      	bne.n	80042b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004296:	085b      	lsrs	r3, r3, #1
 8004298:	3b01      	subs	r3, #1
 800429a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800429c:	429a      	cmp	r2, r3
 800429e:	d107      	bne.n	80042b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d001      	beq.n	80042b4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e000      	b.n	80042b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3718      	adds	r7, #24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	40023800 	.word	0x40023800

080042c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e0cc      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042d8:	4b68      	ldr	r3, [pc, #416]	@ (800447c <HAL_RCC_ClockConfig+0x1b8>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0307 	and.w	r3, r3, #7
 80042e0:	683a      	ldr	r2, [r7, #0]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d90c      	bls.n	8004300 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042e6:	4b65      	ldr	r3, [pc, #404]	@ (800447c <HAL_RCC_ClockConfig+0x1b8>)
 80042e8:	683a      	ldr	r2, [r7, #0]
 80042ea:	b2d2      	uxtb	r2, r2
 80042ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ee:	4b63      	ldr	r3, [pc, #396]	@ (800447c <HAL_RCC_ClockConfig+0x1b8>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0307 	and.w	r3, r3, #7
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d001      	beq.n	8004300 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e0b8      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0302 	and.w	r3, r3, #2
 8004308:	2b00      	cmp	r3, #0
 800430a:	d020      	beq.n	800434e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	2b00      	cmp	r3, #0
 8004316:	d005      	beq.n	8004324 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004318:	4b59      	ldr	r3, [pc, #356]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	4a58      	ldr	r2, [pc, #352]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 800431e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004322:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0308 	and.w	r3, r3, #8
 800432c:	2b00      	cmp	r3, #0
 800432e:	d005      	beq.n	800433c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004330:	4b53      	ldr	r3, [pc, #332]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	4a52      	ldr	r2, [pc, #328]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 8004336:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800433a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800433c:	4b50      	ldr	r3, [pc, #320]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	494d      	ldr	r1, [pc, #308]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 800434a:	4313      	orrs	r3, r2
 800434c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b00      	cmp	r3, #0
 8004358:	d044      	beq.n	80043e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	2b01      	cmp	r3, #1
 8004360:	d107      	bne.n	8004372 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004362:	4b47      	ldr	r3, [pc, #284]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d119      	bne.n	80043a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e07f      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	2b02      	cmp	r3, #2
 8004378:	d003      	beq.n	8004382 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800437e:	2b03      	cmp	r3, #3
 8004380:	d107      	bne.n	8004392 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004382:	4b3f      	ldr	r3, [pc, #252]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800438a:	2b00      	cmp	r3, #0
 800438c:	d109      	bne.n	80043a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e06f      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004392:	4b3b      	ldr	r3, [pc, #236]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0302 	and.w	r3, r3, #2
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e067      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043a2:	4b37      	ldr	r3, [pc, #220]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f023 0203 	bic.w	r2, r3, #3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	4934      	ldr	r1, [pc, #208]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 80043b0:	4313      	orrs	r3, r2
 80043b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043b4:	f7ff f948 	bl	8003648 <HAL_GetTick>
 80043b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ba:	e00a      	b.n	80043d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043bc:	f7ff f944 	bl	8003648 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d901      	bls.n	80043d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043ce:	2303      	movs	r3, #3
 80043d0:	e04f      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043d2:	4b2b      	ldr	r3, [pc, #172]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	f003 020c 	and.w	r2, r3, #12
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d1eb      	bne.n	80043bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043e4:	4b25      	ldr	r3, [pc, #148]	@ (800447c <HAL_RCC_ClockConfig+0x1b8>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0307 	and.w	r3, r3, #7
 80043ec:	683a      	ldr	r2, [r7, #0]
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d20c      	bcs.n	800440c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043f2:	4b22      	ldr	r3, [pc, #136]	@ (800447c <HAL_RCC_ClockConfig+0x1b8>)
 80043f4:	683a      	ldr	r2, [r7, #0]
 80043f6:	b2d2      	uxtb	r2, r2
 80043f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043fa:	4b20      	ldr	r3, [pc, #128]	@ (800447c <HAL_RCC_ClockConfig+0x1b8>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0307 	and.w	r3, r3, #7
 8004402:	683a      	ldr	r2, [r7, #0]
 8004404:	429a      	cmp	r2, r3
 8004406:	d001      	beq.n	800440c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e032      	b.n	8004472 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0304 	and.w	r3, r3, #4
 8004414:	2b00      	cmp	r3, #0
 8004416:	d008      	beq.n	800442a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004418:	4b19      	ldr	r3, [pc, #100]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	4916      	ldr	r1, [pc, #88]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 8004426:	4313      	orrs	r3, r2
 8004428:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0308 	and.w	r3, r3, #8
 8004432:	2b00      	cmp	r3, #0
 8004434:	d009      	beq.n	800444a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004436:	4b12      	ldr	r3, [pc, #72]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	00db      	lsls	r3, r3, #3
 8004444:	490e      	ldr	r1, [pc, #56]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 8004446:	4313      	orrs	r3, r2
 8004448:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800444a:	f000 f821 	bl	8004490 <HAL_RCC_GetSysClockFreq>
 800444e:	4602      	mov	r2, r0
 8004450:	4b0b      	ldr	r3, [pc, #44]	@ (8004480 <HAL_RCC_ClockConfig+0x1bc>)
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	091b      	lsrs	r3, r3, #4
 8004456:	f003 030f 	and.w	r3, r3, #15
 800445a:	490a      	ldr	r1, [pc, #40]	@ (8004484 <HAL_RCC_ClockConfig+0x1c0>)
 800445c:	5ccb      	ldrb	r3, [r1, r3]
 800445e:	fa22 f303 	lsr.w	r3, r2, r3
 8004462:	4a09      	ldr	r2, [pc, #36]	@ (8004488 <HAL_RCC_ClockConfig+0x1c4>)
 8004464:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004466:	4b09      	ldr	r3, [pc, #36]	@ (800448c <HAL_RCC_ClockConfig+0x1c8>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4618      	mov	r0, r3
 800446c:	f7ff f8a8 	bl	80035c0 <HAL_InitTick>

  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	3710      	adds	r7, #16
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	40023c00 	.word	0x40023c00
 8004480:	40023800 	.word	0x40023800
 8004484:	08006a70 	.word	0x08006a70
 8004488:	2000010c 	.word	0x2000010c
 800448c:	20000110 	.word	0x20000110

08004490 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004490:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004494:	b094      	sub	sp, #80	@ 0x50
 8004496:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004498:	2300      	movs	r3, #0
 800449a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800449c:	2300      	movs	r3, #0
 800449e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80044a0:	2300      	movs	r3, #0
 80044a2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80044a4:	2300      	movs	r3, #0
 80044a6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80044a8:	4b79      	ldr	r3, [pc, #484]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x200>)
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f003 030c 	and.w	r3, r3, #12
 80044b0:	2b08      	cmp	r3, #8
 80044b2:	d00d      	beq.n	80044d0 <HAL_RCC_GetSysClockFreq+0x40>
 80044b4:	2b08      	cmp	r3, #8
 80044b6:	f200 80e1 	bhi.w	800467c <HAL_RCC_GetSysClockFreq+0x1ec>
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <HAL_RCC_GetSysClockFreq+0x34>
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d003      	beq.n	80044ca <HAL_RCC_GetSysClockFreq+0x3a>
 80044c2:	e0db      	b.n	800467c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044c4:	4b73      	ldr	r3, [pc, #460]	@ (8004694 <HAL_RCC_GetSysClockFreq+0x204>)
 80044c6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044c8:	e0db      	b.n	8004682 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044ca:	4b73      	ldr	r3, [pc, #460]	@ (8004698 <HAL_RCC_GetSysClockFreq+0x208>)
 80044cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044ce:	e0d8      	b.n	8004682 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044d0:	4b6f      	ldr	r3, [pc, #444]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x200>)
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044d8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044da:	4b6d      	ldr	r3, [pc, #436]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x200>)
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d063      	beq.n	80045ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044e6:	4b6a      	ldr	r3, [pc, #424]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x200>)
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	099b      	lsrs	r3, r3, #6
 80044ec:	2200      	movs	r2, #0
 80044ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80044f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80044f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80044fa:	2300      	movs	r3, #0
 80044fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80044fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004502:	4622      	mov	r2, r4
 8004504:	462b      	mov	r3, r5
 8004506:	f04f 0000 	mov.w	r0, #0
 800450a:	f04f 0100 	mov.w	r1, #0
 800450e:	0159      	lsls	r1, r3, #5
 8004510:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004514:	0150      	lsls	r0, r2, #5
 8004516:	4602      	mov	r2, r0
 8004518:	460b      	mov	r3, r1
 800451a:	4621      	mov	r1, r4
 800451c:	1a51      	subs	r1, r2, r1
 800451e:	6139      	str	r1, [r7, #16]
 8004520:	4629      	mov	r1, r5
 8004522:	eb63 0301 	sbc.w	r3, r3, r1
 8004526:	617b      	str	r3, [r7, #20]
 8004528:	f04f 0200 	mov.w	r2, #0
 800452c:	f04f 0300 	mov.w	r3, #0
 8004530:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004534:	4659      	mov	r1, fp
 8004536:	018b      	lsls	r3, r1, #6
 8004538:	4651      	mov	r1, sl
 800453a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800453e:	4651      	mov	r1, sl
 8004540:	018a      	lsls	r2, r1, #6
 8004542:	4651      	mov	r1, sl
 8004544:	ebb2 0801 	subs.w	r8, r2, r1
 8004548:	4659      	mov	r1, fp
 800454a:	eb63 0901 	sbc.w	r9, r3, r1
 800454e:	f04f 0200 	mov.w	r2, #0
 8004552:	f04f 0300 	mov.w	r3, #0
 8004556:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800455a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800455e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004562:	4690      	mov	r8, r2
 8004564:	4699      	mov	r9, r3
 8004566:	4623      	mov	r3, r4
 8004568:	eb18 0303 	adds.w	r3, r8, r3
 800456c:	60bb      	str	r3, [r7, #8]
 800456e:	462b      	mov	r3, r5
 8004570:	eb49 0303 	adc.w	r3, r9, r3
 8004574:	60fb      	str	r3, [r7, #12]
 8004576:	f04f 0200 	mov.w	r2, #0
 800457a:	f04f 0300 	mov.w	r3, #0
 800457e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004582:	4629      	mov	r1, r5
 8004584:	024b      	lsls	r3, r1, #9
 8004586:	4621      	mov	r1, r4
 8004588:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800458c:	4621      	mov	r1, r4
 800458e:	024a      	lsls	r2, r1, #9
 8004590:	4610      	mov	r0, r2
 8004592:	4619      	mov	r1, r3
 8004594:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004596:	2200      	movs	r2, #0
 8004598:	62bb      	str	r3, [r7, #40]	@ 0x28
 800459a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800459c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80045a0:	f7fb fe12 	bl	80001c8 <__aeabi_uldivmod>
 80045a4:	4602      	mov	r2, r0
 80045a6:	460b      	mov	r3, r1
 80045a8:	4613      	mov	r3, r2
 80045aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045ac:	e058      	b.n	8004660 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045ae:	4b38      	ldr	r3, [pc, #224]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x200>)
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	099b      	lsrs	r3, r3, #6
 80045b4:	2200      	movs	r2, #0
 80045b6:	4618      	mov	r0, r3
 80045b8:	4611      	mov	r1, r2
 80045ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80045be:	623b      	str	r3, [r7, #32]
 80045c0:	2300      	movs	r3, #0
 80045c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80045c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80045c8:	4642      	mov	r2, r8
 80045ca:	464b      	mov	r3, r9
 80045cc:	f04f 0000 	mov.w	r0, #0
 80045d0:	f04f 0100 	mov.w	r1, #0
 80045d4:	0159      	lsls	r1, r3, #5
 80045d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045da:	0150      	lsls	r0, r2, #5
 80045dc:	4602      	mov	r2, r0
 80045de:	460b      	mov	r3, r1
 80045e0:	4641      	mov	r1, r8
 80045e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80045e6:	4649      	mov	r1, r9
 80045e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80045ec:	f04f 0200 	mov.w	r2, #0
 80045f0:	f04f 0300 	mov.w	r3, #0
 80045f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80045f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80045fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004600:	ebb2 040a 	subs.w	r4, r2, sl
 8004604:	eb63 050b 	sbc.w	r5, r3, fp
 8004608:	f04f 0200 	mov.w	r2, #0
 800460c:	f04f 0300 	mov.w	r3, #0
 8004610:	00eb      	lsls	r3, r5, #3
 8004612:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004616:	00e2      	lsls	r2, r4, #3
 8004618:	4614      	mov	r4, r2
 800461a:	461d      	mov	r5, r3
 800461c:	4643      	mov	r3, r8
 800461e:	18e3      	adds	r3, r4, r3
 8004620:	603b      	str	r3, [r7, #0]
 8004622:	464b      	mov	r3, r9
 8004624:	eb45 0303 	adc.w	r3, r5, r3
 8004628:	607b      	str	r3, [r7, #4]
 800462a:	f04f 0200 	mov.w	r2, #0
 800462e:	f04f 0300 	mov.w	r3, #0
 8004632:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004636:	4629      	mov	r1, r5
 8004638:	028b      	lsls	r3, r1, #10
 800463a:	4621      	mov	r1, r4
 800463c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004640:	4621      	mov	r1, r4
 8004642:	028a      	lsls	r2, r1, #10
 8004644:	4610      	mov	r0, r2
 8004646:	4619      	mov	r1, r3
 8004648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800464a:	2200      	movs	r2, #0
 800464c:	61bb      	str	r3, [r7, #24]
 800464e:	61fa      	str	r2, [r7, #28]
 8004650:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004654:	f7fb fdb8 	bl	80001c8 <__aeabi_uldivmod>
 8004658:	4602      	mov	r2, r0
 800465a:	460b      	mov	r3, r1
 800465c:	4613      	mov	r3, r2
 800465e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004660:	4b0b      	ldr	r3, [pc, #44]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x200>)
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	0c1b      	lsrs	r3, r3, #16
 8004666:	f003 0303 	and.w	r3, r3, #3
 800466a:	3301      	adds	r3, #1
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004670:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004674:	fbb2 f3f3 	udiv	r3, r2, r3
 8004678:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800467a:	e002      	b.n	8004682 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800467c:	4b05      	ldr	r3, [pc, #20]	@ (8004694 <HAL_RCC_GetSysClockFreq+0x204>)
 800467e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004680:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004682:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004684:	4618      	mov	r0, r3
 8004686:	3750      	adds	r7, #80	@ 0x50
 8004688:	46bd      	mov	sp, r7
 800468a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800468e:	bf00      	nop
 8004690:	40023800 	.word	0x40023800
 8004694:	00f42400 	.word	0x00f42400
 8004698:	007a1200 	.word	0x007a1200

0800469c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800469c:	b480      	push	{r7}
 800469e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046a0:	4b03      	ldr	r3, [pc, #12]	@ (80046b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80046a2:	681b      	ldr	r3, [r3, #0]
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop
 80046b0:	2000010c 	.word	0x2000010c

080046b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046b8:	f7ff fff0 	bl	800469c <HAL_RCC_GetHCLKFreq>
 80046bc:	4602      	mov	r2, r0
 80046be:	4b05      	ldr	r3, [pc, #20]	@ (80046d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	0a9b      	lsrs	r3, r3, #10
 80046c4:	f003 0307 	and.w	r3, r3, #7
 80046c8:	4903      	ldr	r1, [pc, #12]	@ (80046d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046ca:	5ccb      	ldrb	r3, [r1, r3]
 80046cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40023800 	.word	0x40023800
 80046d8:	08006a80 	.word	0x08006a80

080046dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046e0:	f7ff ffdc 	bl	800469c <HAL_RCC_GetHCLKFreq>
 80046e4:	4602      	mov	r2, r0
 80046e6:	4b05      	ldr	r3, [pc, #20]	@ (80046fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	0b5b      	lsrs	r3, r3, #13
 80046ec:	f003 0307 	and.w	r3, r3, #7
 80046f0:	4903      	ldr	r1, [pc, #12]	@ (8004700 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046f2:	5ccb      	ldrb	r3, [r1, r3]
 80046f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	40023800 	.word	0x40023800
 8004700:	08006a80 	.word	0x08006a80

08004704 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d101      	bne.n	8004716 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e041      	b.n	800479a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d106      	bne.n	8004730 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7fe fbf4 	bl	8002f18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2202      	movs	r2, #2
 8004734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3304      	adds	r3, #4
 8004740:	4619      	mov	r1, r3
 8004742:	4610      	mov	r0, r2
 8004744:	f000 fc4c 	bl	8004fe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3708      	adds	r7, #8
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
	...

080047a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b085      	sub	sp, #20
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d001      	beq.n	80047bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e04e      	b.n	800485a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2202      	movs	r2, #2
 80047c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68da      	ldr	r2, [r3, #12]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f042 0201 	orr.w	r2, r2, #1
 80047d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a23      	ldr	r2, [pc, #140]	@ (8004868 <HAL_TIM_Base_Start_IT+0xc4>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d022      	beq.n	8004824 <HAL_TIM_Base_Start_IT+0x80>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047e6:	d01d      	beq.n	8004824 <HAL_TIM_Base_Start_IT+0x80>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a1f      	ldr	r2, [pc, #124]	@ (800486c <HAL_TIM_Base_Start_IT+0xc8>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d018      	beq.n	8004824 <HAL_TIM_Base_Start_IT+0x80>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a1e      	ldr	r2, [pc, #120]	@ (8004870 <HAL_TIM_Base_Start_IT+0xcc>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d013      	beq.n	8004824 <HAL_TIM_Base_Start_IT+0x80>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a1c      	ldr	r2, [pc, #112]	@ (8004874 <HAL_TIM_Base_Start_IT+0xd0>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d00e      	beq.n	8004824 <HAL_TIM_Base_Start_IT+0x80>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a1b      	ldr	r2, [pc, #108]	@ (8004878 <HAL_TIM_Base_Start_IT+0xd4>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d009      	beq.n	8004824 <HAL_TIM_Base_Start_IT+0x80>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a19      	ldr	r2, [pc, #100]	@ (800487c <HAL_TIM_Base_Start_IT+0xd8>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d004      	beq.n	8004824 <HAL_TIM_Base_Start_IT+0x80>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a18      	ldr	r2, [pc, #96]	@ (8004880 <HAL_TIM_Base_Start_IT+0xdc>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d111      	bne.n	8004848 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f003 0307 	and.w	r3, r3, #7
 800482e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2b06      	cmp	r3, #6
 8004834:	d010      	beq.n	8004858 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f042 0201 	orr.w	r2, r2, #1
 8004844:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004846:	e007      	b.n	8004858 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f042 0201 	orr.w	r2, r2, #1
 8004856:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3714      	adds	r7, #20
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	40010000 	.word	0x40010000
 800486c:	40000400 	.word	0x40000400
 8004870:	40000800 	.word	0x40000800
 8004874:	40000c00 	.word	0x40000c00
 8004878:	40010400 	.word	0x40010400
 800487c:	40014000 	.word	0x40014000
 8004880:	40001800 	.word	0x40001800

08004884 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e041      	b.n	800491a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d106      	bne.n	80048b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f7fe fae0 	bl	8002e70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2202      	movs	r2, #2
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	3304      	adds	r3, #4
 80048c0:	4619      	mov	r1, r3
 80048c2:	4610      	mov	r0, r2
 80048c4:	f000 fb8c 	bl	8004fe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3708      	adds	r7, #8
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
	...

08004924 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d109      	bne.n	8004948 <HAL_TIM_PWM_Start+0x24>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800493a:	b2db      	uxtb	r3, r3
 800493c:	2b01      	cmp	r3, #1
 800493e:	bf14      	ite	ne
 8004940:	2301      	movne	r3, #1
 8004942:	2300      	moveq	r3, #0
 8004944:	b2db      	uxtb	r3, r3
 8004946:	e022      	b.n	800498e <HAL_TIM_PWM_Start+0x6a>
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	2b04      	cmp	r3, #4
 800494c:	d109      	bne.n	8004962 <HAL_TIM_PWM_Start+0x3e>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b01      	cmp	r3, #1
 8004958:	bf14      	ite	ne
 800495a:	2301      	movne	r3, #1
 800495c:	2300      	moveq	r3, #0
 800495e:	b2db      	uxtb	r3, r3
 8004960:	e015      	b.n	800498e <HAL_TIM_PWM_Start+0x6a>
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	2b08      	cmp	r3, #8
 8004966:	d109      	bne.n	800497c <HAL_TIM_PWM_Start+0x58>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2b01      	cmp	r3, #1
 8004972:	bf14      	ite	ne
 8004974:	2301      	movne	r3, #1
 8004976:	2300      	moveq	r3, #0
 8004978:	b2db      	uxtb	r3, r3
 800497a:	e008      	b.n	800498e <HAL_TIM_PWM_Start+0x6a>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004982:	b2db      	uxtb	r3, r3
 8004984:	2b01      	cmp	r3, #1
 8004986:	bf14      	ite	ne
 8004988:	2301      	movne	r3, #1
 800498a:	2300      	moveq	r3, #0
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e07c      	b.n	8004a90 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d104      	bne.n	80049a6 <HAL_TIM_PWM_Start+0x82>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049a4:	e013      	b.n	80049ce <HAL_TIM_PWM_Start+0xaa>
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	2b04      	cmp	r3, #4
 80049aa:	d104      	bne.n	80049b6 <HAL_TIM_PWM_Start+0x92>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2202      	movs	r2, #2
 80049b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049b4:	e00b      	b.n	80049ce <HAL_TIM_PWM_Start+0xaa>
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	2b08      	cmp	r3, #8
 80049ba:	d104      	bne.n	80049c6 <HAL_TIM_PWM_Start+0xa2>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2202      	movs	r2, #2
 80049c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049c4:	e003      	b.n	80049ce <HAL_TIM_PWM_Start+0xaa>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2202      	movs	r2, #2
 80049ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	2201      	movs	r2, #1
 80049d4:	6839      	ldr	r1, [r7, #0]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f000 fe68 	bl	80056ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a2d      	ldr	r2, [pc, #180]	@ (8004a98 <HAL_TIM_PWM_Start+0x174>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d004      	beq.n	80049f0 <HAL_TIM_PWM_Start+0xcc>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a2c      	ldr	r2, [pc, #176]	@ (8004a9c <HAL_TIM_PWM_Start+0x178>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d101      	bne.n	80049f4 <HAL_TIM_PWM_Start+0xd0>
 80049f0:	2301      	movs	r3, #1
 80049f2:	e000      	b.n	80049f6 <HAL_TIM_PWM_Start+0xd2>
 80049f4:	2300      	movs	r3, #0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d007      	beq.n	8004a0a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a08:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a22      	ldr	r2, [pc, #136]	@ (8004a98 <HAL_TIM_PWM_Start+0x174>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d022      	beq.n	8004a5a <HAL_TIM_PWM_Start+0x136>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a1c:	d01d      	beq.n	8004a5a <HAL_TIM_PWM_Start+0x136>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a1f      	ldr	r2, [pc, #124]	@ (8004aa0 <HAL_TIM_PWM_Start+0x17c>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d018      	beq.n	8004a5a <HAL_TIM_PWM_Start+0x136>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8004aa4 <HAL_TIM_PWM_Start+0x180>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d013      	beq.n	8004a5a <HAL_TIM_PWM_Start+0x136>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a1c      	ldr	r2, [pc, #112]	@ (8004aa8 <HAL_TIM_PWM_Start+0x184>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d00e      	beq.n	8004a5a <HAL_TIM_PWM_Start+0x136>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a16      	ldr	r2, [pc, #88]	@ (8004a9c <HAL_TIM_PWM_Start+0x178>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d009      	beq.n	8004a5a <HAL_TIM_PWM_Start+0x136>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a18      	ldr	r2, [pc, #96]	@ (8004aac <HAL_TIM_PWM_Start+0x188>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d004      	beq.n	8004a5a <HAL_TIM_PWM_Start+0x136>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a16      	ldr	r2, [pc, #88]	@ (8004ab0 <HAL_TIM_PWM_Start+0x18c>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d111      	bne.n	8004a7e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	f003 0307 	and.w	r3, r3, #7
 8004a64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2b06      	cmp	r3, #6
 8004a6a:	d010      	beq.n	8004a8e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0201 	orr.w	r2, r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a7c:	e007      	b.n	8004a8e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f042 0201 	orr.w	r2, r2, #1
 8004a8c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	40010000 	.word	0x40010000
 8004a9c:	40010400 	.word	0x40010400
 8004aa0:	40000400 	.word	0x40000400
 8004aa4:	40000800 	.word	0x40000800
 8004aa8:	40000c00 	.word	0x40000c00
 8004aac:	40014000 	.word	0x40014000
 8004ab0:	40001800 	.word	0x40001800

08004ab4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	6839      	ldr	r1, [r7, #0]
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f000 fdf0 	bl	80056ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a2e      	ldr	r2, [pc, #184]	@ (8004b8c <HAL_TIM_PWM_Stop+0xd8>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d004      	beq.n	8004ae0 <HAL_TIM_PWM_Stop+0x2c>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a2d      	ldr	r2, [pc, #180]	@ (8004b90 <HAL_TIM_PWM_Stop+0xdc>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d101      	bne.n	8004ae4 <HAL_TIM_PWM_Stop+0x30>
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e000      	b.n	8004ae6 <HAL_TIM_PWM_Stop+0x32>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d017      	beq.n	8004b1a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	6a1a      	ldr	r2, [r3, #32]
 8004af0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004af4:	4013      	ands	r3, r2
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10f      	bne.n	8004b1a <HAL_TIM_PWM_Stop+0x66>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	6a1a      	ldr	r2, [r3, #32]
 8004b00:	f240 4344 	movw	r3, #1092	@ 0x444
 8004b04:	4013      	ands	r3, r2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d107      	bne.n	8004b1a <HAL_TIM_PWM_Stop+0x66>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b18:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	6a1a      	ldr	r2, [r3, #32]
 8004b20:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b24:	4013      	ands	r3, r2
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d10f      	bne.n	8004b4a <HAL_TIM_PWM_Stop+0x96>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	6a1a      	ldr	r2, [r3, #32]
 8004b30:	f240 4344 	movw	r3, #1092	@ 0x444
 8004b34:	4013      	ands	r3, r2
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d107      	bne.n	8004b4a <HAL_TIM_PWM_Stop+0x96>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f022 0201 	bic.w	r2, r2, #1
 8004b48:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d104      	bne.n	8004b5a <HAL_TIM_PWM_Stop+0xa6>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b58:	e013      	b.n	8004b82 <HAL_TIM_PWM_Stop+0xce>
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	2b04      	cmp	r3, #4
 8004b5e:	d104      	bne.n	8004b6a <HAL_TIM_PWM_Stop+0xb6>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b68:	e00b      	b.n	8004b82 <HAL_TIM_PWM_Stop+0xce>
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	2b08      	cmp	r3, #8
 8004b6e:	d104      	bne.n	8004b7a <HAL_TIM_PWM_Stop+0xc6>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b78:	e003      	b.n	8004b82 <HAL_TIM_PWM_Stop+0xce>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3708      	adds	r7, #8
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	40010000 	.word	0x40010000
 8004b90:	40010400 	.word	0x40010400

08004b94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	691b      	ldr	r3, [r3, #16]
 8004baa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	f003 0302 	and.w	r3, r3, #2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d020      	beq.n	8004bf8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d01b      	beq.n	8004bf8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f06f 0202 	mvn.w	r2, #2
 8004bc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	f003 0303 	and.w	r3, r3, #3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d003      	beq.n	8004be6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 f9e0 	bl	8004fa4 <HAL_TIM_IC_CaptureCallback>
 8004be4:	e005      	b.n	8004bf2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 f9d2 	bl	8004f90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f000 f9e3 	bl	8004fb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	f003 0304 	and.w	r3, r3, #4
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d020      	beq.n	8004c44 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f003 0304 	and.w	r3, r3, #4
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d01b      	beq.n	8004c44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f06f 0204 	mvn.w	r2, #4
 8004c14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2202      	movs	r2, #2
 8004c1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d003      	beq.n	8004c32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 f9ba 	bl	8004fa4 <HAL_TIM_IC_CaptureCallback>
 8004c30:	e005      	b.n	8004c3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 f9ac 	bl	8004f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f000 f9bd 	bl	8004fb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2200      	movs	r2, #0
 8004c42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	f003 0308 	and.w	r3, r3, #8
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d020      	beq.n	8004c90 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f003 0308 	and.w	r3, r3, #8
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d01b      	beq.n	8004c90 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f06f 0208 	mvn.w	r2, #8
 8004c60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2204      	movs	r2, #4
 8004c66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	69db      	ldr	r3, [r3, #28]
 8004c6e:	f003 0303 	and.w	r3, r3, #3
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d003      	beq.n	8004c7e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 f994 	bl	8004fa4 <HAL_TIM_IC_CaptureCallback>
 8004c7c:	e005      	b.n	8004c8a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 f986 	bl	8004f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f000 f997 	bl	8004fb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	f003 0310 	and.w	r3, r3, #16
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d020      	beq.n	8004cdc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f003 0310 	and.w	r3, r3, #16
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d01b      	beq.n	8004cdc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f06f 0210 	mvn.w	r2, #16
 8004cac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2208      	movs	r2, #8
 8004cb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	69db      	ldr	r3, [r3, #28]
 8004cba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d003      	beq.n	8004cca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 f96e 	bl	8004fa4 <HAL_TIM_IC_CaptureCallback>
 8004cc8:	e005      	b.n	8004cd6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f000 f960 	bl	8004f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f971 	bl	8004fb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00c      	beq.n	8004d00 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d007      	beq.n	8004d00 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f06f 0201 	mvn.w	r2, #1
 8004cf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 f93e 	bl	8004f7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d00c      	beq.n	8004d24 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d007      	beq.n	8004d24 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 fdc2 	bl	80058a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00c      	beq.n	8004d48 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d007      	beq.n	8004d48 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 f942 	bl	8004fcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	f003 0320 	and.w	r3, r3, #32
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00c      	beq.n	8004d6c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f003 0320 	and.w	r3, r3, #32
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d007      	beq.n	8004d6c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f06f 0220 	mvn.w	r2, #32
 8004d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 fd94 	bl	8005894 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d6c:	bf00      	nop
 8004d6e:	3710      	adds	r7, #16
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d80:	2300      	movs	r3, #0
 8004d82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d101      	bne.n	8004d92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d8e:	2302      	movs	r3, #2
 8004d90:	e0ae      	b.n	8004ef0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2b0c      	cmp	r3, #12
 8004d9e:	f200 809f 	bhi.w	8004ee0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004da2:	a201      	add	r2, pc, #4	@ (adr r2, 8004da8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da8:	08004ddd 	.word	0x08004ddd
 8004dac:	08004ee1 	.word	0x08004ee1
 8004db0:	08004ee1 	.word	0x08004ee1
 8004db4:	08004ee1 	.word	0x08004ee1
 8004db8:	08004e1d 	.word	0x08004e1d
 8004dbc:	08004ee1 	.word	0x08004ee1
 8004dc0:	08004ee1 	.word	0x08004ee1
 8004dc4:	08004ee1 	.word	0x08004ee1
 8004dc8:	08004e5f 	.word	0x08004e5f
 8004dcc:	08004ee1 	.word	0x08004ee1
 8004dd0:	08004ee1 	.word	0x08004ee1
 8004dd4:	08004ee1 	.word	0x08004ee1
 8004dd8:	08004e9f 	.word	0x08004e9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68b9      	ldr	r1, [r7, #8]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f000 f9a2 	bl	800512c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	699a      	ldr	r2, [r3, #24]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f042 0208 	orr.w	r2, r2, #8
 8004df6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	699a      	ldr	r2, [r3, #24]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f022 0204 	bic.w	r2, r2, #4
 8004e06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6999      	ldr	r1, [r3, #24]
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	691a      	ldr	r2, [r3, #16]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	430a      	orrs	r2, r1
 8004e18:	619a      	str	r2, [r3, #24]
      break;
 8004e1a:	e064      	b.n	8004ee6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	68b9      	ldr	r1, [r7, #8]
 8004e22:	4618      	mov	r0, r3
 8004e24:	f000 f9f2 	bl	800520c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	699a      	ldr	r2, [r3, #24]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	699a      	ldr	r2, [r3, #24]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6999      	ldr	r1, [r3, #24]
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	691b      	ldr	r3, [r3, #16]
 8004e52:	021a      	lsls	r2, r3, #8
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	430a      	orrs	r2, r1
 8004e5a:	619a      	str	r2, [r3, #24]
      break;
 8004e5c:	e043      	b.n	8004ee6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68b9      	ldr	r1, [r7, #8]
 8004e64:	4618      	mov	r0, r3
 8004e66:	f000 fa47 	bl	80052f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	69da      	ldr	r2, [r3, #28]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f042 0208 	orr.w	r2, r2, #8
 8004e78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	69da      	ldr	r2, [r3, #28]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 0204 	bic.w	r2, r2, #4
 8004e88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	69d9      	ldr	r1, [r3, #28]
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	691a      	ldr	r2, [r3, #16]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	61da      	str	r2, [r3, #28]
      break;
 8004e9c:	e023      	b.n	8004ee6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68b9      	ldr	r1, [r7, #8]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f000 fa9b 	bl	80053e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	69da      	ldr	r2, [r3, #28]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004eb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	69da      	ldr	r2, [r3, #28]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	69d9      	ldr	r1, [r3, #28]
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	021a      	lsls	r2, r3, #8
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	430a      	orrs	r2, r1
 8004edc:	61da      	str	r2, [r3, #28]
      break;
 8004ede:	e002      	b.n	8004ee6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	75fb      	strb	r3, [r7, #23]
      break;
 8004ee4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004eee:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3718      	adds	r7, #24
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d101      	bne.n	8004f10 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	e031      	b.n	8004f74 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2202      	movs	r2, #2
 8004f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004f20:	6839      	ldr	r1, [r7, #0]
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f000 fab2 	bl	800548c <TIM_SlaveTimer_SetConfig>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d009      	beq.n	8004f42 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2201      	movs	r2, #1
 8004f32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e018      	b.n	8004f74 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68da      	ldr	r2, [r3, #12]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f50:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	68da      	ldr	r2, [r3, #12]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004f60:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3708      	adds	r7, #8
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr

08004fa4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fac:	bf00      	nop
 8004fae:	370c      	adds	r7, #12
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fc0:	bf00      	nop
 8004fc2:	370c      	adds	r7, #12
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fd4:	bf00      	nop
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a43      	ldr	r2, [pc, #268]	@ (8005100 <TIM_Base_SetConfig+0x120>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d013      	beq.n	8005020 <TIM_Base_SetConfig+0x40>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ffe:	d00f      	beq.n	8005020 <TIM_Base_SetConfig+0x40>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a40      	ldr	r2, [pc, #256]	@ (8005104 <TIM_Base_SetConfig+0x124>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d00b      	beq.n	8005020 <TIM_Base_SetConfig+0x40>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a3f      	ldr	r2, [pc, #252]	@ (8005108 <TIM_Base_SetConfig+0x128>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d007      	beq.n	8005020 <TIM_Base_SetConfig+0x40>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a3e      	ldr	r2, [pc, #248]	@ (800510c <TIM_Base_SetConfig+0x12c>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d003      	beq.n	8005020 <TIM_Base_SetConfig+0x40>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a3d      	ldr	r2, [pc, #244]	@ (8005110 <TIM_Base_SetConfig+0x130>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d108      	bne.n	8005032 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005026:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	4313      	orrs	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a32      	ldr	r2, [pc, #200]	@ (8005100 <TIM_Base_SetConfig+0x120>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d02b      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005040:	d027      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a2f      	ldr	r2, [pc, #188]	@ (8005104 <TIM_Base_SetConfig+0x124>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d023      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a2e      	ldr	r2, [pc, #184]	@ (8005108 <TIM_Base_SetConfig+0x128>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d01f      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a2d      	ldr	r2, [pc, #180]	@ (800510c <TIM_Base_SetConfig+0x12c>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d01b      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a2c      	ldr	r2, [pc, #176]	@ (8005110 <TIM_Base_SetConfig+0x130>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d017      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a2b      	ldr	r2, [pc, #172]	@ (8005114 <TIM_Base_SetConfig+0x134>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d013      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a2a      	ldr	r2, [pc, #168]	@ (8005118 <TIM_Base_SetConfig+0x138>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d00f      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a29      	ldr	r2, [pc, #164]	@ (800511c <TIM_Base_SetConfig+0x13c>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d00b      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a28      	ldr	r2, [pc, #160]	@ (8005120 <TIM_Base_SetConfig+0x140>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d007      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a27      	ldr	r2, [pc, #156]	@ (8005124 <TIM_Base_SetConfig+0x144>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d003      	beq.n	8005092 <TIM_Base_SetConfig+0xb2>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a26      	ldr	r2, [pc, #152]	@ (8005128 <TIM_Base_SetConfig+0x148>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d108      	bne.n	80050a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005098:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	695b      	ldr	r3, [r3, #20]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	689a      	ldr	r2, [r3, #8]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a0e      	ldr	r2, [pc, #56]	@ (8005100 <TIM_Base_SetConfig+0x120>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d003      	beq.n	80050d2 <TIM_Base_SetConfig+0xf2>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a10      	ldr	r2, [pc, #64]	@ (8005110 <TIM_Base_SetConfig+0x130>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d103      	bne.n	80050da <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	691a      	ldr	r2, [r3, #16]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f043 0204 	orr.w	r2, r3, #4
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2201      	movs	r2, #1
 80050ea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	68fa      	ldr	r2, [r7, #12]
 80050f0:	601a      	str	r2, [r3, #0]
}
 80050f2:	bf00      	nop
 80050f4:	3714      	adds	r7, #20
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	40010000 	.word	0x40010000
 8005104:	40000400 	.word	0x40000400
 8005108:	40000800 	.word	0x40000800
 800510c:	40000c00 	.word	0x40000c00
 8005110:	40010400 	.word	0x40010400
 8005114:	40014000 	.word	0x40014000
 8005118:	40014400 	.word	0x40014400
 800511c:	40014800 	.word	0x40014800
 8005120:	40001800 	.word	0x40001800
 8005124:	40001c00 	.word	0x40001c00
 8005128:	40002000 	.word	0x40002000

0800512c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800512c:	b480      	push	{r7}
 800512e:	b087      	sub	sp, #28
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a1b      	ldr	r3, [r3, #32]
 8005140:	f023 0201 	bic.w	r2, r3, #1
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800515a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f023 0303 	bic.w	r3, r3, #3
 8005162:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	4313      	orrs	r3, r2
 800516c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f023 0302 	bic.w	r3, r3, #2
 8005174:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	4313      	orrs	r3, r2
 800517e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a20      	ldr	r2, [pc, #128]	@ (8005204 <TIM_OC1_SetConfig+0xd8>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d003      	beq.n	8005190 <TIM_OC1_SetConfig+0x64>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a1f      	ldr	r2, [pc, #124]	@ (8005208 <TIM_OC1_SetConfig+0xdc>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d10c      	bne.n	80051aa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	f023 0308 	bic.w	r3, r3, #8
 8005196:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	697a      	ldr	r2, [r7, #20]
 800519e:	4313      	orrs	r3, r2
 80051a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	f023 0304 	bic.w	r3, r3, #4
 80051a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a15      	ldr	r2, [pc, #84]	@ (8005204 <TIM_OC1_SetConfig+0xd8>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d003      	beq.n	80051ba <TIM_OC1_SetConfig+0x8e>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a14      	ldr	r2, [pc, #80]	@ (8005208 <TIM_OC1_SetConfig+0xdc>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d111      	bne.n	80051de <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80051c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	699b      	ldr	r3, [r3, #24]
 80051d8:	693a      	ldr	r2, [r7, #16]
 80051da:	4313      	orrs	r3, r2
 80051dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	685a      	ldr	r2, [r3, #4]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	621a      	str	r2, [r3, #32]
}
 80051f8:	bf00      	nop
 80051fa:	371c      	adds	r7, #28
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr
 8005204:	40010000 	.word	0x40010000
 8005208:	40010400 	.word	0x40010400

0800520c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800520c:	b480      	push	{r7}
 800520e:	b087      	sub	sp, #28
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a1b      	ldr	r3, [r3, #32]
 800521a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	f023 0210 	bic.w	r2, r3, #16
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800523a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	021b      	lsls	r3, r3, #8
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	4313      	orrs	r3, r2
 800524e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	f023 0320 	bic.w	r3, r3, #32
 8005256:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	011b      	lsls	r3, r3, #4
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	4313      	orrs	r3, r2
 8005262:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a22      	ldr	r2, [pc, #136]	@ (80052f0 <TIM_OC2_SetConfig+0xe4>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d003      	beq.n	8005274 <TIM_OC2_SetConfig+0x68>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a21      	ldr	r2, [pc, #132]	@ (80052f4 <TIM_OC2_SetConfig+0xe8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d10d      	bne.n	8005290 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800527a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	011b      	lsls	r3, r3, #4
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	4313      	orrs	r3, r2
 8005286:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800528e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4a17      	ldr	r2, [pc, #92]	@ (80052f0 <TIM_OC2_SetConfig+0xe4>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d003      	beq.n	80052a0 <TIM_OC2_SetConfig+0x94>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a16      	ldr	r2, [pc, #88]	@ (80052f4 <TIM_OC2_SetConfig+0xe8>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d113      	bne.n	80052c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80052a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80052ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	695b      	ldr	r3, [r3, #20]
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	699b      	ldr	r3, [r3, #24]
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	68fa      	ldr	r2, [r7, #12]
 80052d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	685a      	ldr	r2, [r3, #4]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	697a      	ldr	r2, [r7, #20]
 80052e0:	621a      	str	r2, [r3, #32]
}
 80052e2:	bf00      	nop
 80052e4:	371c      	adds	r7, #28
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	40010000 	.word	0x40010000
 80052f4:	40010400 	.word	0x40010400

080052f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b087      	sub	sp, #28
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a1b      	ldr	r3, [r3, #32]
 8005306:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a1b      	ldr	r3, [r3, #32]
 800530c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	69db      	ldr	r3, [r3, #28]
 800531e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f023 0303 	bic.w	r3, r3, #3
 800532e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68fa      	ldr	r2, [r7, #12]
 8005336:	4313      	orrs	r3, r2
 8005338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005340:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	021b      	lsls	r3, r3, #8
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	4313      	orrs	r3, r2
 800534c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a21      	ldr	r2, [pc, #132]	@ (80053d8 <TIM_OC3_SetConfig+0xe0>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d003      	beq.n	800535e <TIM_OC3_SetConfig+0x66>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a20      	ldr	r2, [pc, #128]	@ (80053dc <TIM_OC3_SetConfig+0xe4>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d10d      	bne.n	800537a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005364:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	021b      	lsls	r3, r3, #8
 800536c:	697a      	ldr	r2, [r7, #20]
 800536e:	4313      	orrs	r3, r2
 8005370:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005378:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a16      	ldr	r2, [pc, #88]	@ (80053d8 <TIM_OC3_SetConfig+0xe0>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d003      	beq.n	800538a <TIM_OC3_SetConfig+0x92>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a15      	ldr	r2, [pc, #84]	@ (80053dc <TIM_OC3_SetConfig+0xe4>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d113      	bne.n	80053b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005390:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005398:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	011b      	lsls	r3, r3, #4
 80053a0:	693a      	ldr	r2, [r7, #16]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	011b      	lsls	r3, r3, #4
 80053ac:	693a      	ldr	r2, [r7, #16]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	693a      	ldr	r2, [r7, #16]
 80053b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	68fa      	ldr	r2, [r7, #12]
 80053bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	685a      	ldr	r2, [r3, #4]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	697a      	ldr	r2, [r7, #20]
 80053ca:	621a      	str	r2, [r3, #32]
}
 80053cc:	bf00      	nop
 80053ce:	371c      	adds	r7, #28
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr
 80053d8:	40010000 	.word	0x40010000
 80053dc:	40010400 	.word	0x40010400

080053e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b087      	sub	sp, #28
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a1b      	ldr	r3, [r3, #32]
 80053ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a1b      	ldr	r3, [r3, #32]
 80053f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	69db      	ldr	r3, [r3, #28]
 8005406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800540e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005416:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	021b      	lsls	r3, r3, #8
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	4313      	orrs	r3, r2
 8005422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800542a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	689b      	ldr	r3, [r3, #8]
 8005430:	031b      	lsls	r3, r3, #12
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	4313      	orrs	r3, r2
 8005436:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a12      	ldr	r2, [pc, #72]	@ (8005484 <TIM_OC4_SetConfig+0xa4>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d003      	beq.n	8005448 <TIM_OC4_SetConfig+0x68>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a11      	ldr	r2, [pc, #68]	@ (8005488 <TIM_OC4_SetConfig+0xa8>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d109      	bne.n	800545c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800544e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	695b      	ldr	r3, [r3, #20]
 8005454:	019b      	lsls	r3, r3, #6
 8005456:	697a      	ldr	r2, [r7, #20]
 8005458:	4313      	orrs	r3, r2
 800545a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	697a      	ldr	r2, [r7, #20]
 8005460:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	685a      	ldr	r2, [r3, #4]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	621a      	str	r2, [r3, #32]
}
 8005476:	bf00      	nop
 8005478:	371c      	adds	r7, #28
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	40010000 	.word	0x40010000
 8005488:	40010400 	.word	0x40010400

0800548c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b086      	sub	sp, #24
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005496:	2300      	movs	r3, #0
 8005498:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054a8:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	f023 0307 	bic.w	r3, r3, #7
 80054ba:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	693a      	ldr	r2, [r7, #16]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	693a      	ldr	r2, [r7, #16]
 80054cc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	2b70      	cmp	r3, #112	@ 0x70
 80054d4:	d01a      	beq.n	800550c <TIM_SlaveTimer_SetConfig+0x80>
 80054d6:	2b70      	cmp	r3, #112	@ 0x70
 80054d8:	d860      	bhi.n	800559c <TIM_SlaveTimer_SetConfig+0x110>
 80054da:	2b60      	cmp	r3, #96	@ 0x60
 80054dc:	d054      	beq.n	8005588 <TIM_SlaveTimer_SetConfig+0xfc>
 80054de:	2b60      	cmp	r3, #96	@ 0x60
 80054e0:	d85c      	bhi.n	800559c <TIM_SlaveTimer_SetConfig+0x110>
 80054e2:	2b50      	cmp	r3, #80	@ 0x50
 80054e4:	d046      	beq.n	8005574 <TIM_SlaveTimer_SetConfig+0xe8>
 80054e6:	2b50      	cmp	r3, #80	@ 0x50
 80054e8:	d858      	bhi.n	800559c <TIM_SlaveTimer_SetConfig+0x110>
 80054ea:	2b40      	cmp	r3, #64	@ 0x40
 80054ec:	d019      	beq.n	8005522 <TIM_SlaveTimer_SetConfig+0x96>
 80054ee:	2b40      	cmp	r3, #64	@ 0x40
 80054f0:	d854      	bhi.n	800559c <TIM_SlaveTimer_SetConfig+0x110>
 80054f2:	2b30      	cmp	r3, #48	@ 0x30
 80054f4:	d055      	beq.n	80055a2 <TIM_SlaveTimer_SetConfig+0x116>
 80054f6:	2b30      	cmp	r3, #48	@ 0x30
 80054f8:	d850      	bhi.n	800559c <TIM_SlaveTimer_SetConfig+0x110>
 80054fa:	2b20      	cmp	r3, #32
 80054fc:	d051      	beq.n	80055a2 <TIM_SlaveTimer_SetConfig+0x116>
 80054fe:	2b20      	cmp	r3, #32
 8005500:	d84c      	bhi.n	800559c <TIM_SlaveTimer_SetConfig+0x110>
 8005502:	2b00      	cmp	r3, #0
 8005504:	d04d      	beq.n	80055a2 <TIM_SlaveTimer_SetConfig+0x116>
 8005506:	2b10      	cmp	r3, #16
 8005508:	d04b      	beq.n	80055a2 <TIM_SlaveTimer_SetConfig+0x116>
 800550a:	e047      	b.n	800559c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800551c:	f000 f8a6 	bl	800566c <TIM_ETR_SetConfig>
      break;
 8005520:	e040      	b.n	80055a4 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2b05      	cmp	r3, #5
 8005528:	d101      	bne.n	800552e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e03b      	b.n	80055a6 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	6a1b      	ldr	r3, [r3, #32]
 8005534:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6a1a      	ldr	r2, [r3, #32]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f022 0201 	bic.w	r2, r2, #1
 8005544:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005554:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	691b      	ldr	r3, [r3, #16]
 800555a:	011b      	lsls	r3, r3, #4
 800555c:	68ba      	ldr	r2, [r7, #8]
 800555e:	4313      	orrs	r3, r2
 8005560:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	68fa      	ldr	r2, [r7, #12]
 8005570:	621a      	str	r2, [r3, #32]
      break;
 8005572:	e017      	b.n	80055a4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005580:	461a      	mov	r2, r3
 8005582:	f000 f814 	bl	80055ae <TIM_TI1_ConfigInputStage>
      break;
 8005586:	e00d      	b.n	80055a4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005594:	461a      	mov	r2, r3
 8005596:	f000 f839 	bl	800560c <TIM_TI2_ConfigInputStage>
      break;
 800559a:	e003      	b.n	80055a4 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	75fb      	strb	r3, [r7, #23]
      break;
 80055a0:	e000      	b.n	80055a4 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80055a2:	bf00      	nop
  }

  return status;
 80055a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3718      	adds	r7, #24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055ae:	b480      	push	{r7}
 80055b0:	b087      	sub	sp, #28
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	60f8      	str	r0, [r7, #12]
 80055b6:	60b9      	str	r1, [r7, #8]
 80055b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6a1b      	ldr	r3, [r3, #32]
 80055be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6a1b      	ldr	r3, [r3, #32]
 80055c4:	f023 0201 	bic.w	r2, r3, #1
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	699b      	ldr	r3, [r3, #24]
 80055d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	011b      	lsls	r3, r3, #4
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	f023 030a 	bic.w	r3, r3, #10
 80055ea:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055ec:	697a      	ldr	r2, [r7, #20]
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	693a      	ldr	r2, [r7, #16]
 80055f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	697a      	ldr	r2, [r7, #20]
 80055fe:	621a      	str	r2, [r3, #32]
}
 8005600:	bf00      	nop
 8005602:	371c      	adds	r7, #28
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800560c:	b480      	push	{r7}
 800560e:	b087      	sub	sp, #28
 8005610:	af00      	add	r7, sp, #0
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6a1b      	ldr	r3, [r3, #32]
 800561c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6a1b      	ldr	r3, [r3, #32]
 8005622:	f023 0210 	bic.w	r2, r3, #16
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005636:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	031b      	lsls	r3, r3, #12
 800563c:	693a      	ldr	r2, [r7, #16]
 800563e:	4313      	orrs	r3, r2
 8005640:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005648:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	011b      	lsls	r3, r3, #4
 800564e:	697a      	ldr	r2, [r7, #20]
 8005650:	4313      	orrs	r3, r2
 8005652:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	693a      	ldr	r2, [r7, #16]
 8005658:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	697a      	ldr	r2, [r7, #20]
 800565e:	621a      	str	r2, [r3, #32]
}
 8005660:	bf00      	nop
 8005662:	371c      	adds	r7, #28
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr

0800566c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800566c:	b480      	push	{r7}
 800566e:	b087      	sub	sp, #28
 8005670:	af00      	add	r7, sp, #0
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	607a      	str	r2, [r7, #4]
 8005678:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005686:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	021a      	lsls	r2, r3, #8
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	431a      	orrs	r2, r3
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	4313      	orrs	r3, r2
 8005694:	697a      	ldr	r2, [r7, #20]
 8005696:	4313      	orrs	r3, r2
 8005698:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	609a      	str	r2, [r3, #8]
}
 80056a0:	bf00      	nop
 80056a2:	371c      	adds	r7, #28
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr

080056ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b087      	sub	sp, #28
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	f003 031f 	and.w	r3, r3, #31
 80056be:	2201      	movs	r2, #1
 80056c0:	fa02 f303 	lsl.w	r3, r2, r3
 80056c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6a1a      	ldr	r2, [r3, #32]
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	43db      	mvns	r3, r3
 80056ce:	401a      	ands	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6a1a      	ldr	r2, [r3, #32]
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	f003 031f 	and.w	r3, r3, #31
 80056de:	6879      	ldr	r1, [r7, #4]
 80056e0:	fa01 f303 	lsl.w	r3, r1, r3
 80056e4:	431a      	orrs	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	621a      	str	r2, [r3, #32]
}
 80056ea:	bf00      	nop
 80056ec:	371c      	adds	r7, #28
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
	...

080056f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005708:	2b01      	cmp	r3, #1
 800570a:	d101      	bne.n	8005710 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800570c:	2302      	movs	r3, #2
 800570e:	e05a      	b.n	80057c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2202      	movs	r2, #2
 800571c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005736:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	4313      	orrs	r3, r2
 8005740:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a21      	ldr	r2, [pc, #132]	@ (80057d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d022      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800575c:	d01d      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a1d      	ldr	r2, [pc, #116]	@ (80057d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d018      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a1b      	ldr	r2, [pc, #108]	@ (80057dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d013      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a1a      	ldr	r2, [pc, #104]	@ (80057e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d00e      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a18      	ldr	r2, [pc, #96]	@ (80057e4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d009      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a17      	ldr	r2, [pc, #92]	@ (80057e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d004      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a15      	ldr	r2, [pc, #84]	@ (80057ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d10c      	bne.n	80057b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	68ba      	ldr	r2, [r7, #8]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3714      	adds	r7, #20
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
 80057d2:	bf00      	nop
 80057d4:	40010000 	.word	0x40010000
 80057d8:	40000400 	.word	0x40000400
 80057dc:	40000800 	.word	0x40000800
 80057e0:	40000c00 	.word	0x40000c00
 80057e4:	40010400 	.word	0x40010400
 80057e8:	40014000 	.word	0x40014000
 80057ec:	40001800 	.word	0x40001800

080057f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80057fa:	2300      	movs	r3, #0
 80057fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005804:	2b01      	cmp	r3, #1
 8005806:	d101      	bne.n	800580c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005808:	2302      	movs	r3, #2
 800580a:	e03d      	b.n	8005888 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	4313      	orrs	r3, r2
 8005820:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	4313      	orrs	r3, r2
 800582e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	4313      	orrs	r3, r2
 800583c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4313      	orrs	r3, r2
 800584a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	4313      	orrs	r3, r2
 8005858:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	695b      	ldr	r3, [r3, #20]
 8005864:	4313      	orrs	r3, r2
 8005866:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	69db      	ldr	r3, [r3, #28]
 8005872:	4313      	orrs	r3, r2
 8005874:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005886:	2300      	movs	r3, #0
}
 8005888:	4618      	mov	r0, r3
 800588a:	3714      	adds	r7, #20
 800588c:	46bd      	mov	sp, r7
 800588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005892:	4770      	bx	lr

08005894 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800589c:	bf00      	nop
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr

080058a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058b0:	bf00      	nop
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr

080058bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b082      	sub	sp, #8
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d101      	bne.n	80058ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e042      	b.n	8005954 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d106      	bne.n	80058e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f7fd fc40 	bl	8003168 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2224      	movs	r2, #36	@ 0x24
 80058ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68da      	ldr	r2, [r3, #12]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80058fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 fe09 	bl	8006518 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	691a      	ldr	r2, [r3, #16]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005914:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	695a      	ldr	r2, [r3, #20]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005924:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68da      	ldr	r2, [r3, #12]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005934:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2220      	movs	r2, #32
 8005940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2220      	movs	r2, #32
 8005948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	3708      	adds	r7, #8
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b08a      	sub	sp, #40	@ 0x28
 8005960:	af02      	add	r7, sp, #8
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	603b      	str	r3, [r7, #0]
 8005968:	4613      	mov	r3, r2
 800596a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005976:	b2db      	uxtb	r3, r3
 8005978:	2b20      	cmp	r3, #32
 800597a:	d175      	bne.n	8005a68 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d002      	beq.n	8005988 <HAL_UART_Transmit+0x2c>
 8005982:	88fb      	ldrh	r3, [r7, #6]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d101      	bne.n	800598c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e06e      	b.n	8005a6a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2221      	movs	r2, #33	@ 0x21
 8005996:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800599a:	f7fd fe55 	bl	8003648 <HAL_GetTick>
 800599e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	88fa      	ldrh	r2, [r7, #6]
 80059a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	88fa      	ldrh	r2, [r7, #6]
 80059aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059b4:	d108      	bne.n	80059c8 <HAL_UART_Transmit+0x6c>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	691b      	ldr	r3, [r3, #16]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d104      	bne.n	80059c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80059be:	2300      	movs	r3, #0
 80059c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	61bb      	str	r3, [r7, #24]
 80059c6:	e003      	b.n	80059d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059cc:	2300      	movs	r3, #0
 80059ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80059d0:	e02e      	b.n	8005a30 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	9300      	str	r3, [sp, #0]
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	2200      	movs	r2, #0
 80059da:	2180      	movs	r1, #128	@ 0x80
 80059dc:	68f8      	ldr	r0, [r7, #12]
 80059de:	f000 fb6d 	bl	80060bc <UART_WaitOnFlagUntilTimeout>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d005      	beq.n	80059f4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2220      	movs	r2, #32
 80059ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e03a      	b.n	8005a6a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d10b      	bne.n	8005a12 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	881b      	ldrh	r3, [r3, #0]
 80059fe:	461a      	mov	r2, r3
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a08:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	3302      	adds	r3, #2
 8005a0e:	61bb      	str	r3, [r7, #24]
 8005a10:	e007      	b.n	8005a22 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	781a      	ldrb	r2, [r3, #0]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	3301      	adds	r3, #1
 8005a20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	b29a      	uxth	r2, r3
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a34:	b29b      	uxth	r3, r3
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1cb      	bne.n	80059d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	9300      	str	r3, [sp, #0]
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	2200      	movs	r2, #0
 8005a42:	2140      	movs	r1, #64	@ 0x40
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	f000 fb39 	bl	80060bc <UART_WaitOnFlagUntilTimeout>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d005      	beq.n	8005a5c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2220      	movs	r2, #32
 8005a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	e006      	b.n	8005a6a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2220      	movs	r2, #32
 8005a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005a64:	2300      	movs	r3, #0
 8005a66:	e000      	b.n	8005a6a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005a68:	2302      	movs	r3, #2
  }
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3720      	adds	r7, #32
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}

08005a72 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b08c      	sub	sp, #48	@ 0x30
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	60f8      	str	r0, [r7, #12]
 8005a7a:	60b9      	str	r1, [r7, #8]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	2b20      	cmp	r3, #32
 8005a8a:	d14a      	bne.n	8005b22 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d002      	beq.n	8005a98 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8005a92:	88fb      	ldrh	r3, [r7, #6]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d101      	bne.n	8005a9c <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e043      	b.n	8005b24 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8005aa8:	88fb      	ldrh	r3, [r7, #6]
 8005aaa:	461a      	mov	r2, r3
 8005aac:	68b9      	ldr	r1, [r7, #8]
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f000 fb5d 	bl	800616e <UART_Start_Receive_IT>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005aba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d12c      	bne.n	8005b1c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d125      	bne.n	8005b16 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005aca:	2300      	movs	r3, #0
 8005acc:	613b      	str	r3, [r7, #16]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	613b      	str	r3, [r7, #16]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	613b      	str	r3, [r7, #16]
 8005ade:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	330c      	adds	r3, #12
 8005ae6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	e853 3f00 	ldrex	r3, [r3]
 8005aee:	617b      	str	r3, [r7, #20]
   return(result);
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	f043 0310 	orr.w	r3, r3, #16
 8005af6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	330c      	adds	r3, #12
 8005afe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b00:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b04:	6a39      	ldr	r1, [r7, #32]
 8005b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b08:	e841 2300 	strex	r3, r2, [r1]
 8005b0c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d1e5      	bne.n	8005ae0 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8005b14:	e002      	b.n	8005b1c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005b1c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005b20:	e000      	b.n	8005b24 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8005b22:	2302      	movs	r3, #2
  }
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3730      	adds	r7, #48	@ 0x30
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b0ba      	sub	sp, #232	@ 0xe8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	695b      	ldr	r3, [r3, #20]
 8005b4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005b52:	2300      	movs	r3, #0
 8005b54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b62:	f003 030f 	and.w	r3, r3, #15
 8005b66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005b6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d10f      	bne.n	8005b92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b76:	f003 0320 	and.w	r3, r3, #32
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d009      	beq.n	8005b92 <HAL_UART_IRQHandler+0x66>
 8005b7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b82:	f003 0320 	and.w	r3, r3, #32
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d003      	beq.n	8005b92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 fc05 	bl	800639a <UART_Receive_IT>
      return;
 8005b90:	e273      	b.n	800607a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005b92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	f000 80de 	beq.w	8005d58 <HAL_UART_IRQHandler+0x22c>
 8005b9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ba0:	f003 0301 	and.w	r3, r3, #1
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d106      	bne.n	8005bb6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f000 80d1 	beq.w	8005d58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00b      	beq.n	8005bda <HAL_UART_IRQHandler+0xae>
 8005bc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d005      	beq.n	8005bda <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bd2:	f043 0201 	orr.w	r2, r3, #1
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bde:	f003 0304 	and.w	r3, r3, #4
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d00b      	beq.n	8005bfe <HAL_UART_IRQHandler+0xd2>
 8005be6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d005      	beq.n	8005bfe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bf6:	f043 0202 	orr.w	r2, r3, #2
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c02:	f003 0302 	and.w	r3, r3, #2
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00b      	beq.n	8005c22 <HAL_UART_IRQHandler+0xf6>
 8005c0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c0e:	f003 0301 	and.w	r3, r3, #1
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d005      	beq.n	8005c22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c1a:	f043 0204 	orr.w	r2, r3, #4
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c26:	f003 0308 	and.w	r3, r3, #8
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d011      	beq.n	8005c52 <HAL_UART_IRQHandler+0x126>
 8005c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c32:	f003 0320 	and.w	r3, r3, #32
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d105      	bne.n	8005c46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c3e:	f003 0301 	and.w	r3, r3, #1
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d005      	beq.n	8005c52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c4a:	f043 0208 	orr.w	r2, r3, #8
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	f000 820a 	beq.w	8006070 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c60:	f003 0320 	and.w	r3, r3, #32
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d008      	beq.n	8005c7a <HAL_UART_IRQHandler+0x14e>
 8005c68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c6c:	f003 0320 	and.w	r3, r3, #32
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d002      	beq.n	8005c7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 fb90 	bl	800639a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	695b      	ldr	r3, [r3, #20]
 8005c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c84:	2b40      	cmp	r3, #64	@ 0x40
 8005c86:	bf0c      	ite	eq
 8005c88:	2301      	moveq	r3, #1
 8005c8a:	2300      	movne	r3, #0
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c96:	f003 0308 	and.w	r3, r3, #8
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d103      	bne.n	8005ca6 <HAL_UART_IRQHandler+0x17a>
 8005c9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d04f      	beq.n	8005d46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 fa9b 	bl	80061e2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb6:	2b40      	cmp	r3, #64	@ 0x40
 8005cb8:	d141      	bne.n	8005d3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3314      	adds	r3, #20
 8005cc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005cc8:	e853 3f00 	ldrex	r3, [r3]
 8005ccc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005cd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005cd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	3314      	adds	r3, #20
 8005ce2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005ce6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005cea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005cf2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005cf6:	e841 2300 	strex	r3, r2, [r1]
 8005cfa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005cfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1d9      	bne.n	8005cba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d013      	beq.n	8005d36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d12:	4a8a      	ldr	r2, [pc, #552]	@ (8005f3c <HAL_UART_IRQHandler+0x410>)
 8005d14:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f7fd fe45 	bl	80039aa <HAL_DMA_Abort_IT>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d016      	beq.n	8005d54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005d30:	4610      	mov	r0, r2
 8005d32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d34:	e00e      	b.n	8005d54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 f9b6 	bl	80060a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d3c:	e00a      	b.n	8005d54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 f9b2 	bl	80060a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d44:	e006      	b.n	8005d54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 f9ae 	bl	80060a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005d52:	e18d      	b.n	8006070 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d54:	bf00      	nop
    return;
 8005d56:	e18b      	b.n	8006070 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	f040 8167 	bne.w	8006030 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d66:	f003 0310 	and.w	r3, r3, #16
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f000 8160 	beq.w	8006030 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005d70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d74:	f003 0310 	and.w	r3, r3, #16
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	f000 8159 	beq.w	8006030 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d7e:	2300      	movs	r3, #0
 8005d80:	60bb      	str	r3, [r7, #8]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	60bb      	str	r3, [r7, #8]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	60bb      	str	r3, [r7, #8]
 8005d92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d9e:	2b40      	cmp	r3, #64	@ 0x40
 8005da0:	f040 80ce 	bne.w	8005f40 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005db0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	f000 80a9 	beq.w	8005f0c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005dbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	f080 80a2 	bcs.w	8005f0c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005dce:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dda:	f000 8088 	beq.w	8005eee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	330c      	adds	r3, #12
 8005de4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005dec:	e853 3f00 	ldrex	r3, [r3]
 8005df0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005df4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005df8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005dfc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	330c      	adds	r3, #12
 8005e06:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005e0a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e12:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005e16:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005e1a:	e841 2300 	strex	r3, r2, [r1]
 8005e1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005e22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d1d9      	bne.n	8005dde <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	3314      	adds	r3, #20
 8005e30:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e34:	e853 3f00 	ldrex	r3, [r3]
 8005e38:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005e3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e3c:	f023 0301 	bic.w	r3, r3, #1
 8005e40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	3314      	adds	r3, #20
 8005e4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005e4e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005e52:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e54:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005e56:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005e5a:	e841 2300 	strex	r3, r2, [r1]
 8005e5e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005e60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d1e1      	bne.n	8005e2a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	3314      	adds	r3, #20
 8005e6c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e70:	e853 3f00 	ldrex	r3, [r3]
 8005e74:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005e76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	3314      	adds	r3, #20
 8005e86:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005e8a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005e8c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e8e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005e90:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005e92:	e841 2300 	strex	r3, r2, [r1]
 8005e96:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005e98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1e3      	bne.n	8005e66 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2220      	movs	r2, #32
 8005ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	330c      	adds	r3, #12
 8005eb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005eb6:	e853 3f00 	ldrex	r3, [r3]
 8005eba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005ebc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ebe:	f023 0310 	bic.w	r3, r3, #16
 8005ec2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	330c      	adds	r3, #12
 8005ecc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005ed0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005ed2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ed6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ed8:	e841 2300 	strex	r3, r2, [r1]
 8005edc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ede:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1e3      	bne.n	8005eac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f7fd fcee 	bl	80038ca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2202      	movs	r2, #2
 8005ef2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	4619      	mov	r1, r3
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f7fb fcd1 	bl	80018ac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005f0a:	e0b3      	b.n	8006074 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005f14:	429a      	cmp	r2, r3
 8005f16:	f040 80ad 	bne.w	8006074 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f1e:	69db      	ldr	r3, [r3, #28]
 8005f20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f24:	f040 80a6 	bne.w	8006074 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2202      	movs	r2, #2
 8005f2c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f32:	4619      	mov	r1, r3
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f7fb fcb9 	bl	80018ac <HAL_UARTEx_RxEventCallback>
      return;
 8005f3a:	e09b      	b.n	8006074 <HAL_UART_IRQHandler+0x548>
 8005f3c:	080062a9 	.word	0x080062a9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	f000 808e 	beq.w	8006078 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005f5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	f000 8089 	beq.w	8006078 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	330c      	adds	r3, #12
 8005f6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f70:	e853 3f00 	ldrex	r3, [r3]
 8005f74:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f7c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	330c      	adds	r3, #12
 8005f86:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005f8a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005f8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f92:	e841 2300 	strex	r3, r2, [r1]
 8005f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d1e3      	bne.n	8005f66 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	3314      	adds	r3, #20
 8005fa4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa8:	e853 3f00 	ldrex	r3, [r3]
 8005fac:	623b      	str	r3, [r7, #32]
   return(result);
 8005fae:	6a3b      	ldr	r3, [r7, #32]
 8005fb0:	f023 0301 	bic.w	r3, r3, #1
 8005fb4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	3314      	adds	r3, #20
 8005fbe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005fc2:	633a      	str	r2, [r7, #48]	@ 0x30
 8005fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fca:	e841 2300 	strex	r3, r2, [r1]
 8005fce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1e3      	bne.n	8005f9e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2220      	movs	r2, #32
 8005fda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	330c      	adds	r3, #12
 8005fea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	e853 3f00 	ldrex	r3, [r3]
 8005ff2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f023 0310 	bic.w	r3, r3, #16
 8005ffa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	330c      	adds	r3, #12
 8006004:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006008:	61fa      	str	r2, [r7, #28]
 800600a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800600c:	69b9      	ldr	r1, [r7, #24]
 800600e:	69fa      	ldr	r2, [r7, #28]
 8006010:	e841 2300 	strex	r3, r2, [r1]
 8006014:	617b      	str	r3, [r7, #20]
   return(result);
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d1e3      	bne.n	8005fe4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2202      	movs	r2, #2
 8006020:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006022:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006026:	4619      	mov	r1, r3
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f7fb fc3f 	bl	80018ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800602e:	e023      	b.n	8006078 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006030:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006034:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006038:	2b00      	cmp	r3, #0
 800603a:	d009      	beq.n	8006050 <HAL_UART_IRQHandler+0x524>
 800603c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006040:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006044:	2b00      	cmp	r3, #0
 8006046:	d003      	beq.n	8006050 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f000 f93e 	bl	80062ca <UART_Transmit_IT>
    return;
 800604e:	e014      	b.n	800607a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00e      	beq.n	800607a <HAL_UART_IRQHandler+0x54e>
 800605c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006060:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006064:	2b00      	cmp	r3, #0
 8006066:	d008      	beq.n	800607a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006068:	6878      	ldr	r0, [r7, #4]
 800606a:	f000 f97e 	bl	800636a <UART_EndTransmit_IT>
    return;
 800606e:	e004      	b.n	800607a <HAL_UART_IRQHandler+0x54e>
    return;
 8006070:	bf00      	nop
 8006072:	e002      	b.n	800607a <HAL_UART_IRQHandler+0x54e>
      return;
 8006074:	bf00      	nop
 8006076:	e000      	b.n	800607a <HAL_UART_IRQHandler+0x54e>
      return;
 8006078:	bf00      	nop
  }
}
 800607a:	37e8      	adds	r7, #232	@ 0xe8
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006088:	bf00      	nop
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	603b      	str	r3, [r7, #0]
 80060c8:	4613      	mov	r3, r2
 80060ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060cc:	e03b      	b.n	8006146 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060ce:	6a3b      	ldr	r3, [r7, #32]
 80060d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d4:	d037      	beq.n	8006146 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060d6:	f7fd fab7 	bl	8003648 <HAL_GetTick>
 80060da:	4602      	mov	r2, r0
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	6a3a      	ldr	r2, [r7, #32]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d302      	bcc.n	80060ec <UART_WaitOnFlagUntilTimeout+0x30>
 80060e6:	6a3b      	ldr	r3, [r7, #32]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d101      	bne.n	80060f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	e03a      	b.n	8006166 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	f003 0304 	and.w	r3, r3, #4
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d023      	beq.n	8006146 <UART_WaitOnFlagUntilTimeout+0x8a>
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	2b80      	cmp	r3, #128	@ 0x80
 8006102:	d020      	beq.n	8006146 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	2b40      	cmp	r3, #64	@ 0x40
 8006108:	d01d      	beq.n	8006146 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0308 	and.w	r3, r3, #8
 8006114:	2b08      	cmp	r3, #8
 8006116:	d116      	bne.n	8006146 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006118:	2300      	movs	r3, #0
 800611a:	617b      	str	r3, [r7, #20]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	617b      	str	r3, [r7, #20]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	617b      	str	r3, [r7, #20]
 800612c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800612e:	68f8      	ldr	r0, [r7, #12]
 8006130:	f000 f857 	bl	80061e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2208      	movs	r2, #8
 8006138:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e00f      	b.n	8006166 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	4013      	ands	r3, r2
 8006150:	68ba      	ldr	r2, [r7, #8]
 8006152:	429a      	cmp	r2, r3
 8006154:	bf0c      	ite	eq
 8006156:	2301      	moveq	r3, #1
 8006158:	2300      	movne	r3, #0
 800615a:	b2db      	uxtb	r3, r3
 800615c:	461a      	mov	r2, r3
 800615e:	79fb      	ldrb	r3, [r7, #7]
 8006160:	429a      	cmp	r2, r3
 8006162:	d0b4      	beq.n	80060ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3718      	adds	r7, #24
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800616e:	b480      	push	{r7}
 8006170:	b085      	sub	sp, #20
 8006172:	af00      	add	r7, sp, #0
 8006174:	60f8      	str	r0, [r7, #12]
 8006176:	60b9      	str	r1, [r7, #8]
 8006178:	4613      	mov	r3, r2
 800617a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	68ba      	ldr	r2, [r7, #8]
 8006180:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	88fa      	ldrh	r2, [r7, #6]
 8006186:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	88fa      	ldrh	r2, [r7, #6]
 800618c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2222      	movs	r2, #34	@ 0x22
 8006198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	691b      	ldr	r3, [r3, #16]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d007      	beq.n	80061b4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68da      	ldr	r2, [r3, #12]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061b2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	695a      	ldr	r2, [r3, #20]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f042 0201 	orr.w	r2, r2, #1
 80061c2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68da      	ldr	r2, [r3, #12]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f042 0220 	orr.w	r2, r2, #32
 80061d2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80061d4:	2300      	movs	r3, #0
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3714      	adds	r7, #20
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr

080061e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061e2:	b480      	push	{r7}
 80061e4:	b095      	sub	sp, #84	@ 0x54
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	330c      	adds	r3, #12
 80061f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061f4:	e853 3f00 	ldrex	r3, [r3]
 80061f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80061fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006200:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	330c      	adds	r3, #12
 8006208:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800620a:	643a      	str	r2, [r7, #64]	@ 0x40
 800620c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006210:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006212:	e841 2300 	strex	r3, r2, [r1]
 8006216:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1e5      	bne.n	80061ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	3314      	adds	r3, #20
 8006224:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006226:	6a3b      	ldr	r3, [r7, #32]
 8006228:	e853 3f00 	ldrex	r3, [r3]
 800622c:	61fb      	str	r3, [r7, #28]
   return(result);
 800622e:	69fb      	ldr	r3, [r7, #28]
 8006230:	f023 0301 	bic.w	r3, r3, #1
 8006234:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	3314      	adds	r3, #20
 800623c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800623e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006240:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006242:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006244:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006246:	e841 2300 	strex	r3, r2, [r1]
 800624a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800624c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1e5      	bne.n	800621e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006256:	2b01      	cmp	r3, #1
 8006258:	d119      	bne.n	800628e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	330c      	adds	r3, #12
 8006260:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	e853 3f00 	ldrex	r3, [r3]
 8006268:	60bb      	str	r3, [r7, #8]
   return(result);
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	f023 0310 	bic.w	r3, r3, #16
 8006270:	647b      	str	r3, [r7, #68]	@ 0x44
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	330c      	adds	r3, #12
 8006278:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800627a:	61ba      	str	r2, [r7, #24]
 800627c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800627e:	6979      	ldr	r1, [r7, #20]
 8006280:	69ba      	ldr	r2, [r7, #24]
 8006282:	e841 2300 	strex	r3, r2, [r1]
 8006286:	613b      	str	r3, [r7, #16]
   return(result);
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d1e5      	bne.n	800625a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2220      	movs	r2, #32
 8006292:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800629c:	bf00      	nop
 800629e:	3754      	adds	r7, #84	@ 0x54
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2200      	movs	r2, #0
 80062ba:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80062bc:	68f8      	ldr	r0, [r7, #12]
 80062be:	f7ff fef3 	bl	80060a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062c2:	bf00      	nop
 80062c4:	3710      	adds	r7, #16
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}

080062ca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80062ca:	b480      	push	{r7}
 80062cc:	b085      	sub	sp, #20
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	2b21      	cmp	r3, #33	@ 0x21
 80062dc:	d13e      	bne.n	800635c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062e6:	d114      	bne.n	8006312 <UART_Transmit_IT+0x48>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	691b      	ldr	r3, [r3, #16]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d110      	bne.n	8006312 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6a1b      	ldr	r3, [r3, #32]
 80062f4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	881b      	ldrh	r3, [r3, #0]
 80062fa:	461a      	mov	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006304:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a1b      	ldr	r3, [r3, #32]
 800630a:	1c9a      	adds	r2, r3, #2
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	621a      	str	r2, [r3, #32]
 8006310:	e008      	b.n	8006324 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a1b      	ldr	r3, [r3, #32]
 8006316:	1c59      	adds	r1, r3, #1
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	6211      	str	r1, [r2, #32]
 800631c:	781a      	ldrb	r2, [r3, #0]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006328:	b29b      	uxth	r3, r3
 800632a:	3b01      	subs	r3, #1
 800632c:	b29b      	uxth	r3, r3
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	4619      	mov	r1, r3
 8006332:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006334:	2b00      	cmp	r3, #0
 8006336:	d10f      	bne.n	8006358 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	68da      	ldr	r2, [r3, #12]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006346:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68da      	ldr	r2, [r3, #12]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006356:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006358:	2300      	movs	r3, #0
 800635a:	e000      	b.n	800635e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800635c:	2302      	movs	r3, #2
  }
}
 800635e:	4618      	mov	r0, r3
 8006360:	3714      	adds	r7, #20
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr

0800636a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800636a:	b580      	push	{r7, lr}
 800636c:	b082      	sub	sp, #8
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68da      	ldr	r2, [r3, #12]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006380:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2220      	movs	r2, #32
 8006386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7ff fe78 	bl	8006080 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006390:	2300      	movs	r3, #0
}
 8006392:	4618      	mov	r0, r3
 8006394:	3708      	adds	r7, #8
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800639a:	b580      	push	{r7, lr}
 800639c:	b08c      	sub	sp, #48	@ 0x30
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80063a2:	2300      	movs	r3, #0
 80063a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80063a6:	2300      	movs	r3, #0
 80063a8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	2b22      	cmp	r3, #34	@ 0x22
 80063b4:	f040 80aa 	bne.w	800650c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063c0:	d115      	bne.n	80063ee <UART_Receive_IT+0x54>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d111      	bne.n	80063ee <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ce:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063dc:	b29a      	uxth	r2, r3
 80063de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e6:	1c9a      	adds	r2, r3, #2
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80063ec:	e024      	b.n	8006438 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063fc:	d007      	beq.n	800640e <UART_Receive_IT+0x74>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d10a      	bne.n	800641c <UART_Receive_IT+0x82>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d106      	bne.n	800641c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	b2da      	uxtb	r2, r3
 8006416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006418:	701a      	strb	r2, [r3, #0]
 800641a:	e008      	b.n	800642e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	b2db      	uxtb	r3, r3
 8006424:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006428:	b2da      	uxtb	r2, r3
 800642a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800642c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006432:	1c5a      	adds	r2, r3, #1
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800643c:	b29b      	uxth	r3, r3
 800643e:	3b01      	subs	r3, #1
 8006440:	b29b      	uxth	r3, r3
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	4619      	mov	r1, r3
 8006446:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006448:	2b00      	cmp	r3, #0
 800644a:	d15d      	bne.n	8006508 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	68da      	ldr	r2, [r3, #12]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f022 0220 	bic.w	r2, r2, #32
 800645a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68da      	ldr	r2, [r3, #12]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800646a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	695a      	ldr	r2, [r3, #20]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f022 0201 	bic.w	r2, r2, #1
 800647a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2220      	movs	r2, #32
 8006480:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800648e:	2b01      	cmp	r3, #1
 8006490:	d135      	bne.n	80064fe <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	330c      	adds	r3, #12
 800649e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	e853 3f00 	ldrex	r3, [r3]
 80064a6:	613b      	str	r3, [r7, #16]
   return(result);
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	f023 0310 	bic.w	r3, r3, #16
 80064ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	330c      	adds	r3, #12
 80064b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064b8:	623a      	str	r2, [r7, #32]
 80064ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064bc:	69f9      	ldr	r1, [r7, #28]
 80064be:	6a3a      	ldr	r2, [r7, #32]
 80064c0:	e841 2300 	strex	r3, r2, [r1]
 80064c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d1e5      	bne.n	8006498 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0310 	and.w	r3, r3, #16
 80064d6:	2b10      	cmp	r3, #16
 80064d8:	d10a      	bne.n	80064f0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80064da:	2300      	movs	r3, #0
 80064dc:	60fb      	str	r3, [r7, #12]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	60fb      	str	r3, [r7, #12]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	60fb      	str	r3, [r7, #12]
 80064ee:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064f4:	4619      	mov	r1, r3
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f7fb f9d8 	bl	80018ac <HAL_UARTEx_RxEventCallback>
 80064fc:	e002      	b.n	8006504 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f7ff fdc8 	bl	8006094 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006504:	2300      	movs	r3, #0
 8006506:	e002      	b.n	800650e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006508:	2300      	movs	r3, #0
 800650a:	e000      	b.n	800650e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800650c:	2302      	movs	r3, #2
  }
}
 800650e:	4618      	mov	r0, r3
 8006510:	3730      	adds	r7, #48	@ 0x30
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
	...

08006518 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006518:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800651c:	b0c0      	sub	sp, #256	@ 0x100
 800651e:	af00      	add	r7, sp, #0
 8006520:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	691b      	ldr	r3, [r3, #16]
 800652c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006534:	68d9      	ldr	r1, [r3, #12]
 8006536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	ea40 0301 	orr.w	r3, r0, r1
 8006540:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006546:	689a      	ldr	r2, [r3, #8]
 8006548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	431a      	orrs	r2, r3
 8006550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006554:	695b      	ldr	r3, [r3, #20]
 8006556:	431a      	orrs	r2, r3
 8006558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800655c:	69db      	ldr	r3, [r3, #28]
 800655e:	4313      	orrs	r3, r2
 8006560:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006570:	f021 010c 	bic.w	r1, r1, #12
 8006574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800657e:	430b      	orrs	r3, r1
 8006580:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	695b      	ldr	r3, [r3, #20]
 800658a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800658e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006592:	6999      	ldr	r1, [r3, #24]
 8006594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	ea40 0301 	orr.w	r3, r0, r1
 800659e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80065a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	4b8f      	ldr	r3, [pc, #572]	@ (80067e4 <UART_SetConfig+0x2cc>)
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d005      	beq.n	80065b8 <UART_SetConfig+0xa0>
 80065ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	4b8d      	ldr	r3, [pc, #564]	@ (80067e8 <UART_SetConfig+0x2d0>)
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d104      	bne.n	80065c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80065b8:	f7fe f890 	bl	80046dc <HAL_RCC_GetPCLK2Freq>
 80065bc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80065c0:	e003      	b.n	80065ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80065c2:	f7fe f877 	bl	80046b4 <HAL_RCC_GetPCLK1Freq>
 80065c6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ce:	69db      	ldr	r3, [r3, #28]
 80065d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065d4:	f040 810c 	bne.w	80067f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80065d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065dc:	2200      	movs	r2, #0
 80065de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80065e2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80065e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80065ea:	4622      	mov	r2, r4
 80065ec:	462b      	mov	r3, r5
 80065ee:	1891      	adds	r1, r2, r2
 80065f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80065f2:	415b      	adcs	r3, r3
 80065f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80065f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80065fa:	4621      	mov	r1, r4
 80065fc:	eb12 0801 	adds.w	r8, r2, r1
 8006600:	4629      	mov	r1, r5
 8006602:	eb43 0901 	adc.w	r9, r3, r1
 8006606:	f04f 0200 	mov.w	r2, #0
 800660a:	f04f 0300 	mov.w	r3, #0
 800660e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006612:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006616:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800661a:	4690      	mov	r8, r2
 800661c:	4699      	mov	r9, r3
 800661e:	4623      	mov	r3, r4
 8006620:	eb18 0303 	adds.w	r3, r8, r3
 8006624:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006628:	462b      	mov	r3, r5
 800662a:	eb49 0303 	adc.w	r3, r9, r3
 800662e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	2200      	movs	r2, #0
 800663a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800663e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006642:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006646:	460b      	mov	r3, r1
 8006648:	18db      	adds	r3, r3, r3
 800664a:	653b      	str	r3, [r7, #80]	@ 0x50
 800664c:	4613      	mov	r3, r2
 800664e:	eb42 0303 	adc.w	r3, r2, r3
 8006652:	657b      	str	r3, [r7, #84]	@ 0x54
 8006654:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006658:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800665c:	f7f9 fdb4 	bl	80001c8 <__aeabi_uldivmod>
 8006660:	4602      	mov	r2, r0
 8006662:	460b      	mov	r3, r1
 8006664:	4b61      	ldr	r3, [pc, #388]	@ (80067ec <UART_SetConfig+0x2d4>)
 8006666:	fba3 2302 	umull	r2, r3, r3, r2
 800666a:	095b      	lsrs	r3, r3, #5
 800666c:	011c      	lsls	r4, r3, #4
 800666e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006672:	2200      	movs	r2, #0
 8006674:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006678:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800667c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006680:	4642      	mov	r2, r8
 8006682:	464b      	mov	r3, r9
 8006684:	1891      	adds	r1, r2, r2
 8006686:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006688:	415b      	adcs	r3, r3
 800668a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800668c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006690:	4641      	mov	r1, r8
 8006692:	eb12 0a01 	adds.w	sl, r2, r1
 8006696:	4649      	mov	r1, r9
 8006698:	eb43 0b01 	adc.w	fp, r3, r1
 800669c:	f04f 0200 	mov.w	r2, #0
 80066a0:	f04f 0300 	mov.w	r3, #0
 80066a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80066a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80066ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80066b0:	4692      	mov	sl, r2
 80066b2:	469b      	mov	fp, r3
 80066b4:	4643      	mov	r3, r8
 80066b6:	eb1a 0303 	adds.w	r3, sl, r3
 80066ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80066be:	464b      	mov	r3, r9
 80066c0:	eb4b 0303 	adc.w	r3, fp, r3
 80066c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80066c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066d4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80066d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80066dc:	460b      	mov	r3, r1
 80066de:	18db      	adds	r3, r3, r3
 80066e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80066e2:	4613      	mov	r3, r2
 80066e4:	eb42 0303 	adc.w	r3, r2, r3
 80066e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80066ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80066ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80066f2:	f7f9 fd69 	bl	80001c8 <__aeabi_uldivmod>
 80066f6:	4602      	mov	r2, r0
 80066f8:	460b      	mov	r3, r1
 80066fa:	4611      	mov	r1, r2
 80066fc:	4b3b      	ldr	r3, [pc, #236]	@ (80067ec <UART_SetConfig+0x2d4>)
 80066fe:	fba3 2301 	umull	r2, r3, r3, r1
 8006702:	095b      	lsrs	r3, r3, #5
 8006704:	2264      	movs	r2, #100	@ 0x64
 8006706:	fb02 f303 	mul.w	r3, r2, r3
 800670a:	1acb      	subs	r3, r1, r3
 800670c:	00db      	lsls	r3, r3, #3
 800670e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006712:	4b36      	ldr	r3, [pc, #216]	@ (80067ec <UART_SetConfig+0x2d4>)
 8006714:	fba3 2302 	umull	r2, r3, r3, r2
 8006718:	095b      	lsrs	r3, r3, #5
 800671a:	005b      	lsls	r3, r3, #1
 800671c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006720:	441c      	add	r4, r3
 8006722:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006726:	2200      	movs	r2, #0
 8006728:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800672c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006730:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006734:	4642      	mov	r2, r8
 8006736:	464b      	mov	r3, r9
 8006738:	1891      	adds	r1, r2, r2
 800673a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800673c:	415b      	adcs	r3, r3
 800673e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006740:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006744:	4641      	mov	r1, r8
 8006746:	1851      	adds	r1, r2, r1
 8006748:	6339      	str	r1, [r7, #48]	@ 0x30
 800674a:	4649      	mov	r1, r9
 800674c:	414b      	adcs	r3, r1
 800674e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006750:	f04f 0200 	mov.w	r2, #0
 8006754:	f04f 0300 	mov.w	r3, #0
 8006758:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800675c:	4659      	mov	r1, fp
 800675e:	00cb      	lsls	r3, r1, #3
 8006760:	4651      	mov	r1, sl
 8006762:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006766:	4651      	mov	r1, sl
 8006768:	00ca      	lsls	r2, r1, #3
 800676a:	4610      	mov	r0, r2
 800676c:	4619      	mov	r1, r3
 800676e:	4603      	mov	r3, r0
 8006770:	4642      	mov	r2, r8
 8006772:	189b      	adds	r3, r3, r2
 8006774:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006778:	464b      	mov	r3, r9
 800677a:	460a      	mov	r2, r1
 800677c:	eb42 0303 	adc.w	r3, r2, r3
 8006780:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	2200      	movs	r2, #0
 800678c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006790:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006794:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006798:	460b      	mov	r3, r1
 800679a:	18db      	adds	r3, r3, r3
 800679c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800679e:	4613      	mov	r3, r2
 80067a0:	eb42 0303 	adc.w	r3, r2, r3
 80067a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80067aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80067ae:	f7f9 fd0b 	bl	80001c8 <__aeabi_uldivmod>
 80067b2:	4602      	mov	r2, r0
 80067b4:	460b      	mov	r3, r1
 80067b6:	4b0d      	ldr	r3, [pc, #52]	@ (80067ec <UART_SetConfig+0x2d4>)
 80067b8:	fba3 1302 	umull	r1, r3, r3, r2
 80067bc:	095b      	lsrs	r3, r3, #5
 80067be:	2164      	movs	r1, #100	@ 0x64
 80067c0:	fb01 f303 	mul.w	r3, r1, r3
 80067c4:	1ad3      	subs	r3, r2, r3
 80067c6:	00db      	lsls	r3, r3, #3
 80067c8:	3332      	adds	r3, #50	@ 0x32
 80067ca:	4a08      	ldr	r2, [pc, #32]	@ (80067ec <UART_SetConfig+0x2d4>)
 80067cc:	fba2 2303 	umull	r2, r3, r2, r3
 80067d0:	095b      	lsrs	r3, r3, #5
 80067d2:	f003 0207 	and.w	r2, r3, #7
 80067d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4422      	add	r2, r4
 80067de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80067e0:	e106      	b.n	80069f0 <UART_SetConfig+0x4d8>
 80067e2:	bf00      	nop
 80067e4:	40011000 	.word	0x40011000
 80067e8:	40011400 	.word	0x40011400
 80067ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067f4:	2200      	movs	r2, #0
 80067f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80067fa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80067fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006802:	4642      	mov	r2, r8
 8006804:	464b      	mov	r3, r9
 8006806:	1891      	adds	r1, r2, r2
 8006808:	6239      	str	r1, [r7, #32]
 800680a:	415b      	adcs	r3, r3
 800680c:	627b      	str	r3, [r7, #36]	@ 0x24
 800680e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006812:	4641      	mov	r1, r8
 8006814:	1854      	adds	r4, r2, r1
 8006816:	4649      	mov	r1, r9
 8006818:	eb43 0501 	adc.w	r5, r3, r1
 800681c:	f04f 0200 	mov.w	r2, #0
 8006820:	f04f 0300 	mov.w	r3, #0
 8006824:	00eb      	lsls	r3, r5, #3
 8006826:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800682a:	00e2      	lsls	r2, r4, #3
 800682c:	4614      	mov	r4, r2
 800682e:	461d      	mov	r5, r3
 8006830:	4643      	mov	r3, r8
 8006832:	18e3      	adds	r3, r4, r3
 8006834:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006838:	464b      	mov	r3, r9
 800683a:	eb45 0303 	adc.w	r3, r5, r3
 800683e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800684e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006852:	f04f 0200 	mov.w	r2, #0
 8006856:	f04f 0300 	mov.w	r3, #0
 800685a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800685e:	4629      	mov	r1, r5
 8006860:	008b      	lsls	r3, r1, #2
 8006862:	4621      	mov	r1, r4
 8006864:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006868:	4621      	mov	r1, r4
 800686a:	008a      	lsls	r2, r1, #2
 800686c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006870:	f7f9 fcaa 	bl	80001c8 <__aeabi_uldivmod>
 8006874:	4602      	mov	r2, r0
 8006876:	460b      	mov	r3, r1
 8006878:	4b60      	ldr	r3, [pc, #384]	@ (80069fc <UART_SetConfig+0x4e4>)
 800687a:	fba3 2302 	umull	r2, r3, r3, r2
 800687e:	095b      	lsrs	r3, r3, #5
 8006880:	011c      	lsls	r4, r3, #4
 8006882:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006886:	2200      	movs	r2, #0
 8006888:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800688c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006890:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006894:	4642      	mov	r2, r8
 8006896:	464b      	mov	r3, r9
 8006898:	1891      	adds	r1, r2, r2
 800689a:	61b9      	str	r1, [r7, #24]
 800689c:	415b      	adcs	r3, r3
 800689e:	61fb      	str	r3, [r7, #28]
 80068a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068a4:	4641      	mov	r1, r8
 80068a6:	1851      	adds	r1, r2, r1
 80068a8:	6139      	str	r1, [r7, #16]
 80068aa:	4649      	mov	r1, r9
 80068ac:	414b      	adcs	r3, r1
 80068ae:	617b      	str	r3, [r7, #20]
 80068b0:	f04f 0200 	mov.w	r2, #0
 80068b4:	f04f 0300 	mov.w	r3, #0
 80068b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80068bc:	4659      	mov	r1, fp
 80068be:	00cb      	lsls	r3, r1, #3
 80068c0:	4651      	mov	r1, sl
 80068c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068c6:	4651      	mov	r1, sl
 80068c8:	00ca      	lsls	r2, r1, #3
 80068ca:	4610      	mov	r0, r2
 80068cc:	4619      	mov	r1, r3
 80068ce:	4603      	mov	r3, r0
 80068d0:	4642      	mov	r2, r8
 80068d2:	189b      	adds	r3, r3, r2
 80068d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80068d8:	464b      	mov	r3, r9
 80068da:	460a      	mov	r2, r1
 80068dc:	eb42 0303 	adc.w	r3, r2, r3
 80068e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80068e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80068ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80068f0:	f04f 0200 	mov.w	r2, #0
 80068f4:	f04f 0300 	mov.w	r3, #0
 80068f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80068fc:	4649      	mov	r1, r9
 80068fe:	008b      	lsls	r3, r1, #2
 8006900:	4641      	mov	r1, r8
 8006902:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006906:	4641      	mov	r1, r8
 8006908:	008a      	lsls	r2, r1, #2
 800690a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800690e:	f7f9 fc5b 	bl	80001c8 <__aeabi_uldivmod>
 8006912:	4602      	mov	r2, r0
 8006914:	460b      	mov	r3, r1
 8006916:	4611      	mov	r1, r2
 8006918:	4b38      	ldr	r3, [pc, #224]	@ (80069fc <UART_SetConfig+0x4e4>)
 800691a:	fba3 2301 	umull	r2, r3, r3, r1
 800691e:	095b      	lsrs	r3, r3, #5
 8006920:	2264      	movs	r2, #100	@ 0x64
 8006922:	fb02 f303 	mul.w	r3, r2, r3
 8006926:	1acb      	subs	r3, r1, r3
 8006928:	011b      	lsls	r3, r3, #4
 800692a:	3332      	adds	r3, #50	@ 0x32
 800692c:	4a33      	ldr	r2, [pc, #204]	@ (80069fc <UART_SetConfig+0x4e4>)
 800692e:	fba2 2303 	umull	r2, r3, r2, r3
 8006932:	095b      	lsrs	r3, r3, #5
 8006934:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006938:	441c      	add	r4, r3
 800693a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800693e:	2200      	movs	r2, #0
 8006940:	673b      	str	r3, [r7, #112]	@ 0x70
 8006942:	677a      	str	r2, [r7, #116]	@ 0x74
 8006944:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006948:	4642      	mov	r2, r8
 800694a:	464b      	mov	r3, r9
 800694c:	1891      	adds	r1, r2, r2
 800694e:	60b9      	str	r1, [r7, #8]
 8006950:	415b      	adcs	r3, r3
 8006952:	60fb      	str	r3, [r7, #12]
 8006954:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006958:	4641      	mov	r1, r8
 800695a:	1851      	adds	r1, r2, r1
 800695c:	6039      	str	r1, [r7, #0]
 800695e:	4649      	mov	r1, r9
 8006960:	414b      	adcs	r3, r1
 8006962:	607b      	str	r3, [r7, #4]
 8006964:	f04f 0200 	mov.w	r2, #0
 8006968:	f04f 0300 	mov.w	r3, #0
 800696c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006970:	4659      	mov	r1, fp
 8006972:	00cb      	lsls	r3, r1, #3
 8006974:	4651      	mov	r1, sl
 8006976:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800697a:	4651      	mov	r1, sl
 800697c:	00ca      	lsls	r2, r1, #3
 800697e:	4610      	mov	r0, r2
 8006980:	4619      	mov	r1, r3
 8006982:	4603      	mov	r3, r0
 8006984:	4642      	mov	r2, r8
 8006986:	189b      	adds	r3, r3, r2
 8006988:	66bb      	str	r3, [r7, #104]	@ 0x68
 800698a:	464b      	mov	r3, r9
 800698c:	460a      	mov	r2, r1
 800698e:	eb42 0303 	adc.w	r3, r2, r3
 8006992:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	663b      	str	r3, [r7, #96]	@ 0x60
 800699e:	667a      	str	r2, [r7, #100]	@ 0x64
 80069a0:	f04f 0200 	mov.w	r2, #0
 80069a4:	f04f 0300 	mov.w	r3, #0
 80069a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80069ac:	4649      	mov	r1, r9
 80069ae:	008b      	lsls	r3, r1, #2
 80069b0:	4641      	mov	r1, r8
 80069b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069b6:	4641      	mov	r1, r8
 80069b8:	008a      	lsls	r2, r1, #2
 80069ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80069be:	f7f9 fc03 	bl	80001c8 <__aeabi_uldivmod>
 80069c2:	4602      	mov	r2, r0
 80069c4:	460b      	mov	r3, r1
 80069c6:	4b0d      	ldr	r3, [pc, #52]	@ (80069fc <UART_SetConfig+0x4e4>)
 80069c8:	fba3 1302 	umull	r1, r3, r3, r2
 80069cc:	095b      	lsrs	r3, r3, #5
 80069ce:	2164      	movs	r1, #100	@ 0x64
 80069d0:	fb01 f303 	mul.w	r3, r1, r3
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	011b      	lsls	r3, r3, #4
 80069d8:	3332      	adds	r3, #50	@ 0x32
 80069da:	4a08      	ldr	r2, [pc, #32]	@ (80069fc <UART_SetConfig+0x4e4>)
 80069dc:	fba2 2303 	umull	r2, r3, r2, r3
 80069e0:	095b      	lsrs	r3, r3, #5
 80069e2:	f003 020f 	and.w	r2, r3, #15
 80069e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4422      	add	r2, r4
 80069ee:	609a      	str	r2, [r3, #8]
}
 80069f0:	bf00      	nop
 80069f2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80069f6:	46bd      	mov	sp, r7
 80069f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069fc:	51eb851f 	.word	0x51eb851f

08006a00 <memset>:
 8006a00:	4402      	add	r2, r0
 8006a02:	4603      	mov	r3, r0
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d100      	bne.n	8006a0a <memset+0xa>
 8006a08:	4770      	bx	lr
 8006a0a:	f803 1b01 	strb.w	r1, [r3], #1
 8006a0e:	e7f9      	b.n	8006a04 <memset+0x4>

08006a10 <__libc_init_array>:
 8006a10:	b570      	push	{r4, r5, r6, lr}
 8006a12:	4d0d      	ldr	r5, [pc, #52]	@ (8006a48 <__libc_init_array+0x38>)
 8006a14:	4c0d      	ldr	r4, [pc, #52]	@ (8006a4c <__libc_init_array+0x3c>)
 8006a16:	1b64      	subs	r4, r4, r5
 8006a18:	10a4      	asrs	r4, r4, #2
 8006a1a:	2600      	movs	r6, #0
 8006a1c:	42a6      	cmp	r6, r4
 8006a1e:	d109      	bne.n	8006a34 <__libc_init_array+0x24>
 8006a20:	4d0b      	ldr	r5, [pc, #44]	@ (8006a50 <__libc_init_array+0x40>)
 8006a22:	4c0c      	ldr	r4, [pc, #48]	@ (8006a54 <__libc_init_array+0x44>)
 8006a24:	f000 f818 	bl	8006a58 <_init>
 8006a28:	1b64      	subs	r4, r4, r5
 8006a2a:	10a4      	asrs	r4, r4, #2
 8006a2c:	2600      	movs	r6, #0
 8006a2e:	42a6      	cmp	r6, r4
 8006a30:	d105      	bne.n	8006a3e <__libc_init_array+0x2e>
 8006a32:	bd70      	pop	{r4, r5, r6, pc}
 8006a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a38:	4798      	blx	r3
 8006a3a:	3601      	adds	r6, #1
 8006a3c:	e7ee      	b.n	8006a1c <__libc_init_array+0xc>
 8006a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a42:	4798      	blx	r3
 8006a44:	3601      	adds	r6, #1
 8006a46:	e7f2      	b.n	8006a2e <__libc_init_array+0x1e>
 8006a48:	08006a90 	.word	0x08006a90
 8006a4c:	08006a90 	.word	0x08006a90
 8006a50:	08006a90 	.word	0x08006a90
 8006a54:	08006a94 	.word	0x08006a94

08006a58 <_init>:
 8006a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a5a:	bf00      	nop
 8006a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a5e:	bc08      	pop	{r3}
 8006a60:	469e      	mov	lr, r3
 8006a62:	4770      	bx	lr

08006a64 <_fini>:
 8006a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a66:	bf00      	nop
 8006a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a6a:	bc08      	pop	{r3}
 8006a6c:	469e      	mov	lr, r3
 8006a6e:	4770      	bx	lr
