# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do pattern_recognizer_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/seven_segment_display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:16 on Feb 10,2021
# vcom -reportprogress 300 -93 -work work D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/seven_segment_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package seven_segment_display
# -- Compiling package body seven_segment_display
# -- Loading package seven_segment_display
# End time: 23:53:16 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/pattern_recognizer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:16 on Feb 10,2021
# vcom -reportprogress 300 -93 -work work D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/pattern_recognizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package seven_segment_display
# -- Compiling entity pattern_recognizer
# -- Compiling architecture behaviour of pattern_recognizer
# End time: 23:53:16 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:16 on Feb 10,2021
# vcom -reportprogress 300 -93 -work work D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture behaviour of testbench
# End time: 23:53:16 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testset.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:16 on Feb 10,2021
# vcom -reportprogress 300 -93 -work work D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testset
# -- Compiling architecture set1 of testset
# ** Warning: D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testset.vhd(11): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testset.vhd(17): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testset.vhd(19): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testset.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testset.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testset.vhd(33): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testset.vhd(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testset.vhd(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/NAS/School/Master/Embedded Systems/Design of Digital Systems/Lab/pattern_recognizer/testset.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 23:53:16 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:53:16 on Feb 10,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behaviour)
# Loading work.seven_segment_display(body)
# Loading work.pattern_recognizer(behaviour)
# Loading ieee.numeric_std(body)
# Loading work.testset(set1)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: Send the pattern 110 times
#    Time: 200 ns  Iteration: 0  Instance: /testbench/testset_component
# ** Note: Reset the pattern recognizer
#    Time: 22200 ns  Iteration: 0  Instance: /testbench/testset_component
# ** Note: Send the pattern 50 times 
#    Time: 22400 ns  Iteration: 0  Instance: /testbench/testset_component
# ** Note: Testset done
#    Time: 32400 ns  Iteration: 0  Instance: /testbench/testset_component
# End time: 23:54:44 on Feb 10,2021, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
