// Seed: 2600258272
module module_0 (
    input supply1 id_0
    , id_2
);
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri  id_2
);
  module_0(
      id_2
  );
  logic [7:0] id_4 = id_4;
  id_5(
      .id_0(id_2),
      .id_1(1),
      .id_2(1'b0),
      .id_3(id_4[1'b0 : 1]),
      .id_4(1),
      .id_5(id_1),
      .id_6(1),
      .id_7(id_2)
  );
endmodule
