read_verilog ../top_mem.v
proc
memory_collect
sim -reset we_b top
