Analysis & Elaboration report for ov7670_ddr_vga
Fri Aug 28 17:37:57 2015
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
  6. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated
  7. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
  8. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated
  9. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
 10. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated
 11. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
 12. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated
 13. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst
 14. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|altsyncram_jrd1:FIFOram
 15. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo
 16. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram
 17. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst
 18. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo|altsyncram_1sd1:FIFOram
 19. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst
 20. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram
 21. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst
 22. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated
 23. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst
 24. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst
 25. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio
 26. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
 27. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated
 28. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
 29. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated
 30. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
 31. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated
 32. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
 33. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated
 34. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
 35. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated
 36. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
 37. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated
 38. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
 39. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated
 40. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
 41. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated
 42. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
 43. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated
 44. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
 45. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated
 46. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
 47. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated
 48. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
 49. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated
 50. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
 51. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated
 52. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
 53. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated
 54. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
 55. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated
 56. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
 57. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated
 58. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated
 59. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp
 60. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct
 61. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin
 62. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 63. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct
 64. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin
 65. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 66. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct
 67. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin
 68. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 69. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct
 70. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin
 71. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 72. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct
 73. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin
 74. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 75. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct
 76. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin
 77. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 78. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct
 79. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin
 80. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 81. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct
 82. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin
 83. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 84. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct
 85. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin
 86. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 87. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct
 88. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin
 89. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 90. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct
 91. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin
 92. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 93. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct
 94. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin
 95. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 96. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct
 97. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin
 98. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
 99. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct
100. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin
101. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
102. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct
103. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin
104. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
105. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct
106. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin
107. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
108. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct
109. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin
110. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
111. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct
112. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin
113. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
114. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
115. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin
116. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
117. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
118. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin
119. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
120. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct
121. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin
122. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
123. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct
124. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin
125. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
126. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper
127. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst
128. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin
129. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated
130. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk
131. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated
132. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2
133. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4
134. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5
135. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
136. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated
137. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
138. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_ref:auto_generated
139. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc
140. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component
141. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated
142. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_graycounter_577:rdptr_g1p
143. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_graycounter_1lc:wrptr_g1p
144. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram
145. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:rs_brp
146. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:rs_bwp
147. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_qld:rs_dgwp
148. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_se9:dffpipe13
149. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:ws_brp
150. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:ws_bwp
151. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_tld:ws_dgrp
152. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16
153. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component
154. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated
155. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_graycounter_577:rdptr_g1p
156. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_graycounter_1lc:wrptr_g1p
157. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram
158. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:rs_brp
159. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:rs_bwp
160. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_qld:rs_dgwp
161. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_se9:dffpipe13
162. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:ws_brp
163. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:ws_bwp
164. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_tld:ws_dgrp
165. Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16
166. Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component
167. Parameter Settings for User Entity Instance: vga_disp:vga_disp_inst
168. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst
169. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0
170. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst
171. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst
172. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst
173. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst
174. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst
175. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst
176. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst
177. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst
178. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst
179. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst
180. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst
181. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst
182. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst
183. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst
184. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst
185. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst
186. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst
187. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst
188. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst
189. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst
190. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst
191. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst
192. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst
193. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list
194. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
195. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
196. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
197. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
198. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst
199. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component
200. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst
201. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component
202. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst
203. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
204. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst
205. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo
206. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component
207. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst
208. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
209. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst
210. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst
211. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst
212. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component
213. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst
214. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component
215. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst
216. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst
217. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
218. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
219. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst
220. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
221. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
222. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst
223. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
224. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
225. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst
226. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
227. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
228. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst
229. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
230. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
231. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst
232. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst
233. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component
234. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst
235. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
236. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
237. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst
238. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst
239. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component
240. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst
241. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst
242. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst
243. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst
244. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio
245. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
246. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
247. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
248. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
249. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
250. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
251. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
252. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
253. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
254. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
255. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
256. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
257. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
258. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
259. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
260. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
261. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp
262. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component
263. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp
264. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc
265. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct
266. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin
267. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct
268. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin
269. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct
270. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin
271. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct
272. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin
273. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct
274. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin
275. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct
276. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin
277. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct
278. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin
279. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct
280. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin
281. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct
282. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin
283. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct
284. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin
285. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct
286. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin
287. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct
288. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin
289. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct
290. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin
291. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct
292. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin
293. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct
294. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin
295. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct
296. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin
297. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct
298. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin
299. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct
300. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin
301. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
302. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin
303. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
304. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin
305. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct
306. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin
307. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct
308. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin
309. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst
310. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin
311. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb
312. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb
313. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl
314. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe
315. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component
316. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk
317. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component
318. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
319. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
320. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe
321. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:mem_pipe
322. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
323. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
324. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
325. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
326. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:write_clk_pipe
327. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
328. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc
329. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component
330. Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component
331. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
332. altpll Parameter Settings by Entity Instance
333. altsyncram Parameter Settings by Entity Instance
334. scfifo Parameter Settings by Entity Instance
335. dcfifo Parameter Settings by Entity Instance
336. Analysis & Elaboration Settings
337. Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo"
338. Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo"
339. Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst"
340. Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0"
341. Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"
342. Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst"
343. Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst"
344. Port Connectivity Checks: "reg_config:reg_config_inst|i2c_com:u1"
345. Port Connectivity Checks: "reg_config:reg_config_inst"
346. SignalTap II Logic Analyzer Settings
347. Analysis & Elaboration Messages
348. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+------------------------------------+-------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Aug 28 17:37:57 2015     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; ov7670_ddr_vga                            ;
; Top-level Entity Name              ; ov5640_ddr_vga                            ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; N/A until Partition Merge                 ;
;     Total combinational functions  ; N/A until Partition Merge                 ;
;     Dedicated logic registers      ; N/A until Partition Merge                 ;
; Total registers                    ; N/A until Partition Merge                 ;
; Total pins                         ; N/A until Partition Merge                 ;
; Total virtual pins                 ; N/A until Partition Merge                 ;
; Total memory bits                  ; N/A until Partition Merge                 ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                 ;
; Total PLLs                         ; N/A until Partition Merge                 ;
+------------------------------------+-------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Vendor ; IP Core Name                     ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                        ; IP Include File                                                                ;
+--------+----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Altera ; FIFO                             ; 12.1    ; N/A          ; N/A          ; |ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo                                                                                                                                                                          ; E:/Project/AX530/verilog/ov5640_ddr_vga/ip_core/fifo/rdfifo.v                  ;
; Altera ; FIFO                             ; 12.1    ; N/A          ; N/A          ; |ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo                                                                                                                                                                          ; E:/Project/AX530/verilog/ov5640_ddr_vga/ip_core/fifo/wrfifo.v                  ;
; Altera ; DDR2 High Performance Controller ; 12.1    ; N/A          ; N/A          ; |ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0                                                                                                                                                                                    ; E:/Project/AX530/verilog/ov5640_ddr_vga/ip_core/ddr/ddr2.v                     ;
; Altera ; altmemphy                        ; 12.1    ; N/A          ; N/A          ; |ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst                                                                                                                ; E:/Project/AX530/verilog/ov5640_ddr_vga/ip_core/ddr/ddr2_phy.v                 ;
; Altera ; ALTPLL                           ; 12.1    ; N/A          ; N/A          ; |ov5640_ddr_vga|ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll ; E:/Project/AX530/verilog/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v ;
; Altera ; ALTPLL                           ; 12.1    ; N/A          ; N/A          ; |ov5640_ddr_vga|system_ctrl:u_system_ctrl|pll:pll_inst                                                                                                                                                                                                                 ; E:/Project/AX530/verilog/ov5640_ddr_vga/ip_core/pll/pll.v                      ;
+--------+----------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|altsyncram_jrd1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                                                                                                                                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo|altsyncram_1sd1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio ;
+-----------------------------+----------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value    ; From            ; To                                                                                                                                                                                 ;
+-----------------------------+----------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DQS_FREQUENCY               ; 166.7MHz ; -               ; dqs[0].dqs_obuf                                                                                                                                                                    ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[0].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[1].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[2].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[3].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[4].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[5].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[6].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[7].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dm[0].dm_obuf                                                                                                                                                                      ;
; DQS_FREQUENCY               ; 166.7MHz ; -               ; dqs[1].dqs_obuf                                                                                                                                                                    ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[0].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[1].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[2].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[3].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[4].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[5].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[6].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[7].dq_ibuf                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dm[1].dm_obuf                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[2]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[1]~reg0                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[15]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[0]~reg0                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[0]                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[1]                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[2]                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[3]                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[4]                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[5]                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[6]                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[7]                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[8]                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[9]                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[10]                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[11]                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[12]                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[13]                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[14]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[3]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[4]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[5]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[6]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[7]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[8]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[9]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[10]~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[11]~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[12]~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[13]~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[14]~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[15]~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[0]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[1]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[2]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[3]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[4]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[5]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[6]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[7]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[8]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[9]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[10]~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[11]~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[12]~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[13]~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[14]~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[15]~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[1]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[2]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[3]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[4]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[5]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[6]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[7]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[8]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[9]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[10]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[11]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[12]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[13]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[14]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[15]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[1]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[2]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[3]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[4]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[5]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[6]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[7]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[8]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[9]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[10]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[11]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[12]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[13]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[14]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[15]                                                                                                                                                                    ;
+-----------------------------+----------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[1]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[1]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[0]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[0]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[3]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[3]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[0]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[1]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[2]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[3]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[4]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[5]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[6]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[7]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[8]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[9]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[10]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[11]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[12]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[13]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[14]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[15]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_l_2x[0]~reg0                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_l_2x[1]~reg0                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_h_2x[1]~reg0                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[2]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[2]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[0]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[1]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[2]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[3]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[4]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[5]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[6]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[7]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[8]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[9]~reg0                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[10]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[11]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[12]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[13]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[14]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[15]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_h_2x[0]~reg0                                                                                                                                                                                                   ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                             ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                             ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                             ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                             ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                             ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                             ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                               ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                          ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                  ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                               ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x                                                                                                                                                                                                                                                              ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                          ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; off   ; -    ; sc_clk_dp[1]                                                                                                                                                                                                                ;
; GLOBAL_SIGNAL ; off   ; -    ; sc_clk_dp[0]                                                                                                                                                                                                                ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 18010 ; -    ; -                                                                                                                                                                                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin ;
+--------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment               ; Value   ; From ; To                                                                                                                                                                                                                                                                                ;
+--------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; ac_state                                                                                                                                                                                                                                                                          ;
+--------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk ;
+-------------------+----------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value          ; From ; To                                                                                                                                                                                                   ;
+-------------------+----------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL     ; global_clock   ; -    ; ac_clk_2x                                                                                                                                                                                            ;
; GLOBAL_SIGNAL     ; regional_clock ; -    ; measure_clk_2x                                                                                                                                                                                       ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; mem_clk_2x                                                                                                                                                                                           ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; phy_clk_1x                                                                                                                                                                                           ;
; GLOBAL_SIGNAL     ; regional_clock ; -    ; resync_clk_2x                                                                                                                                                                                        ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; cs_n_clk_2x                                                                                                                                                                                          ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; write_clk_2x                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on             ; -    ; clk_div_reset_ams_n                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on             ; -    ; clk_div_reset_ams_n_r                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reconfig_reset_ams_n                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reconfig_reset_ams_n_r                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on             ; -    ; scan_clk                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_inc_dec_ccd                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_select_ccd[2]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_select_ccd[1]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_select_ccd[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ccd_pipe[2]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ccd_pipe[1]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ccd_pipe[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ams                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_r                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_2r                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_3r                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request_pulse                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request_pulse_r                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request_pulse_2r                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on             ; -    ; reset_master_ams                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on             ; -    ; global_pre_clear                                                                                                                                                                                     ;
+-------------------+----------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated ;
+------------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                                                                                                                           ;
+------------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a                                                                                                                                                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a                                                                                                                                                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a                                                                                                                                                                                                                                                             ;
+------------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2 ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4 ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5 ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                          ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                          ;
; DDIO_INPUT_REGISTER         ; HIGH    ; -    ; input_cell_h                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER         ; LOW     ; -    ; input_cell_l                                                                                                                                                                                                                                                               ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                          ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_ref:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                      ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAST_INPUT_REGISTER ; OFF   ; -    ; mimic_data_in_metastable[1]                                                                                                                                                                             ;
; FAST_INPUT_REGISTER ; OFF   ; -    ; mimic_data_in_metastable[0]                                                                                                                                                                             ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                               ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                          ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                               ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                          ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_se9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                                ;
+-------------------------------+-----------------------+-----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                             ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                             ;
; LOCK_HIGH                     ; 1                     ; Untyped                                             ;
; LOCK_LOW                      ; 1                     ; Untyped                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                             ;
; SKIP_VCO                      ; OFF                   ; Untyped                                             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                             ;
; BANDWIDTH                     ; 0                     ; Untyped                                             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                             ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                             ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                             ;
; CLK1_MULTIPLY_BY              ; 159                   ; Signed Integer                                      ;
; CLK0_MULTIPLY_BY              ; 12                    ; Signed Integer                                      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                             ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                             ;
; CLK1_DIVIDE_BY                ; 100                   ; Signed Integer                                      ;
; CLK0_DIVIDE_BY                ; 25                    ; Signed Integer                                      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                             ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                                      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                             ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                             ;
; VCO_MIN                       ; 0                     ; Untyped                                             ;
; VCO_MAX                       ; 0                     ; Untyped                                             ;
; VCO_CENTER                    ; 0                     ; Untyped                                             ;
; PFD_MIN                       ; 0                     ; Untyped                                             ;
; PFD_MAX                       ; 0                     ; Untyped                                             ;
; M_INITIAL                     ; 0                     ; Untyped                                             ;
; M                             ; 0                     ; Untyped                                             ;
; N                             ; 1                     ; Untyped                                             ;
; M2                            ; 1                     ; Untyped                                             ;
; N2                            ; 1                     ; Untyped                                             ;
; SS                            ; 1                     ; Untyped                                             ;
; C0_HIGH                       ; 0                     ; Untyped                                             ;
; C1_HIGH                       ; 0                     ; Untyped                                             ;
; C2_HIGH                       ; 0                     ; Untyped                                             ;
; C3_HIGH                       ; 0                     ; Untyped                                             ;
; C4_HIGH                       ; 0                     ; Untyped                                             ;
; C5_HIGH                       ; 0                     ; Untyped                                             ;
; C6_HIGH                       ; 0                     ; Untyped                                             ;
; C7_HIGH                       ; 0                     ; Untyped                                             ;
; C8_HIGH                       ; 0                     ; Untyped                                             ;
; C9_HIGH                       ; 0                     ; Untyped                                             ;
; C0_LOW                        ; 0                     ; Untyped                                             ;
; C1_LOW                        ; 0                     ; Untyped                                             ;
; C2_LOW                        ; 0                     ; Untyped                                             ;
; C3_LOW                        ; 0                     ; Untyped                                             ;
; C4_LOW                        ; 0                     ; Untyped                                             ;
; C5_LOW                        ; 0                     ; Untyped                                             ;
; C6_LOW                        ; 0                     ; Untyped                                             ;
; C7_LOW                        ; 0                     ; Untyped                                             ;
; C8_LOW                        ; 0                     ; Untyped                                             ;
; C9_LOW                        ; 0                     ; Untyped                                             ;
; C0_INITIAL                    ; 0                     ; Untyped                                             ;
; C1_INITIAL                    ; 0                     ; Untyped                                             ;
; C2_INITIAL                    ; 0                     ; Untyped                                             ;
; C3_INITIAL                    ; 0                     ; Untyped                                             ;
; C4_INITIAL                    ; 0                     ; Untyped                                             ;
; C5_INITIAL                    ; 0                     ; Untyped                                             ;
; C6_INITIAL                    ; 0                     ; Untyped                                             ;
; C7_INITIAL                    ; 0                     ; Untyped                                             ;
; C8_INITIAL                    ; 0                     ; Untyped                                             ;
; C9_INITIAL                    ; 0                     ; Untyped                                             ;
; C0_MODE                       ; BYPASS                ; Untyped                                             ;
; C1_MODE                       ; BYPASS                ; Untyped                                             ;
; C2_MODE                       ; BYPASS                ; Untyped                                             ;
; C3_MODE                       ; BYPASS                ; Untyped                                             ;
; C4_MODE                       ; BYPASS                ; Untyped                                             ;
; C5_MODE                       ; BYPASS                ; Untyped                                             ;
; C6_MODE                       ; BYPASS                ; Untyped                                             ;
; C7_MODE                       ; BYPASS                ; Untyped                                             ;
; C8_MODE                       ; BYPASS                ; Untyped                                             ;
; C9_MODE                       ; BYPASS                ; Untyped                                             ;
; C0_PH                         ; 0                     ; Untyped                                             ;
; C1_PH                         ; 0                     ; Untyped                                             ;
; C2_PH                         ; 0                     ; Untyped                                             ;
; C3_PH                         ; 0                     ; Untyped                                             ;
; C4_PH                         ; 0                     ; Untyped                                             ;
; C5_PH                         ; 0                     ; Untyped                                             ;
; C6_PH                         ; 0                     ; Untyped                                             ;
; C7_PH                         ; 0                     ; Untyped                                             ;
; C8_PH                         ; 0                     ; Untyped                                             ;
; C9_PH                         ; 0                     ; Untyped                                             ;
; L0_HIGH                       ; 1                     ; Untyped                                             ;
; L1_HIGH                       ; 1                     ; Untyped                                             ;
; G0_HIGH                       ; 1                     ; Untyped                                             ;
; G1_HIGH                       ; 1                     ; Untyped                                             ;
; G2_HIGH                       ; 1                     ; Untyped                                             ;
; G3_HIGH                       ; 1                     ; Untyped                                             ;
; E0_HIGH                       ; 1                     ; Untyped                                             ;
; E1_HIGH                       ; 1                     ; Untyped                                             ;
; E2_HIGH                       ; 1                     ; Untyped                                             ;
; E3_HIGH                       ; 1                     ; Untyped                                             ;
; L0_LOW                        ; 1                     ; Untyped                                             ;
; L1_LOW                        ; 1                     ; Untyped                                             ;
; G0_LOW                        ; 1                     ; Untyped                                             ;
; G1_LOW                        ; 1                     ; Untyped                                             ;
; G2_LOW                        ; 1                     ; Untyped                                             ;
; G3_LOW                        ; 1                     ; Untyped                                             ;
; E0_LOW                        ; 1                     ; Untyped                                             ;
; E1_LOW                        ; 1                     ; Untyped                                             ;
; E2_LOW                        ; 1                     ; Untyped                                             ;
; E3_LOW                        ; 1                     ; Untyped                                             ;
; L0_INITIAL                    ; 1                     ; Untyped                                             ;
; L1_INITIAL                    ; 1                     ; Untyped                                             ;
; G0_INITIAL                    ; 1                     ; Untyped                                             ;
; G1_INITIAL                    ; 1                     ; Untyped                                             ;
; G2_INITIAL                    ; 1                     ; Untyped                                             ;
; G3_INITIAL                    ; 1                     ; Untyped                                             ;
; E0_INITIAL                    ; 1                     ; Untyped                                             ;
; E1_INITIAL                    ; 1                     ; Untyped                                             ;
; E2_INITIAL                    ; 1                     ; Untyped                                             ;
; E3_INITIAL                    ; 1                     ; Untyped                                             ;
; L0_MODE                       ; BYPASS                ; Untyped                                             ;
; L1_MODE                       ; BYPASS                ; Untyped                                             ;
; G0_MODE                       ; BYPASS                ; Untyped                                             ;
; G1_MODE                       ; BYPASS                ; Untyped                                             ;
; G2_MODE                       ; BYPASS                ; Untyped                                             ;
; G3_MODE                       ; BYPASS                ; Untyped                                             ;
; E0_MODE                       ; BYPASS                ; Untyped                                             ;
; E1_MODE                       ; BYPASS                ; Untyped                                             ;
; E2_MODE                       ; BYPASS                ; Untyped                                             ;
; E3_MODE                       ; BYPASS                ; Untyped                                             ;
; L0_PH                         ; 0                     ; Untyped                                             ;
; L1_PH                         ; 0                     ; Untyped                                             ;
; G0_PH                         ; 0                     ; Untyped                                             ;
; G1_PH                         ; 0                     ; Untyped                                             ;
; G2_PH                         ; 0                     ; Untyped                                             ;
; G3_PH                         ; 0                     ; Untyped                                             ;
; E0_PH                         ; 0                     ; Untyped                                             ;
; E1_PH                         ; 0                     ; Untyped                                             ;
; E2_PH                         ; 0                     ; Untyped                                             ;
; E3_PH                         ; 0                     ; Untyped                                             ;
; M_PH                          ; 0                     ; Untyped                                             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                             ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                             ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                             ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                             ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                             ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                             ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                             ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                             ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                             ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                             ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                             ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                             ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                             ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                             ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                             ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                             ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                             ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                             ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                             ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                      ;
+-------------------------------+-----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_disp:vga_disp_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; LinePeriod     ; 1664  ; Signed Integer                             ;
; H_SyncPulse    ; 128   ; Signed Integer                             ;
; H_BackPorch    ; 192   ; Signed Integer                             ;
; H_ActivePix    ; 1280  ; Signed Integer                             ;
; H_FrontPorch   ; 64    ; Signed Integer                             ;
; Hde_start      ; 320   ; Signed Integer                             ;
; Hde_end        ; 1600  ; Signed Integer                             ;
; FramePeriod    ; 790   ; Signed Integer                             ;
; V_SyncPulse    ; 7     ; Signed Integer                             ;
; V_BackPorch    ; 12    ; Signed Integer                             ;
; V_ActivePix    ; 768   ; Signed Integer                             ;
; V_FrontPorch   ; 3     ; Signed Integer                             ;
; Vde_start      ; 43    ; Signed Integer                             ;
; Vde_end        ; 763   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                              ;
; ADDR_WIDTH     ; 25    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_DATA_BITS   ; 32    ; Signed Integer                                                                                       ;
; ADDR_BITS       ; 25    ; Signed Integer                                                                                       ;
; LOCAL_SIZE_BITS ; 3     ; Signed Integer                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH     ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
; AVL_ADDR_WIDTH     ; 25    ; Signed Integer                                                                                                                                                                                                                                            ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                                            ;
; LOCAL_ID_WIDTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                            ;
; CFG_DWIDTH_RATIO   ; 4     ; Signed Integer                                                                                                                                                                                                                                            ;
; CFG_MM_ST_CONV_REG ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst ;
+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value                            ; Type                                                                                                                                                                                                          ;
+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LOCAL_SIZE_WIDTH                 ; 3                                ; Signed Integer                                                                                                                                                                                                ;
; LOCAL_ADDR_WIDTH                 ; 25                               ; Signed Integer                                                                                                                                                                                                ;
; LOCAL_DATA_WIDTH                 ; 32                               ; Signed Integer                                                                                                                                                                                                ;
; LOCAL_BE_WIDTH                   ; 4                                ; Signed Integer                                                                                                                                                                                                ;
; LOCAL_ID_WIDTH                   ; 8                                ; Signed Integer                                                                                                                                                                                                ;
; LOCAL_CS_WIDTH                   ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_ADDR_WIDTH                ; 13                               ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_CLK_PAIR_COUNT            ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; LOCAL_IF_TYPE                    ; AVALON                           ; String                                                                                                                                                                                                        ;
; DWIDTH_RATIO                     ; 2                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_ODT_ENABLED                  ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_OUTPUT_REGD                  ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_TBP_NUM                      ; 4                                ; Signed Integer                                                                                                                                                                                                ;
; WRBUFFER_ADDR_WIDTH              ; 6                                ; Signed Integer                                                                                                                                                                                                ;
; RDBUFFER_ADDR_WIDTH              ; 8                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_CS_WIDTH                  ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_CHIP                      ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_BANKADDR_WIDTH            ; 3                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_ROW_WIDTH                 ; 13                               ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_COL_WIDTH                 ; 10                               ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_ODT_WIDTH                 ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_DQS_WIDTH                 ; 2                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_DWIDTH                    ; 16                               ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_DM_WIDTH                  ; 2                                ; Signed Integer                                                                                                                                                                                                ;
; MAX_MEM_IF_CS_WIDTH              ; 30                               ; Signed Integer                                                                                                                                                                                                ;
; MAX_MEM_IF_CHIP                  ; 4                                ; Signed Integer                                                                                                                                                                                                ;
; MAX_MEM_IF_BANKADDR_WIDTH        ; 3                                ; Signed Integer                                                                                                                                                                                                ;
; MAX_MEM_IF_ROWADDR_WIDTH         ; 16                               ; Signed Integer                                                                                                                                                                                                ;
; MAX_MEM_IF_COLADDR_WIDTH         ; 12                               ; Signed Integer                                                                                                                                                                                                ;
; MAX_MEM_IF_ODT_WIDTH             ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; MAX_MEM_IF_DQS_WIDTH             ; 5                                ; Signed Integer                                                                                                                                                                                                ;
; MAX_MEM_IF_DQ_WIDTH              ; 40                               ; Signed Integer                                                                                                                                                                                                ;
; MAX_MEM_IF_MASK_WIDTH            ; 5                                ; Signed Integer                                                                                                                                                                                                ;
; MAX_LOCAL_DATA_WIDTH             ; 80                               ; Signed Integer                                                                                                                                                                                                ;
; CFG_TYPE                         ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                                                                               ;
; CFG_INTERFACE_WIDTH              ; 16                               ; Signed Integer                                                                                                                                                                                                ;
; CFG_BURST_LENGTH                 ; 00000000000000000000000000000100 ; Unsigned Binary                                                                                                                                                                                               ;
; CFG_DEVICE_WIDTH                 ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_REORDER_DATA                 ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_DATA_REORDERING_TYPE         ; INTER_BANK                       ; String                                                                                                                                                                                                        ;
; CFG_STARVE_LIMIT                 ; 10                               ; Signed Integer                                                                                                                                                                                                ;
; CFG_ADDR_ORDER                   ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                                               ;
; MEM_CAS_WR_LAT                   ; 5                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_ADD_LAT                      ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_TCL                          ; 3                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_TRRD                         ; 2                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_TFAW                         ; 9                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_TRFC                         ; 18                               ; Signed Integer                                                                                                                                                                                                ;
; MEM_TREFI                        ; 1301                             ; Signed Integer                                                                                                                                                                                                ;
; MEM_TRCD                         ; 3                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_TRP                          ; 3                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_TWR                          ; 3                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_TWTR                         ; 2                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_TRTP                         ; 2                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_TRAS                         ; 7                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_TRC                          ; 10                               ; Signed Integer                                                                                                                                                                                                ;
; CFG_TCCD                         ; 2                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_AUTO_PD_CYCLES               ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_SELF_RFSH_EXIT_CYCLES        ; 200                              ; Signed Integer                                                                                                                                                                                                ;
; CFG_PDN_EXIT_CYCLES              ; 3                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_POWER_SAVING_EXIT_CYCLES     ; 5                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_MEM_CLK_ENTRY_CYCLES         ; 10                               ; Signed Integer                                                                                                                                                                                                ;
; MEM_TMRD_CK                      ; 10                               ; Signed Integer                                                                                                                                                                                                ;
; CTL_ECC_ENABLED                  ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_ECC_RMW_ENABLED              ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_ECC_MULTIPLES_16_24_40_72    ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_GEN_SBE                      ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_GEN_DBE                      ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_ENABLE_INTR                  ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_MASK_SBE_INTR                ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_MASK_DBE_INTR                ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_MASK_CORRDROP_INTR           ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_CLR_INTR                     ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_USR_REFRESH                  ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_REGDIMM_ENABLED              ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_ENABLE_BURST_INTERRUPT       ;                                  ; String                                                                                                                                                                                                        ;
; CTL_ENABLE_BURST_TERMINATE       ;                                  ; String                                                                                                                                                                                                        ;
; CFG_WRITE_ODT_CHIP               ; 00000000000000000000000000000001 ; Unsigned Binary                                                                                                                                                                                               ;
; CFG_READ_ODT_CHIP                ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                                                               ;
; CFG_PORT_WIDTH_WRITE_ODT_CHIP    ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_PORT_WIDTH_READ_ODT_CHIP     ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_CKE_WIDTH                 ; 1                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_CSR_ENABLED                  ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_ENABLE_NO_DM                 ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CSR_ADDR_WIDTH                   ; 16                               ; Signed Integer                                                                                                                                                                                                ;
; CSR_DATA_WIDTH                   ; 32                               ; Signed Integer                                                                                                                                                                                                ;
; CSR_BE_WIDTH                     ; 4                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_ENABLE_DQS_TRACKING          ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_WLAT_BUS_WIDTH               ; 5                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_RLAT_BUS_WIDTH               ; 5                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_RRANK_BUS_WIDTH              ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_WRANK_BUS_WIDTH              ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_USE_SHADOW_REGS              ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_RD_TO_WR_TURNAROUND_OCT   ; 3                                ; Signed Integer                                                                                                                                                                                                ;
; MEM_IF_WR_TO_RD_TURNAROUND_OCT   ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_RD_TO_PCH_EXTRA_CLK          ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CTL_ENABLE_WDATA_PATH_LATENCY    ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_ECC_DECODER_REG              ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; CFG_ERRCMD_FIFO_REG              ; 0                                ; Signed Integer                                                                                                                                                                                                ;
; ENABLE_BURST_MERGE               ; 0                                ; Signed Integer                                                                                                                                                                                                ;
+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst ;
+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                    ; Value      ; Type                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_LOCAL_SIZE_WIDTH                              ; 3          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_LOCAL_ADDR_WIDTH                              ; 25         ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_LOCAL_DATA_WIDTH                              ; 32         ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_LOCAL_ID_WIDTH                                ; 8          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_LOCAL_IF_TYPE                                 ; AVALON     ; String                                                                                                                                                                                                                                                     ;
; CFG_MEM_IF_CHIP                                   ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_MEM_IF_CS_WIDTH                               ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_MEM_IF_BA_WIDTH                               ; 3          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_MEM_IF_ROW_WIDTH                              ; 13         ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_MEM_IF_COL_WIDTH                              ; 10         ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_MEM_IF_ADDR_WIDTH                             ; 13         ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_MEM_IF_CKE_WIDTH                              ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_MEM_IF_ODT_WIDTH                              ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_MEM_IF_CLK_PAIR_COUNT                         ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_MEM_IF_DQ_WIDTH                               ; 16         ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_MEM_IF_DQS_WIDTH                              ; 2          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_MEM_IF_DM_WIDTH                               ; 2          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_DWIDTH_RATIO                                  ; 2          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_ODT_ENABLED                                   ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_OUTPUT_REGD                                   ; 0          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_CTL_TBP_NUM                                   ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_LPDDR2_ENABLED                                ; 0          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_DATA_REORDERING_TYPE                          ; INTER_BANK ; String                                                                                                                                                                                                                                                     ;
; CFG_ECC_MULTIPLES_16_24_40_72                     ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_WRBUFFER_ADDR_WIDTH                           ; 6          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_RDBUFFER_ADDR_WIDTH                           ; 8          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TYPE                               ; 3          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_INTERFACE_WIDTH                    ; 8          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_BURST_LENGTH                       ; 5          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_DEVICE_WIDTH                       ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_OUTPUT_REGD                        ; 2          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_ADDR_ORDER                         ; 2          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_COL_ADDR_WIDTH                     ; 5          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_ROW_ADDR_WIDTH                     ; 5          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_BANK_ADDR_WIDTH                    ; 3          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_CS_ADDR_WIDTH                      ; 3          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_CAS_WR_LAT                         ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_ADD_LAT                            ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TCL                                ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRRD                               ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TFAW                               ; 6          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRFC                               ; 8          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TREFI                              ; 13         ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRCD                               ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRP                                ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TWR                                ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TWTR                               ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRTP                               ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRAS                               ; 5          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRC                                ; 6          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TCCD                               ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TMRD                               ; 3          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_SELF_RFSH_EXIT_CYCLES              ; 10         ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_PDN_EXIT_CYCLES                    ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_AUTO_PD_CYCLES                     ; 16         ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_POWER_SAVING_EXIT_CYCLES           ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_MEM_CLK_ENTRY_CYCLES               ; 6          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_PCH           ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_ACT           ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_RD             ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_WR             ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_PCH            ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_WR             ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_RD             ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_PCH            ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_PCH_TO_VALID         ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_ARF_TO_VALID         ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_PDN_TO_VALID         ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_SRF_TO_VALID         ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_ARF_PERIOD           ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_PDN_PERIOD           ; 4          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_REORDER_DATA                       ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_STARVE_LIMIT                       ; 6          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_USER_RFSH                          ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_SELF_RFSH                          ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_REGDIMM_ENABLE                     ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_ENABLE_BURST_INTERRUPT             ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_ENABLE_BURST_TERMINATE             ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_ENABLE_CMD_SPLIT                              ; 1          ; Unsigned Binary                                                                                                                                                                                                                                            ;
; CFG_ENABLE_WDATA_PATH_LATENCY                     ; 0          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_ENABLE_ECC                         ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_ENABLE_AUTO_CORR                   ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_GEN_SBE                            ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_GEN_DBE                            ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_ENABLE_INTR                        ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_MASK_SBE_INTR                      ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_MASK_DBE_INTR                      ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_MASK_CORR_DROPPED_INTR             ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_CLR_INTR                           ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_ENABLE_ECC_CODE_OVERWRITES         ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_ENABLE_NO_DM                       ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_ECC_DECODER_REG                               ; 0          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_WRITE_ODT_CHIP                     ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_READ_ODT_CHIP                      ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; STS_PORT_WIDTH_SBE_ERROR                          ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; STS_PORT_WIDTH_DBE_ERROR                          ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; STS_PORT_WIDTH_CORR_DROP_ERROR                    ; 1          ; Signed Integer                                                                                                                                                                                                                                             ;
; STS_PORT_WIDTH_SBE_COUNT                          ; 8          ; Signed Integer                                                                                                                                                                                                                                             ;
; STS_PORT_WIDTH_DBE_COUNT                          ; 8          ; Signed Integer                                                                                                                                                                                                                                             ;
; STS_PORT_WIDTH_CORR_DROP_COUNT                    ; 8          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_WLAT_BUS_WIDTH                                ; 5          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_RRANK_BUS_WIDTH                               ; 0          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_WRANK_BUS_WIDTH                               ; 0          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_USE_SHADOW_REGS                               ; 0          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_RDATA_RETURN_MODE                             ; INORDER    ; String                                                                                                                                                                                                                                                     ;
; CFG_ERRCMD_FIFO_REG                               ; 0          ; Signed Integer                                                                                                                                                                                                                                             ;
; CFG_ENABLE_BURST_MERGE                            ; 0          ; Signed Integer                                                                                                                                                                                                                                             ;
+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst ;
+------------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_LOCAL_DATA_WIDTH   ; 32     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; CFG_LOCAL_ID_WIDTH     ; 8      ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; CFG_LOCAL_ADDR_WIDTH   ; 25     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; CFG_LOCAL_SIZE_WIDTH   ; 3      ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; CFG_MEM_IF_CHIP        ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; CFG_AFI_INTF_PHASE_NUM ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; CFG_CTL_ARBITER_TYPE   ; ROWCOL ; String                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_LOCAL_ADDR_WIDTH           ; 25    ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_LOCAL_SIZE_WIDTH           ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_LOCAL_ID_WIDTH             ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_INT_SIZE_WIDTH             ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_PORT_WIDTH_COL_ADDR_WIDTH  ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_PORT_WIDTH_ROW_ADDR_WIDTH  ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_PORT_WIDTH_BANK_ADDR_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_PORT_WIDTH_CS_ADDR_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_PORT_WIDTH_BURST_LENGTH    ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_PORT_WIDTH_ADDR_ORDER      ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_DWIDTH_RATIO               ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_CTL_QUEUE_DEPTH            ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_MEM_IF_CHIP                ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_MEM_IF_CS_WIDTH            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_MEM_IF_BA_WIDTH            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_MEM_IF_ROW_WIDTH           ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_MEM_IF_COL_WIDTH           ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_DATA_ID_WIDTH              ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_ENABLE_QUEUE               ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_ENABLE_BURST_MERGE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_CMD_GEN_OUTPUT_REG         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_CTL_TBP_NUM                ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; CFG_CTL_SHADOW_TBP_NUM         ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; MIN_COL                        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; MIN_ROW                        ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; MIN_BANK                       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
; MIN_CS                         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst ;
+------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value      ; Type                                                                                                                                                                                                                                                                                                      ;
+------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_CTL_TBP_NUM              ; 4          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_CTL_SHADOW_TBP_NUM       ; 4          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_ENABLE_SHADOW_TBP        ; 0          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_DWIDTH_RATIO             ; 2          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_CTL_ARBITER_TYPE         ; ROWCOL     ; String                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_CHIP              ; 1          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_MEM_IF_CS_WIDTH          ; 1          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_MEM_IF_BA_WIDTH          ; 3          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_MEM_IF_ROW_WIDTH         ; 13         ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_MEM_IF_COL_WIDTH         ; 10         ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_LOCAL_ID_WIDTH           ; 8          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_INT_SIZE_WIDTH           ; 4          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_DATA_ID_WIDTH            ; 4          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_REG_REQ                  ; 0          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_REG_GRANT                ; 1          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_DATA_REORDERING_TYPE     ; INTER_BANK ; String                                                                                                                                                                                                                                                                                                    ;
; CFG_DISABLE_READ_REODERING   ; 0          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_DISABLE_PRIORITY         ; 1          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_PORT_WIDTH_REORDER_DATA  ; 1          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_PORT_WIDTH_STARVE_LIMIT  ; 6          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; CFG_PORT_WIDTH_TYPE          ; 3          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; T_PARAM_ACT_TO_RDWR_WIDTH    ; 6          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; T_PARAM_ACT_TO_ACT_WIDTH     ; 6          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; T_PARAM_ACT_TO_PCH_WIDTH     ; 6          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; T_PARAM_RD_TO_PCH_WIDTH      ; 6          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; T_PARAM_WR_TO_PCH_WIDTH      ; 6          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; T_PARAM_PCH_TO_VALID_WIDTH   ; 6          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; T_PARAM_RD_AP_TO_VALID_WIDTH ; 6          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; T_PARAM_WR_AP_TO_VALID_WIDTH ; 6          ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst ;
+------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DWIDTH_RATIO       ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_CTL_TBP_NUM        ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_CTL_ARBITER_TYPE   ; ROWCOL ; String                                                                                                                                                                                                                                                                                                                      ;
; CFG_REG_GRANT          ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_REG_REQ            ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_MEM_IF_CHIP        ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_MEM_IF_CS_WIDTH    ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_MEM_IF_BA_WIDTH    ; 3      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_MEM_IF_ROW_WIDTH   ; 13     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_MEM_IF_COL_WIDTH   ; 10     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_LOCAL_ID_WIDTH     ; 8      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_DATA_ID_WIDTH      ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_INT_SIZE_WIDTH     ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_AFI_INTF_PHASE_NUM ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; CFG_DISABLE_PRIORITY   ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst ;
+---------------------------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value  ; Type                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DWIDTH_RATIO                      ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_CTL_ARBITER_TYPE                  ; ROWCOL ; String                                                                                                                                                                                                                                                                                                           ;
; CFG_REG_GRANT                         ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_MEM_IF_CHIP                       ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_MEM_IF_CS_WIDTH                   ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_MEM_IF_BA_WIDTH                   ; 3      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_MEM_IF_ROW_WIDTH                  ; 13     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_MEM_IF_COL_WIDTH                  ; 10     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_LOCAL_ID_WIDTH                    ; 8      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_DATA_ID_WIDTH                     ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_INT_SIZE_WIDTH                    ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_AFI_INTF_PHASE_NUM                ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_PORT_WIDTH_TYPE                   ; 3      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_PORT_WIDTH_BURST_LENGTH           ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_PORT_WIDTH_TCCD                   ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_PORT_WIDTH_ENABLE_BURST_INTERRUPT ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_PORT_WIDTH_ENABLE_BURST_TERMINATE ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; CFG_ENABLE_BURST_GEN_OUTPUT_REG       ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_MEM_IF_CHIP               ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_CKE_WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_ADDR_WIDTH         ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_ROW_WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_COL_WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_BA_WIDTH           ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_LPDDR2_ENABLED            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_TYPE           ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_DWIDTH_RATIO              ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_AFI_INTF_PHASE_NUM        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_LOCAL_ID_WIDTH            ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_DATA_ID_WIDTH             ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_INT_SIZE_WIDTH            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_ODT_ENABLED               ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_ODT_WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_CAS_WR_LAT     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_TCL            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_ADD_LAT        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_WRITE_ODT_CHIP ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_READ_ODT_CHIP  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_OUTPUT_REGD    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst ;
+----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_PORT_WIDTH_TYPE        ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_OUTPUT_REGD ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_CHIP            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_CKE_WIDTH       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_ADDR_WIDTH      ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_ROW_WIDTH       ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_COL_WIDTH       ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_BA_WIDTH        ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_CTL_RATE               ; FULL  ; String                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CFG_DWIDTH_RATIO           ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DWIDTH_RATIO              ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_ODT_ENABLED               ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_MEM_IF_CHIP               ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_MEM_IF_ODT_WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_OUTPUT_REGD    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_CAS_WR_LAT     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_TCL            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_ADD_LAT        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_TYPE           ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_WRITE_ODT_CHIP ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_READ_ODT_CHIP  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DWIDTH_RATIO           ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CFG_PORT_WIDTH_ADD_LAT     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CFG_PORT_WIDTH_OUTPUT_REGD ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CFG_PORT_WIDTH_TCL         ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DWIDTH_RATIO           ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CFG_PORT_WIDTH_OUTPUT_REGD ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CFG_PORT_WIDTH_TCL         ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CFG_PORT_WIDTH_CAS_WR_LAT  ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst ;
+----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_PORT_WIDTH_TYPE        ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_OUTPUT_REGD ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_CHIP            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_CKE_WIDTH       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_ADDR_WIDTH      ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_ROW_WIDTH       ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_COL_WIDTH       ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MEM_IF_BA_WIDTH        ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_CTL_RATE               ; FULL  ; String                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CFG_DWIDTH_RATIO           ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DWIDTH_RATIO              ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_ODT_ENABLED               ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_MEM_IF_CHIP               ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_MEM_IF_ODT_WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_OUTPUT_REGD    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_CAS_WR_LAT     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_TCL            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_ADD_LAT        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_TYPE           ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_WRITE_ODT_CHIP ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_READ_ODT_CHIP  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DWIDTH_RATIO           ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CFG_PORT_WIDTH_ADD_LAT     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CFG_PORT_WIDTH_OUTPUT_REGD ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CFG_PORT_WIDTH_TCL         ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DWIDTH_RATIO           ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CFG_PORT_WIDTH_OUTPUT_REGD ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CFG_PORT_WIDTH_TCL         ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; CFG_PORT_WIDTH_CAS_WR_LAT  ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst ;
+----------------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value  ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DWIDTH_RATIO           ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_MEM_IF_CHIP            ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_MEM_IF_DQ_WIDTH        ; 16     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_MEM_IF_DQS_WIDTH       ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_MEM_IF_DM_WIDTH        ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_WLAT_BUS_WIDTH         ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_DRAM_WLAT_GROUP        ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_DATA_ID_WIDTH          ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_WDATA_REG              ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_ECC_ENC_REG            ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_AFI_INTF_PHASE_NUM     ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_PORT_WIDTH_ENABLE_ECC  ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_PORT_WIDTH_OUTPUT_REGD ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CFG_CTL_ARBITER_TYPE       ; ROWCOL ; String                                                                                                                                                                                                                                                                                                                              ;
; CFG_USE_SHADOW_REGS        ; 0      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
+----------------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst ;
+-------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_LOCAL_DATA_WIDTH                      ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_MEM_IF_DQ_WIDTH                       ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_MEM_IF_DQS_WIDTH                      ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_INT_SIZE_WIDTH                        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_DATA_ID_WIDTH                         ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_DRAM_WLAT_GROUP                       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_LOCAL_WLAT_GROUP                      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_TBP_NUM                               ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_BUFFER_ADDR_WIDTH                     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_DWIDTH_RATIO                          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_ECC_MULTIPLES                         ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_WDATA_REG                             ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_PARTIAL_BE_PER_WORD_ENABLE            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_ECC_CODE_WIDTH                        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_BURST_LENGTH               ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_ENABLE_ECC                 ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_ENABLE_AUTO_CORR           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_ENABLE_NO_DM               ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_ENABLE_ECC_CODE_OVERWRITES ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; CFG_PORT_WIDTH_INTERFACE_WIDTH            ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CTL_LIST_WIDTH           ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; CTL_LIST_DEPTH           ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; CTL_LIST_INIT_VALUE_TYPE ; INCR  ; String                                                                                                                                                                                                                                                                                                                                                                     ;
; CTL_LIST_INIT_VALID      ; VALID ; String                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst ;
+--------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CTL_LIST_WIDTH           ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
; CTL_LIST_DEPTH           ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
; CTL_LIST_INIT_VALUE_TYPE ; ZERO    ; String                                                                                                                                                                                                                                                                                                                                                                         ;
; CTL_LIST_INIT_VALID      ; INVALID ; String                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_BURSTCOUNT_TRACKING_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; CFG_BUFFER_ADDR_WIDTH         ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; CFG_INT_SIZE_WIDTH            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DATA_ID_WIDTH             ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; CFG_DRAM_WLAT_GROUP           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; CFG_LOCAL_WLAT_GROUP          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; CFG_BUFFER_ADDR_WIDTH         ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; CFG_INT_SIZE_WIDTH            ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; CFG_TBP_NUM                   ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; CFG_BURSTCOUNT_TRACKING_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; CFG_PORT_WIDTH_BURST_LENGTH   ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; CFG_DWIDTH_RATIO              ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list ;
+--------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CTL_LIST_WIDTH           ; 4       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CTL_LIST_DEPTH           ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CTL_LIST_INIT_VALUE_TYPE ; ZERO    ; String                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CTL_LIST_INIT_VALID      ; INVALID ; String                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH      ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DATA_WIDTH      ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; REGISTER_OUTPUT ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_vll1      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH      ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DATA_WIDTH      ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; REGISTER_OUTPUT ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_lil1      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH      ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DATA_WIDTH      ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; REGISTER_OUTPUT ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_vll1      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH      ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DATA_WIDTH      ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; REGISTER_OUTPUT ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_lil1      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CTL_FIFO_DATA_WIDTH ; 50    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
; CTL_FIFO_ADDR_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; lpm_width               ; 50           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; LPM_WIDTHU              ; 3            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_5841  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst ;
+---------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value   ; Type                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_LOCAL_DATA_WIDTH            ; 32      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_INT_SIZE_WIDTH              ; 4       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_DATA_ID_WIDTH               ; 4       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_LOCAL_ID_WIDTH              ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_LOCAL_ADDR_WIDTH            ; 25      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_BUFFER_ADDR_WIDTH           ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_MEM_IF_CS_WIDTH             ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_MEM_IF_BA_WIDTH             ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_MEM_IF_ROW_WIDTH            ; 13      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_MEM_IF_COL_WIDTH            ; 10      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_MAX_READ_CMD_NUM_WIDTH      ; 4       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_RDATA_RETURN_MODE           ; INORDER ; String                                                                                                                                                                                                                                                                                                                  ;
; CFG_AFI_INTF_PHASE_NUM          ; 2       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_ERRCMD_FIFO_ADDR_WIDTH      ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_DWIDTH_RATIO                ; 2       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_ECC_MULTIPLES               ; 2       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_ECC_CODE_WIDTH              ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_PORT_WIDTH_TYPE             ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_PORT_WIDTH_ENABLE_ECC       ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_PORT_WIDTH_ENABLE_AUTO_CORR ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_PORT_WIDTH_ENABLE_NO_DM     ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_PORT_WIDTH_BURST_LENGTH     ; 5       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_PORT_WIDTH_ADDR_ORDER       ; 2       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_PORT_WIDTH_COL_ADDR_WIDTH   ; 5       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_PORT_WIDTH_ROW_ADDR_WIDTH   ; 5       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_PORT_WIDTH_BANK_ADDR_WIDTH  ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_PORT_WIDTH_CS_ADDR_WIDTH    ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; CFG_ERRCMD_FIFO_REG             ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CTL_FIFO_DATA_WIDTH ; 45    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; CTL_FIFO_ADDR_WIDTH ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                         ;
; lpm_width               ; 45           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_p941  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CTL_FIFO_DATA_WIDTH ; 39    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CTL_FIFO_ADDR_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                          ;
; lpm_width               ; 39           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; LPM_WIDTHU              ; 3            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_c841  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CTL_LIST_WIDTH           ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; CTL_LIST_DEPTH           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
; CTL_LIST_INIT_VALUE_TYPE ; INCR  ; String                                                                                                                                                                                                                                                                                                                                                                                       ;
; CTL_LIST_INIT_VALID      ; VALID ; String                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst ;
+--------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CTL_LIST_WIDTH           ; 4       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; CTL_LIST_DEPTH           ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                   ;
; CTL_LIST_INIT_VALUE_TYPE ; ZERO    ; String                                                                                                                                                                                                                                                                                                                                                                                           ;
; CTL_LIST_INIT_VALID      ; INVALID ; String                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CTL_FIFO_DATA_WIDTH ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
; CTL_FIFO_ADDR_WIDTH ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; lpm_width               ; 12           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_j941  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH      ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; DATA_WIDTH      ; 33    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; REGISTER_OUTPUT ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_A                            ; 33                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_B                            ; 33                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_7pl1      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst ;
+---------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_LOCAL_DATA_WIDTH                  ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_LOCAL_ADDR_WIDTH                  ; 25    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_DWIDTH_RATIO                      ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_MEM_IF_DQ_WIDTH                   ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_MEM_IF_DQS_WIDTH                  ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_ECC_CODE_WIDTH                    ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_ECC_MULTIPLES                     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_ECC_ENC_REG                       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_ECC_DEC_REG                       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_ECC_DECODER_REG                   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_ECC_RDATA_REG                     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_PORT_WIDTH_INTERFACE_WIDTH        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_PORT_WIDTH_ENABLE_ECC             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_PORT_WIDTH_GEN_SBE                ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_PORT_WIDTH_GEN_DBE                ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_PORT_WIDTH_ENABLE_INTR            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_PORT_WIDTH_MASK_SBE_INTR          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_PORT_WIDTH_MASK_DBE_INTR          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_PORT_WIDTH_MASK_CORR_DROPPED_INTR ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CFG_PORT_WIDTH_CLR_INTR               ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; STS_PORT_WIDTH_SBE_ERROR              ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; STS_PORT_WIDTH_DBE_ERROR              ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; STS_PORT_WIDTH_SBE_COUNT              ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; STS_PORT_WIDTH_DBE_COUNT              ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; STS_PORT_WIDTH_CORR_DROP_ERROR        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; STS_PORT_WIDTH_CORR_DROP_COUNT        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DATA_WIDTH            ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_ECC_CODE_WIDTH        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_ECC_ENC_REG           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MMR_DRAM_DATA_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MMR_LOCAL_DATA_WIDTH  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_ENABLE_ECC ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_ENC_REG ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_ENC_REG ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DATA_WIDTH            ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_ECC_CODE_WIDTH        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_ECC_ENC_REG           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_MMR_DRAM_DATA_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_MMR_LOCAL_DATA_WIDTH  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_PORT_WIDTH_ENABLE_ECC ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_ENC_REG ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_ENC_REG ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DATA_WIDTH            ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_ECC_CODE_WIDTH        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_ECC_ENC_REG           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_MMR_DRAM_DATA_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_MMR_LOCAL_DATA_WIDTH  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_PORT_WIDTH_ENABLE_ECC ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_ENC_REG ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_ENC_REG ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DATA_WIDTH            ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_ECC_CODE_WIDTH        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_ECC_ENC_REG           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MMR_DRAM_DATA_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MMR_LOCAL_DATA_WIDTH  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_ENABLE_ECC ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_ENC_REG ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_ENC_REG ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DATA_WIDTH            ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_ECC_CODE_WIDTH        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_ECC_ENC_REG           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_MMR_DRAM_DATA_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_MMR_LOCAL_DATA_WIDTH  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_PORT_WIDTH_ENABLE_ECC ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_ENC_REG ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_partial_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_ENC_REG ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DATA_WIDTH            ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_ECC_CODE_WIDTH        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_ECC_ENC_REG           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_MMR_DRAM_DATA_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_MMR_LOCAL_DATA_WIDTH  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; CFG_PORT_WIDTH_ENABLE_ECC ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_ENC_REG ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].rmw_correct_encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_ENC_REG ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DATA_WIDTH            ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_ECC_CODE_WIDTH        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_ECC_DEC_REG           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_ECC_DECODER_REG       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_ECC_RDATA_REG         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MMR_DRAM_DATA_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MMR_LOCAL_DATA_WIDTH  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_ENABLE_ECC ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_DECODER_REG ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_DECODER_REG ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DATA_WIDTH            ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_ECC_CODE_WIDTH        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_ECC_DEC_REG           ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_ECC_DECODER_REG       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_ECC_RDATA_REG         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MMR_DRAM_DATA_WIDTH   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_MMR_LOCAL_DATA_WIDTH  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; CFG_PORT_WIDTH_ENABLE_ECC ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_DECODER_REG ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[1].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_ECC_DECODER_REG ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst ;
+------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_PORT_WIDTH_TYPE                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; CFG_DWIDTH_RATIO                   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; CFG_REG_GRANT                      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; CFG_CTL_TBP_NUM                    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; CFG_MEM_IF_CS_WIDTH                ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; CFG_MEM_IF_CHIP                    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; CFG_MEM_IF_BA_WIDTH                ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; CFG_PORT_WIDTH_TCL                 ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; CFG_PORT_WIDTH_CS_ADDR_WIDTH       ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; CFG_MEM_IF_CLK_PAIR_COUNT          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; CFG_RANK_TIMER_OUTPUT_REG          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; T_PARAM_ARF_TO_VALID_WIDTH         ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; T_PARAM_ARF_PERIOD_WIDTH           ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; T_PARAM_PCH_ALL_TO_VALID_WIDTH     ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; T_PARAM_SRF_TO_VALID_WIDTH         ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; T_PARAM_SRF_TO_ZQ_CAL_WIDTH        ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; T_PARAM_PDN_TO_VALID_WIDTH         ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; T_PARAM_PDN_PERIOD_WIDTH           ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; T_PARAM_POWER_SAVING_EXIT_WIDTH    ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; T_PARAM_MEM_CLK_ENTRY_CYCLES_WIDTH ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; BANK_TIMER_COUNTER_OFFSET          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst ;
+------------------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value  ; Type                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DWIDTH_RATIO                   ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; CFG_CTL_TBP_NUM                    ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; CFG_CTL_ARBITER_TYPE               ; ROWCOL ; String                                                                                                                                                                                                                                                                                                                ;
; CFG_MEM_IF_CHIP                    ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; CFG_MEM_IF_CS_WIDTH                ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; CFG_INT_SIZE_WIDTH                 ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; CFG_AFI_INTF_PHASE_NUM             ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; CFG_REG_GRANT                      ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; CFG_RANK_TIMER_OUTPUT_REG          ; 1      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; CFG_PORT_WIDTH_BURST_LENGTH        ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T_PARAM_FOUR_ACT_TO_ACT_WIDTH      ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T_PARAM_ACT_TO_ACT_DIFF_BANK_WIDTH ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T_PARAM_WR_TO_WR_WIDTH             ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T_PARAM_WR_TO_WR_DIFF_CHIP_WIDTH   ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T_PARAM_WR_TO_RD_WIDTH             ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T_PARAM_WR_TO_RD_BC_WIDTH          ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T_PARAM_WR_TO_RD_DIFF_CHIP_WIDTH   ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T_PARAM_RD_TO_RD_WIDTH             ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T_PARAM_RD_TO_RD_DIFF_CHIP_WIDTH   ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T_PARAM_RD_TO_WR_WIDTH             ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T_PARAM_RD_TO_WR_BC_WIDTH          ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; T_PARAM_RD_TO_WR_DIFF_CHIP_WIDTH   ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
+------------------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst ;
+---------------------------------------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                    ; Value  ; Type                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CFG_DWIDTH_RATIO                                  ; 2      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_CTL_ARBITER_TYPE                              ; ROWCOL ; String                                                                                                                                                                                                                                                                                                     ;
; CFG_PORT_WIDTH_TYPE                               ; 3      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_BURST_LENGTH                       ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_CAS_WR_LAT                         ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_ADD_LAT                            ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TCL                                ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRRD                               ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TFAW                               ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRFC                               ; 8      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TREFI                              ; 13     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRCD                               ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRP                                ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TWR                                ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TWTR                               ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRTP                               ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRAS                               ; 5      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TRC                                ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TCCD                               ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_TMRD                               ; 3      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_SELF_RFSH_EXIT_CYCLES              ; 10     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_PDN_EXIT_CYCLES                    ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_AUTO_PD_CYCLES                     ; 16     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_POWER_SAVING_EXIT_CYCLES           ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_MEM_CLK_ENTRY_CYCLES               ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_PCH           ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_ACT           ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_RD             ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_WR             ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_TO_PCH            ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_WR             ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_RD             ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_TO_PCH            ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_PCH_TO_VALID         ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_ARF_TO_VALID         ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_PDN_TO_VALID         ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_SRF_TO_VALID         ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_ARF_PERIOD           ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; CFG_PORT_WIDTH_EXTRA_CTL_CLK_PDN_PERIOD           ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_ACT_TO_RDWR_WIDTH                         ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_ACT_TO_PCH_WIDTH                          ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_ACT_TO_ACT_WIDTH                          ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_RD_TO_RD_WIDTH                            ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_RD_TO_RD_DIFF_CHIP_WIDTH                  ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_RD_TO_WR_WIDTH                            ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_RD_TO_WR_BC_WIDTH                         ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_RD_TO_WR_DIFF_CHIP_WIDTH                  ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_RD_TO_PCH_WIDTH                           ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_RD_AP_TO_VALID_WIDTH                      ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_WR_TO_WR_WIDTH                            ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_WR_TO_WR_DIFF_CHIP_WIDTH                  ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_WR_TO_RD_WIDTH                            ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_WR_TO_RD_BC_WIDTH                         ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_WR_TO_RD_DIFF_CHIP_WIDTH                  ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_WR_TO_PCH_WIDTH                           ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_WR_AP_TO_VALID_WIDTH                      ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_PCH_TO_VALID_WIDTH                        ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_PCH_ALL_TO_VALID_WIDTH                    ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_ACT_TO_ACT_DIFF_BANK_WIDTH                ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_FOUR_ACT_TO_ACT_WIDTH                     ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_ARF_TO_VALID_WIDTH                        ; 8      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_PDN_TO_VALID_WIDTH                        ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_SRF_TO_VALID_WIDTH                        ; 10     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_SRF_TO_ZQ_CAL_WIDTH                       ; 10     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_ARF_PERIOD_WIDTH                          ; 13     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_PDN_PERIOD_WIDTH                          ; 16     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_POWER_SAVING_EXIT_WIDTH                   ; 6      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; T_PARAM_MEM_CLK_ENTRY_CYCLES_WIDTH                ; 4      ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst ;
+-----------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value        ; Type                                                                                                                                                                                   ;
+-----------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAMILY                      ; Cyclone IV E ; String                                                                                                                                                                                 ;
; MEM_IF_MEMTYPE              ; DDR2         ; String                                                                                                                                                                                 ;
; LEVELLING                   ; 0            ; Signed Integer                                                                                                                                                                         ;
; SPEED_GRADE                 ; C6           ; String                                                                                                                                                                                 ;
; DLL_DELAY_BUFFER_MODE       ; LOW          ; String                                                                                                                                                                                 ;
; DLL_DELAY_CHAIN_LENGTH      ; 12           ; Signed Integer                                                                                                                                                                         ;
; DQS_DELAY_CTL_WIDTH         ; 6            ; Signed Integer                                                                                                                                                                         ;
; DQS_OUT_MODE                ; DELAY_CHAIN2 ; String                                                                                                                                                                                 ;
; DQS_PHASE                   ; 6000         ; Signed Integer                                                                                                                                                                         ;
; DQS_PHASE_SETTING           ; 2            ; Signed Integer                                                                                                                                                                         ;
; DWIDTH_RATIO                ; 2            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_DWIDTH               ; 16           ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_ADDR_WIDTH           ; 13           ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_BANKADDR_WIDTH       ; 3            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_CS_WIDTH             ; 1            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_DM_WIDTH             ; 2            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_DM_PINS_EN           ; 1            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_DQ_PER_DQS           ; 8            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_DQS_WIDTH            ; 2            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_OCT_EN               ; 0            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_CLK_PAIR_COUNT       ; 1            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_CLK_PS               ; 5999         ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_CLK_PS_STR           ; 5999 ps      ; String                                                                                                                                                                                 ;
; MEM_IF_MR_0                 ; 1074         ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_MR_1                 ; 1092         ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_MR_2                 ; 0            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_MR_3                 ; 0            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_PRESET_RLAT          ; 0            ; Signed Integer                                                                                                                                                                         ;
; PLL_STEPS_PER_CYCLE         ; 56           ; Signed Integer                                                                                                                                                                         ;
; SCAN_CLK_DIVIDE_BY          ; 2            ; Signed Integer                                                                                                                                                                         ;
; REDUCE_SIM_TIME             ; 0            ; Signed Integer                                                                                                                                                                         ;
; CAPABILITIES                ; 0            ; Signed Integer                                                                                                                                                                         ;
; TINIT_TCK                   ; 40000        ; Signed Integer                                                                                                                                                                         ;
; TINIT_RST                   ; 100000       ; Signed Integer                                                                                                                                                                         ;
; DBG_A_WIDTH                 ; 13           ; Signed Integer                                                                                                                                                                         ;
; SEQ_STRING_ID               ; seq_name     ; String                                                                                                                                                                                 ;
; MEM_IF_CS_PER_RANK          ; 1            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_RANKS_PER_SLOT       ; 1            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_RDV_PER_CHIP         ; 0            ; Signed Integer                                                                                                                                                                         ;
; GENERATE_ADDITIONAL_DBG_RTL ; 0            ; Signed Integer                                                                                                                                                                         ;
; CAPTURE_PHASE_OFFSET        ; 0            ; Signed Integer                                                                                                                                                                         ;
; MEM_IF_ADDR_CMD_PHASE       ; 90           ; Signed Integer                                                                                                                                                                         ;
; DLL_EXPORT_IMPORT           ; EXPORT       ; String                                                                                                                                                                                 ;
; MEM_IF_DQSN_EN              ; 0            ; Signed Integer                                                                                                                                                                         ;
; RANK_HAS_ADDR_SWAP          ; 0            ; Signed Integer                                                                                                                                                                         ;
+-----------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio ;
+-----------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value        ; Type                                                                                                                                                                                                                         ;
+-----------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_CLK_PS         ; 5999         ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_BANKADDR_WIDTH ; 3            ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_CS_WIDTH       ; 1            ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_DWIDTH         ; 16           ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_DM_PINS_EN     ; 1            ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_DM_WIDTH       ; 2            ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_DQ_PER_DQS     ; 8            ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_DQS_CAPTURE_EN ; 0            ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_DQS_WIDTH      ; 2            ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_ROWADDR_WIDTH  ; 13           ; Signed Integer                                                                                                                                                                                                               ;
; DLL_DELAY_BUFFER_MODE ; LOW          ; String                                                                                                                                                                                                                       ;
; DQS_OUT_MODE          ; DELAY_CHAIN2 ; String                                                                                                                                                                                                                       ;
; DQS_PHASE             ; 6000         ; Signed Integer                                                                                                                                                                                                               ;
+-----------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                       ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_in_9gd  ; Untyped                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp ;
+-----------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value         ; Type                                                                                                                                                                                                                         ;
+-----------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_COUNT_WIDTH      ; 4             ; Signed Integer                                                                                                                                                                                                               ;
; BIDIR_DPINS           ; 1             ; Signed Integer                                                                                                                                                                                                               ;
; DWIDTH_RATIO          ; 2             ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_CLK_PS         ; 5999          ; Signed Integer                                                                                                                                                                                                               ;
; FAMILY                ; Cyclone IV E  ; String                                                                                                                                                                                                                       ;
; LOCAL_IF_DWIDTH       ; 32            ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_DQ_PER_DQS     ; 8             ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_DQS_WIDTH      ; 2             ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_DWIDTH         ; 16            ; Signed Integer                                                                                                                                                                                                               ;
; MEM_IF_PHY_NAME       ; STRATIXII_DQS ; String                                                                                                                                                                                                                       ;
; RDP_INITIAL_LAT       ; 5             ; Signed Integer                                                                                                                                                                                                               ;
; RDP_RESYNC_LAT_CTL_EN ; 0             ; Signed Integer                                                                                                                                                                                                               ;
; RESYNC_PIPELINE_DEPTH ; 0             ; Signed Integer                                                                                                                                                                                                               ;
+-----------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_reh1      ; Untyped                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIDIR_DPINS        ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; LOCAL_IF_DRATE     ; FULL  ; String                                                                                                                                                                                                                                                        ;
; LOCAL_IF_DWIDTH    ; 32    ; Signed Integer                                                                                                                                                                                                                                                ;
; MEM_IF_DM_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
; MEM_IF_DQ_PER_DQS  ; 8     ; Signed Integer                                                                                                                                                                                                                                                ;
; MEM_IF_DQS_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
; GENERATE_WRITE_DQS ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; MEM_IF_DWIDTH      ; 16    ; Signed Integer                                                                                                                                                                                                                                                ;
; DWIDTH_RATIO       ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
; MEM_IF_DM_PINS_EN  ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; NUM_DUPLICATE_REGS ; 4     ; Signed Integer                                                                                                                                                                                                                                                ;
; DQ_OE_REPS         ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                                                   ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DWIDTH_RATIO           ; 2     ; Signed Integer                                                                                                                                                                                                                                         ;
; MEM_ADDR_CMD_BUS_COUNT ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; MEM_IF_BANKADDR_WIDTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; MEM_IF_CS_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; MEM_IF_MEMTYPE         ; DDR2  ; String                                                                                                                                                                                                                                                 ;
; MEM_IF_ROWADDR_WIDTH   ; 13    ; Signed Integer                                                                                                                                                                                                                                         ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                         ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; ddio_out_akd ; Untyped                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                         ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; ddio_out_akd ; Untyped                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                         ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; ddio_out_akd ; Untyped                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                           ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                  ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                  ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER         ; ddio_out_akd ; Untyped                                                                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                   ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER         ; ddio_out_akd ; Untyped                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; DWIDTH_RATIO   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                               ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                     ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                            ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                            ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; ddio_out_nhd ; Untyped                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst ;
+-------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                                                            ; Type                                                                                                                                                                                                            ;
+-------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family                        ; Cyclone IV E                                                     ; String                                                                                                                                                                                                          ;
; mem_if_memtype                ; DDR2                                                             ; String                                                                                                                                                                                                          ;
; speed_grade                   ; C8                                                               ; String                                                                                                                                                                                                          ;
; familygroup_id                ; 2                                                                ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_dqs_width              ; 2                                                                ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_dwidth                 ; 16                                                               ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_dm_width               ; 2                                                                ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_dq_per_dqs             ; 8                                                                ; Signed Integer                                                                                                                                                                                                  ;
; dwidth_ratio                  ; 2                                                                ; Signed Integer                                                                                                                                                                                                  ;
; clock_index_width             ; 3                                                                ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_clk_pair_count         ; 1                                                                ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_addr_width             ; 13                                                               ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_bankaddr_width         ; 3                                                                ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_cs_width               ; 1                                                                ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_num_ranks              ; 1                                                                ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_ranks_per_slot         ; 1                                                                ; Signed Integer                                                                                                                                                                                                  ;
; adv_lat_width                 ; 5                                                                ; Signed Integer                                                                                                                                                                                                  ;
; resynchronise_avalon_dbg      ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; av_if_addr_width              ; 13                                                               ; Signed Integer                                                                                                                                                                                                  ;
; chip_or_dimm                  ; Discrete Device                                                  ; String                                                                                                                                                                                                          ;
; rdimm_config_bits             ; 0000000000000000000000000000000000000000000000000000000000000000 ; String                                                                                                                                                                                                          ;
; nom_dqs_phase_setting         ; 2                                                                ; Signed Integer                                                                                                                                                                                                  ;
; scan_clk_divide_by            ; 2                                                                ; Signed Integer                                                                                                                                                                                                  ;
; rdp_addr_width                ; 4                                                                ; Signed Integer                                                                                                                                                                                                  ;
; pll_steps_per_cycle           ; 56                                                               ; Signed Integer                                                                                                                                                                                                  ;
; ioe_phases_per_tck            ; 12                                                               ; Signed Integer                                                                                                                                                                                                  ;
; ioe_delays_per_phs            ; 5                                                                ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_clk_ps                 ; 5999                                                             ; Signed Integer                                                                                                                                                                                                  ;
; write_deskew_t10              ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; write_deskew_hc_t10           ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; write_deskew_t9ni             ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; write_deskew_hc_t9ni          ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; write_deskew_t9i              ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; write_deskew_hc_t9i           ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; write_deskew_range            ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; phy_def_mr_1st                ; 1074                                                             ; Signed Integer                                                                                                                                                                                                  ;
; phy_def_mr_2nd                ; 1092                                                             ; Signed Integer                                                                                                                                                                                                  ;
; phy_def_mr_3rd                ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; phy_def_mr_4th                ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_dqsn_en                ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; mem_if_dqs_capture_en         ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; generate_additional_dbg_rtl   ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; single_dqs_delay_control_code ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; preset_rlat                   ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; en_oct                        ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; oct_lat_width                 ; 5                                                                ; Signed Integer                                                                                                                                                                                                  ;
; sim_time_reductions           ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; force_hc                      ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; capabilities                  ; 2048                                                             ; Signed Integer                                                                                                                                                                                                  ;
; tinit_tck                     ; 33334                                                            ; Signed Integer                                                                                                                                                                                                  ;
; tinit_rst                     ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; generate_tracking_phase_store ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
; ip_buildnum                   ; 0                                                                ; Signed Integer                                                                                                                                                                                                  ;
+-------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin ;
+-----------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value      ; Type                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_if_dqs_width            ; 2          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; mem_if_dwidth               ; 16         ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; mem_if_dm_width             ; 2          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; mem_if_dq_per_dqs           ; 8          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; dwidth_ratio                ; 2          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; clock_index_width           ; 3          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; mem_if_clk_pair_count       ; 1          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; mem_if_addr_width           ; 13         ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; mem_if_bankaddr_width       ; 3          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; mem_if_num_ranks            ; 1          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; adv_lat_width               ; 5          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; mem_if_dqsn_en              ; 0          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; mem_if_memtype              ; DDR2       ; String                                                                                                                                                                                                                                                                                                   ;
; mem_if_cal_bank             ; 0          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; mem_if_cal_base_row         ; 0          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; generate_additional_dbg_rtl ; 0          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; non_op_eval_md              ; PIN_FINDER ; String                                                                                                                                                                                                                                                                                                   ;
; mem_if_clk_ps               ; 5999       ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; tinit_tck                   ; 33334      ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; tinit_rst                   ; 0          ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_if_dqs_width            ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; mem_if_dq_per_dqs           ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; mem_if_dwidth               ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; mem_if_dm_width             ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; mem_if_dqs_capture          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; mem_if_addr_width           ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; mem_if_bankaddr_width       ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; mem_if_num_ranks            ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; mem_if_memtype              ; DDR2  ; String                                                                                                                                                                                                                                                                                                      ;
; adv_lat_width               ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; clock_index_width           ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; dwidth_ratio                ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; preset_rlat                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; pll_steps_per_cycle         ; 56    ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sim_time_reductions         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; generate_additional_dbg_rtl ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; preset_codvw_phase          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; preset_codvw_size           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; mem_if_cal_bank             ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; mem_if_cal_base_col         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; en_oct                      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_if_dqs_width      ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; mem_if_dq_per_dqs     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; mem_if_dwidth         ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; mem_if_dm_width       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; dwidth_ratio          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; mem_if_addr_width     ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; mem_if_bankaddr_width ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; mem_if_num_ranks      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; mem_if_memtype        ; DDR2  ; String                                                                                                                                                                                                                                                                                                            ;
; adv_lat_width         ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; mem_if_cal_bank       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; mem_if_cal_base_col   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl ;
+-----------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value                   ; Type                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; familygroup_id              ; 2                       ; Signed Integer                                                                                                                                                                                                                                                                            ;
; mem_if_dll_lock_count       ; 1280                    ; Signed Integer                                                                                                                                                                                                                                                                            ;
; mem_if_memtype              ; DDR2                    ; String                                                                                                                                                                                                                                                                                    ;
; dwidth_ratio                ; 2                       ; Signed Integer                                                                                                                                                                                                                                                                            ;
; iram_addressing             ; A(D"0",D"8",D"59",D"6") ; Array/Record                                                                                                                                                                                                                                                                              ;
; mem_if_clk_ps               ; 5999                    ; Signed Integer                                                                                                                                                                                                                                                                            ;
; tracking_interval_in_ms     ; 128                     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; mem_if_num_ranks            ; 1                       ; Signed Integer                                                                                                                                                                                                                                                                            ;
; mem_if_dqs_width            ; 2                       ; Signed Integer                                                                                                                                                                                                                                                                            ;
; generate_additional_dbg_rtl ; 0                       ; Signed Integer                                                                                                                                                                                                                                                                            ;
; sim_time_reductions         ; 0                       ; Signed Integer                                                                                                                                                                                                                                                                            ;
; ack_severity                ; warning                 ; Enumerated                                                                                                                                                                                                                                                                                ;
+-----------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAMILY                  ; Cyclone IV E ; String                                                                                                                                                                                                                               ;
; MEM_IF_DQS_WIDTH        ; 2            ; Signed Integer                                                                                                                                                                                                                       ;
; RDATA_VALID_AWIDTH      ; 5            ; Signed Integer                                                                                                                                                                                                                       ;
; RDATA_VALID_INITIAL_LAT ; 23           ; Signed Integer                                                                                                                                                                                                                       ;
; DWIDTH_RATIO            ; 2            ; Signed Integer                                                                                                                                                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                           ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_boi1      ; Untyped                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk ;
+------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value        ; Type                                                                                                                                                                                                                     ;
+------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AC_PHASE                     ; 90           ; Signed Integer                                                                                                                                                                                                           ;
; CLOCK_INDEX_WIDTH            ; 3            ; Signed Integer                                                                                                                                                                                                           ;
; CAPTURE_MIMIC_PATH           ; 0            ; Signed Integer                                                                                                                                                                                                           ;
; DDR_MIMIC_PATH_EN            ; 1            ; Signed Integer                                                                                                                                                                                                           ;
; DEDICATED_MEMORY_CLK_EN      ; 0            ; Signed Integer                                                                                                                                                                                                           ;
; DLL_EXPORT_IMPORT            ; EXPORT       ; String                                                                                                                                                                                                                   ;
; DWIDTH_RATIO                 ; 2            ; Signed Integer                                                                                                                                                                                                           ;
; LOCAL_IF_CLK_PS              ; 5999         ; Signed Integer                                                                                                                                                                                                           ;
; MEM_IF_CLK_PAIR_COUNT        ; 1            ; Signed Integer                                                                                                                                                                                                           ;
; MEM_IF_CLK_PS                ; 5999         ; Signed Integer                                                                                                                                                                                                           ;
; MEM_IF_CS_WIDTH              ; 1            ; Signed Integer                                                                                                                                                                                                           ;
; MEM_IF_DQ_PER_DQS            ; 8            ; Signed Integer                                                                                                                                                                                                           ;
; MEM_IF_DQS_WIDTH             ; 2            ; Signed Integer                                                                                                                                                                                                           ;
; MEM_IF_DWIDTH                ; 16           ; Signed Integer                                                                                                                                                                                                           ;
; MIF_FILENAME                 ; PLL.MIF      ; String                                                                                                                                                                                                                   ;
; PLL_EXPORT_IMPORT            ; NONE         ; String                                                                                                                                                                                                                   ;
; PLL_REF_CLK_PS               ; 5999         ; Signed Integer                                                                                                                                                                                                           ;
; PLL_TYPE                     ; ENHANCED     ; String                                                                                                                                                                                                                   ;
; SPEED_GRADE                  ; C6           ; String                                                                                                                                                                                                                   ;
; DLL_DELAY_BUFFER_MODE        ; LOW          ; String                                                                                                                                                                                                                   ;
; DLL_DELAY_CHAIN_LENGTH       ; 12           ; Signed Integer                                                                                                                                                                                                           ;
; DQS_OUT_MODE                 ; DELAY_CHAIN2 ; String                                                                                                                                                                                                                   ;
; DQS_PHASE                    ; 6000         ; Signed Integer                                                                                                                                                                                                           ;
; SCAN_CLK_DIVIDE_BY           ; 2            ; Signed Integer                                                                                                                                                                                                           ;
; USE_MEM_CLK_FOR_ADDR_CMD_CLK ; 0            ; Signed Integer                                                                                                                                                                                                           ;
+------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                                                                                                                                                    ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                                                                                                                                                                                 ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                                                                                                                                                                                 ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                 ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; COMPENSATE_CLOCK              ; CLK1              ; Untyped                                                                                                                                                                                                                                                                 ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                                                                                                                                                 ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                                                                                                                                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                                                                                                                                                                                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                                                                                                                                                 ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                                                                                                                                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                                                                                                                                                 ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                                                                                                                                                 ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK4_MULTIPLY_BY              ; 1667              ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK3_MULTIPLY_BY              ; 1667              ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK2_MULTIPLY_BY              ; 1667              ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK1_MULTIPLY_BY              ; 1667              ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK0_MULTIPLY_BY              ; 1667              ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK4_DIVIDE_BY                ; 500               ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK3_DIVIDE_BY                ; 500               ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK2_DIVIDE_BY                ; 500               ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK0_DIVIDE_BY                ; 1000              ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK2_PHASE_SHIFT              ; -1500             ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                                                                                                                                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                 ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                 ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; M                             ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; N                             ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; M2                            ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; N2                            ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; SS                            ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                 ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                 ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                                                                                                                                                 ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                                                                                                                                                 ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                                                                                                                                                 ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                                                                 ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                                                                 ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                                                                                                                                                 ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                                                                                                                                                 ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                                                                                                                                                 ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                                                                 ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                                                                 ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_SCANCLK                  ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_PHASEDONE                ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_PHASESTEP                ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_PHASEUPDOWN              ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                 ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                ; altpll_2il3       ; Untyped                                                                                                                                                                                                                                                                 ;
; VCO_FREQUENCY_CONTROL         ; MANUAL_PHASE      ; Untyped                                                                                                                                                                                                                                                                 ;
; VCO_PHASE_SHIFT_STEP          ; 107               ; Signed Integer                                                                                                                                                                                                                                                          ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                                                                                                                                                                                                                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 3                 ; Signed Integer                                                                                                                                                                                                                                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                                                                                                                                                                                                                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                                                                                          ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                                                                                                  ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                                                                                                        ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                                                                                               ;
; OE_REG                   ; UNUSED         ; Untyped                                                                                                                                                                                                                                                               ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                                                                                               ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY   ; Cyclone III    ; Untyped                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY            ; Cyclone IV E   ; Untyped                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER           ; ddio_bidir_n5h ; Untyped                                                                                                                                                                                                                                                               ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                                                                                                  ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                                                                                                        ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                                                                                               ;
; OE_REG                   ; UNUSED         ; Untyped                                                                                                                                                                                                                                                               ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                                                                                               ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY   ; Cyclone III    ; Untyped                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY            ; Cyclone IV E   ; Untyped                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER           ; ddio_bidir_ref ; Untyped                                                                                                                                                                                                                                                               ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:mem_pipe ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:resync_clk_pipe ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:write_clk_pipe ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                                                             ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_MIMIC_SAMPLE_CYCLES ; 6     ; Signed Integer                                                                                                                                                                                                                   ;
; SHIFT_REG_COUNTER_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                      ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                            ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                   ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                            ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; dcfifo_2bk1  ; Untyped                                                                                                   ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                      ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                            ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                            ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                            ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                   ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                            ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                   ;
; CBXI_PARAMETER          ; dcfifo_2bk1  ; Untyped                                                                                                   ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 251                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 252                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 61367                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 4755                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 780                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                   ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                                                                                                                                                                          ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                                                                                                                                                                                              ;
; Entity Instance               ; system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                                                                                                                                                                         ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                                                                                                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                                                                                                                                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                                                                                                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                                                                                                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                                                                                                                                              ;
; Entity Instance               ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                                                                                                                                                                         ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                                                                                                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                                                                                                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                                                                                                                                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                                                                                                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                                                                                                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                                                                                                                                              ;
+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 33                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 33                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance            ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                             ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- lpm_width           ; 50                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Entity Instance            ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- lpm_width           ; 45                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Entity Instance            ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                               ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- lpm_width           ; 39                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Entity Instance            ; ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                     ;
; Entity Instance            ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                            ;
;     -- LPM_WIDTH           ; 32                                                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                    ;
; Entity Instance            ; ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                            ;
;     -- LPM_WIDTH           ; 32                                                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                                      ; ov5640_ddr_vga     ; ov7670_ddr_vga     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo"                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo"                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst" ;
+---------------------+-------+----------+--------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                          ;
+---------------------+-------+----------+--------------------------------------------------+
; wr_length[9..8]     ; Input ; Info     ; Stuck at GND                                     ;
; wr_length[6..0]     ; Input ; Info     ; Stuck at GND                                     ;
; wr_length[7]        ; Input ; Info     ; Stuck at VCC                                     ;
; rd_length[9..8]     ; Input ; Info     ; Stuck at GND                                     ;
; rd_length[6..0]     ; Input ; Info     ; Stuck at GND                                     ;
; rd_length[7]        ; Input ; Info     ; Stuck at VCC                                     ;
; wr_addr[22..0]      ; Input ; Info     ; Stuck at GND                                     ;
; wr_max_addr[18..16] ; Input ; Info     ; Stuck at VCC                                     ;
; wr_max_addr[22..19] ; Input ; Info     ; Stuck at GND                                     ;
; wr_max_addr[15..12] ; Input ; Info     ; Stuck at GND                                     ;
; wr_max_addr[10..0]  ; Input ; Info     ; Stuck at GND                                     ;
; wr_max_addr[11]     ; Input ; Info     ; Stuck at VCC                                     ;
; rd_addr[22..0]      ; Input ; Info     ; Stuck at GND                                     ;
; rd_max_addr[18..16] ; Input ; Info     ; Stuck at VCC                                     ;
; rd_max_addr[22..19] ; Input ; Info     ; Stuck at GND                                     ;
; rd_max_addr[15..12] ; Input ; Info     ; Stuck at GND                                     ;
; rd_max_addr[10..0]  ; Input ; Info     ; Stuck at GND                                     ;
; rd_max_addr[11]     ; Input ; Info     ; Stuck at VCC                                     ;
+---------------------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0"                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soft_reset_n      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; reset_request_n   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; mem_addr          ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (15 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; local_refresh_ack ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; reset_phy_clk_n   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; aux_full_rate_clk ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; aux_half_rate_clk ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"                                                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_address ; Output ; Warning  ; Output or bidir port (24 bits) is smaller than the port expression (25 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; burst_finish  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; ddr_rst_n     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst" ;
+--------------------+-------+----------+---------------------------------------------+
; Port               ; Type  ; Severity ; Details                                     ;
+--------------------+-------+----------+---------------------------------------------+
; wr_burst_len[9..8] ; Input ; Info     ; Stuck at GND                                ;
; wr_burst_len[6..0] ; Input ; Info     ; Stuck at GND                                ;
; wr_burst_len[7]    ; Input ; Info     ; Stuck at VCC                                ;
; rd_burst_len[9..8] ; Input ; Info     ; Stuck at GND                                ;
; rd_burst_len[6..0] ; Input ; Info     ; Stuck at GND                                ;
; rd_burst_len[7]    ; Input ; Info     ; Stuck at VCC                                ;
+--------------------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_2fifo_top:ddr_2fifo_top_inst"                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; frame_write_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_read_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_config:reg_config_inst|i2c_com:u1"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "reg_config:reg_config_inst"    ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; strobe_flash ; Output ; Info     ; Explicitly unconnected ;
; reg_index    ; Output ; Info     ; Explicitly unconnected ;
; clock_20k    ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 252                 ; 251              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at ov5640_ddr_vga.v(147): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640_ddr_vga.v
    Info (12023): Found entity 1: ov5640_ddr_vga
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640/reg_config.v
    Info (12023): Found entity 1: reg_config
Warning (10229): Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640/power_on_delay.v
    Info (12023): Found entity 1: power_on_delay
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640/i2c_com.v
    Info (12023): Found entity 1: i2c_com
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640/camera_capture.v
    Info (12023): Found entity 1: camera_capture
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ddr_ctrl.v
    Info (12023): Found entity 1: ddr_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mem_burst_v2.v
    Info (12023): Found entity 1: mem_burst_v2
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_example_top.v
    Info (12023): Found entity 1: ddr2_example_top
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2.v
    Info (12023): Found entity 1: ddr2
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_alt_mem_ddrx_controller_top.v
    Info (12023): Found entity 1: ddr2_alt_mem_ddrx_controller_top
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_controller.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_addr_cmd_wrap.v
    Info (12023): Found entity 1: alt_mem_ddrx_addr_cmd_wrap
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_controller_st_top.v
    Info (12023): Found entity 1: alt_mem_ddrx_controller_st_top
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ddr2_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr2_odt_gen
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ddr3_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_ddr3_odt_gen
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_lpddr2_addr_cmd.v
    Info (12023): Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_odt_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_odt_gen
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_rdwr_data_tmg.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdwr_data_tmg
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_arbiter.v
    Info (12023): Found entity 1: alt_mem_ddrx_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_burst_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_gen
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_cmd_gen.v
    Info (12023): Found entity 1: alt_mem_ddrx_cmd_gen
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_csr.v
    Info (12023): Found entity 1: alt_mem_ddrx_csr
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_buffer.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_buffer_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_buffer_manager
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_burst_tracking.v
    Info (12023): Found entity 1: alt_mem_ddrx_burst_tracking
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_dataid_manager.v
    Info (12023): Found entity 1: alt_mem_ddrx_dataid_manager
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_fifo.v
    Info (12023): Found entity 1: alt_mem_ddrx_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_list.v
    Info (12023): Found entity 1: alt_mem_ddrx_list
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_rdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_rdata_path
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_wdata_path.v
    Info (12023): Found entity 1: alt_mem_ddrx_wdata_path
Info (12021): Found 0 design units, including 0 entities, in source file ip_core/ddr/alt_mem_ddrx_define.iv
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_decoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder
Info (12021): Found 3 design units, including 3 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_decoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_32
Info (12021): Found 3 design units, including 3 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_decoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder
    Info (12023): Found entity 3: alt_mem_ddrx_ecc_decoder_64
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_encoder.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder
Info (12021): Found 2 design units, including 2 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_encoder_32_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_32
Info (12021): Found 2 design units, including 2 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_encoder_64_syn.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder
    Info (12023): Found entity 2: alt_mem_ddrx_ecc_encoder_64
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
    Info (12023): Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_input_if.v
    Info (12023): Found entity 1: alt_mem_ddrx_input_if
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_mm_st_converter.v
    Info (12023): Found entity 1: alt_mem_ddrx_mm_st_converter
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_rank_timer.v
    Info (12023): Found entity 1: alt_mem_ddrx_rank_timer
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_sideband.v
    Info (12023): Found entity 1: alt_mem_ddrx_sideband
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_tbp.v
    Info (12023): Found entity 1: alt_mem_ddrx_tbp
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/alt_mem_ddrx_timing_param.v
    Info (12023): Found entity 1: alt_mem_ddrx_timing_param
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_phy_alt_mem_phy_seq_wrapper.v
    Info (12023): Found entity 1: ddr2_phy_alt_mem_phy_seq_wrapper
Info (12021): Found 25 design units, including 8 entities, in source file ip_core/ddr/ddr2_phy_alt_mem_phy_seq.vhd
    Info (12022): Found design unit 1: ddr2_phy_alt_mem_phy_constants_pkg
    Info (12022): Found design unit 2: ddr2_phy_alt_mem_phy_record_pkg
    Info (12022): Found design unit 3: ddr2_phy_alt_mem_phy_record_pkg-body
    Info (12022): Found design unit 4: ddr2_phy_alt_mem_phy_addr_cmd_pkg
    Info (12022): Found design unit 5: ddr2_phy_alt_mem_phy_addr_cmd_pkg-body
    Info (12022): Found design unit 6: ddr2_phy_alt_mem_phy_iram_addr_pkg
    Info (12022): Found design unit 7: ddr2_phy_alt_mem_phy_iram_addr_pkg-body
    Info (12022): Found design unit 8: ddr2_phy_alt_mem_phy_regs_pkg
    Info (12022): Found design unit 9: ddr2_phy_alt_mem_phy_regs_pkg-body
    Info (12022): Found design unit 10: ddr2_phy_alt_mem_phy_mmi-struct
    Info (12022): Found design unit 11: ddr2_phy_alt_mem_phy_admin-struct
    Info (12022): Found design unit 12: ddr2_phy_alt_mem_phy_iram_ram-struct
    Info (12022): Found design unit 13: ddr2_phy_alt_mem_phy_iram-struct
    Info (12022): Found design unit 14: ddr2_phy_alt_mem_phy_dgrb-struct
    Info (12022): Found design unit 15: ddr2_phy_alt_mem_phy_dgwb-rtl
    Info (12022): Found design unit 16: ddr2_phy_alt_mem_phy_ctrl-struct
    Info (12022): Found design unit 17: ddr2_phy_alt_mem_phy_seq-struct
    Info (12023): Found entity 1: ddr2_phy_alt_mem_phy_mmi
    Info (12023): Found entity 2: ddr2_phy_alt_mem_phy_admin
    Info (12023): Found entity 3: ddr2_phy_alt_mem_phy_iram_ram
    Info (12023): Found entity 4: ddr2_phy_alt_mem_phy_iram
    Info (12023): Found entity 5: ddr2_phy_alt_mem_phy_dgrb
    Info (12023): Found entity 6: ddr2_phy_alt_mem_phy_dgwb
    Info (12023): Found entity 7: ddr2_phy_alt_mem_phy_ctrl
    Info (12023): Found entity 8: ddr2_phy_alt_mem_phy_seq
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_phy.v
    Info (12023): Found entity 1: ddr2_phy
Info (12021): Found 12 design units, including 12 entities, in source file ip_core/ddr/ddr2_phy_alt_mem_phy.v
    Info (12023): Found entity 1: ddr2_phy_alt_mem_phy
    Info (12023): Found entity 2: ddr2_phy_alt_mem_phy_clk_reset
    Info (12023): Found entity 3: ddr2_phy_alt_mem_phy_ac
    Info (12023): Found entity 4: ddr2_phy_alt_mem_phy_addr_cmd
    Info (12023): Found entity 5: ddr2_phy_alt_mem_phy_dp_io
    Info (12023): Found entity 6: ddr2_phy_alt_mem_phy_read_dp
    Info (12023): Found entity 7: ddr2_phy_alt_mem_phy_write_dp_fr
    Info (12023): Found entity 8: ddr2_phy_alt_mem_phy_rdata_valid
    Info (12023): Found entity 9: ddr2_phy_alt_mem_phy_mux
    Info (12023): Found entity 10: ddr2_phy_alt_mem_phy_mimic
    Info (12023): Found entity 11: ddr2_phy_alt_mem_phy_mimic_debug
    Info (12023): Found entity 12: ddr2_phy_alt_mem_phy_reset_pipe
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v
    Info (12023): Found entity 1: ddr2_phy_alt_mem_phy_pll
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ddr_2fifo_top.v
    Info (12023): Found entity 1: ddr_2fifo_top
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dcfifo_ctrl.v
    Info (12023): Found entity 1: dcfifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fifo/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fifo/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 2 design units, including 2 entities, in source file rtl/system_ctrl.v
    Info (12023): Found entity 1: system_ctrl
    Info (12023): Found entity 2: system_delay
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/pll/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga_disp.v
    Info (12023): Found entity 1: vga_disp
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bank_switch.v
    Info (12023): Found entity 1: bank_switch
Warning (10236): Verilog HDL Implicit Net warning at ov5640_ddr_vga.v(144): created implicit net for "vga_valid"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(30): created implicit net for "ack"
Warning (10236): Verilog HDL Implicit Net warning at reg_config.v(33): created implicit net for "tr_end"
Warning (10236): Verilog HDL Implicit Net warning at ddr_2fifo_top.v(66): created implicit net for "phy_clk"
Warning (10037): Verilog HDL or VHDL warning at vga_disp.v(68): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vga_disp.v(77): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vga_disp.v(82): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vga_disp.v(92): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vga_disp.v(101): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vga_disp.v(105): conditional expression evaluates to a constant
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(41): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(42): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(43): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(44): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(45): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(46): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at mem_burst_v2.v(47): Parameter Declaration in module "mem_burst_v2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "ov5640_ddr_vga" for the top level hierarchy
Info (12128): Elaborating entity "system_ctrl" for hierarchy "system_ctrl:u_system_ctrl"
Info (12128): Elaborating entity "system_delay" for hierarchy "system_ctrl:u_system_ctrl|system_delay:u_system_delay"
Info (12128): Elaborating entity "pll" for hierarchy "system_ctrl:u_system_ctrl|pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "100"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "159"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "system_ctrl:u_system_ctrl|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "power_on_delay" for hierarchy "power_on_delay:power_on_delay_inst"
Info (12128): Elaborating entity "reg_config" for hierarchy "reg_config:reg_config_inst"
Info (10264): Verilog HDL Case Statement information at reg_config.v(99): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "i2c_com" for hierarchy "reg_config:reg_config_inst|i2c_com:u1"
Warning (10230): Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_com.v(43): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "camera_capture" for hierarchy "camera_capture:camera_capture_inst"
Info (12128): Elaborating entity "vga_disp" for hierarchy "vga_disp:vga_disp_inst"
Warning (10230): Verilog HDL assignment warning at vga_disp.v(70): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at vga_disp.v(94): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "ddr_2fifo_top" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst"
Info (12128): Elaborating entity "ddr_ctrl" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst"
Info (12128): Elaborating entity "mem_burst_v2" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|mem_burst_v2:mem_burst_m0"
Critical Warning (10237): Verilog HDL warning at mem_burst_v2.v(84): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Info (10264): Verilog HDL Case Statement information at mem_burst_v2.v(168): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(193): truncated value with size 10 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(195): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(204): truncated value with size 10 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(206): truncated value with size 10 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(209): truncated value with size 10 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(211): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(214): truncated value with size 10 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(216): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(218): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(231): truncated value with size 25 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at mem_burst_v2.v(236): truncated value with size 25 to match size of target (24)
Info (10264): Verilog HDL Case Statement information at mem_burst_v2.v(226): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ddr2" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0"
Warning (12125): Using design file ip_core/ddr/ddr2_controller_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddr2_controller_phy
Info (12128): Elaborating entity "ddr2_controller_phy" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst"
Info (12128): Elaborating entity "ddr2_alt_mem_ddrx_controller_top" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_mm_st_converter" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"
Warning (10036): Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(141): object "avl_burstbegin_reg" assigned a value but never read
Info (12128): Elaborating entity "alt_mem_ddrx_controller_st_top" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_controller" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"
Critical Warning (10169): Verilog HDL warning at alt_mem_ddrx_controller.v(499): the port and data declarations for array port "afi_rrank" do not specify the same range for each dimension
Warning (10359): HDL warning at alt_mem_ddrx_controller.v(993): see declaration for object "afi_rrank"
Critical Warning (10169): Verilog HDL warning at alt_mem_ddrx_controller.v(500): the port and data declarations for array port "afi_wrank" do not specify the same range for each dimension
Warning (10359): HDL warning at alt_mem_ddrx_controller.v(994): see declaration for object "afi_wrank"
Warning (10230): Verilog HDL assignment warning at alt_mem_ddrx_controller.v(993): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at alt_mem_ddrx_controller.v(994): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "alt_mem_ddrx_input_if" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_input_if:input_if_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_cmd_gen" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_tbp" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_arbiter" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_burst_gen" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_addr_cmd_wrap" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_addr_cmd" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_odt_gen" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ddr2_odt_gen" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ddr3_odt_gen" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_rdwr_data_tmg" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_wdata_path" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_burst_tracking" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_dataid_manager" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list"
Info (12128): Elaborating entity "alt_mem_ddrx_buffer" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vll1.tdf
    Info (12023): Found entity 1: altsyncram_vll1
Info (12128): Elaborating entity "altsyncram_vll1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_vll1:auto_generated"
Info (12128): Elaborating entity "alt_mem_ddrx_buffer" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lil1.tdf
    Info (12023): Found entity 1: altsyncram_lil1
Info (12128): Elaborating entity "altsyncram_lil1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_lil1:auto_generated"
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "50"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5841.tdf
    Info (12023): Found entity 1: scfifo_5841
Info (12128): Elaborating entity "scfifo_5841" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ej31.tdf
    Info (12023): Found entity 1: a_dpfifo_ej31
Info (12128): Elaborating entity "a_dpfifo_ej31" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jrd1.tdf
    Info (12023): Found entity 1: altsyncram_jrd1
Info (12128): Elaborating entity "altsyncram_jrd1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|altsyncram_jrd1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cmpr_gs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cmpr_gs8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cntr_tnb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cntr_ao7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb
Info (12128): Elaborating entity "cntr_unb" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_5841:auto_generated|a_dpfifo_ej31:dpfifo|cntr_unb:wr_ptr"
Info (12128): Elaborating entity "alt_mem_ddrx_rdata_path" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "45"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_p941.tdf
    Info (12023): Found entity 1: scfifo_p941
Info (12128): Elaborating entity "scfifo_p941" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_2l31.tdf
    Info (12023): Found entity 1: a_dpfifo_2l31
Info (12128): Elaborating entity "a_dpfifo_2l31" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rud1.tdf
    Info (12023): Found entity 1: altsyncram_rud1
Info (12128): Elaborating entity "altsyncram_rud1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_rud1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf
    Info (12023): Found entity 1: cmpr_hs8
Info (12128): Elaborating entity "cmpr_hs8" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cmpr_hs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_hs8" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cmpr_hs8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf
    Info (12023): Found entity 1: cntr_bo7
Info (12128): Elaborating entity "cntr_bo7" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cntr_bo7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_p941:auto_generated|a_dpfifo_2l31:dpfifo|cntr_vnb:wr_ptr"
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "39"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_c841.tdf
    Info (12023): Found entity 1: scfifo_c841
Info (12128): Elaborating entity "scfifo_c841" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_lj31.tdf
    Info (12023): Found entity 1: a_dpfifo_lj31
Info (12128): Elaborating entity "a_dpfifo_lj31" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1sd1.tdf
    Info (12023): Found entity 1: altsyncram_1sd1
Info (12128): Elaborating entity "altsyncram_1sd1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_c841:auto_generated|a_dpfifo_lj31:dpfifo|altsyncram_1sd1:FIFOram"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_list" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_fifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_j941.tdf
    Info (12023): Found entity 1: scfifo_j941
Info (12128): Elaborating entity "scfifo_j941" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_sk31.tdf
    Info (12023): Found entity 1: a_dpfifo_sk31
Info (12128): Elaborating entity "a_dpfifo_sk31" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fud1.tdf
    Info (12023): Found entity 1: altsyncram_fud1
Info (12128): Elaborating entity "altsyncram_fud1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_j941:auto_generated|a_dpfifo_sk31:dpfifo|altsyncram_fud1:FIFOram"
Info (12128): Elaborating entity "alt_mem_ddrx_buffer" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "33"
    Info (12134): Parameter "width_b" = "33"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pl1.tdf
    Info (12023): Found entity 1: altsyncram_7pl1
Info (12128): Elaborating entity "altsyncram_7pl1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_7pl1:auto_generated"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_encoder_decoder_wrapper" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_encoder" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"
Warning (10230): Verilog HDL assignment warning at alt_mem_ddrx_ecc_encoder.v(190): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_encoder_32" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_encoder_32_altecc_encoder" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|alt_mem_ddrx_ecc_encoder_32:encoder_inst|alt_mem_ddrx_ecc_encoder_32_altecc_encoder:alt_mem_ddrx_ecc_encoder_32_altecc_encoder_component"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_decoder" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_decoder_32" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_decoder_32_altecc_decoder" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component"
Info (12128): Elaborating entity "alt_mem_ddrx_ecc_decoder_32_decode" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst|alt_mem_ddrx_ecc_decoder_32:decoder_inst|alt_mem_ddrx_ecc_decoder_32_altecc_decoder:alt_mem_ddrx_ecc_decoder_32_altecc_decoder_component|alt_mem_ddrx_ecc_decoder_32_decode:error_bit_decoder"
Info (12128): Elaborating entity "alt_mem_ddrx_sideband" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_rank_timer" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst"
Info (12128): Elaborating entity "alt_mem_ddrx_timing_param" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst"
Info (12128): Elaborating entity "ddr2_phy" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst"
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(462): object "ctl_mem_dqs" assigned a value but never read
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_dp_io" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio"
Info (12128): Elaborating entity "altddio_in" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_9gd.tdf
    Info (12023): Found entity 1: ddio_in_9gd
Info (12128): Elaborating entity "ddio_in_9gd" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_read_dp" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf
    Info (12023): Found entity 1: altsyncram_reh1
Info (12128): Elaborating entity "altsyncram_reh1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_reh1:auto_generated"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_write_dp_fr" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp"
Warning (10230): Verilog HDL assignment warning at ddr2_phy_alt_mem_phy.v(3585): truncated value with size 2 to match size of target (1)
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_addr_cmd" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_ac" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object "ac_h_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object "ac_l_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object "ac_h_2r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object "ac_l_2r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object "ac_2x_retime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object "ac_2x_retime_r" assigned a value but never read
Info (12128): Elaborating entity "altddio_out" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "ON"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_nhd.tdf
    Info (12023): Found entity 1: ddio_out_nhd
Info (12128): Elaborating entity "ddio_out_nhd" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_ac" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object "ac_h_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object "ac_l_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object "ac_h_2r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object "ac_l_2r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object "ac_2x_retime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object "ac_2x_retime_r" assigned a value but never read
Info (12128): Elaborating entity "altddio_out" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_akd.tdf
    Info (12023): Found entity 1: ddio_out_akd
Info (12128): Elaborating entity "ddio_out_akd" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_seq_wrapper" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_seq" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst"
Warning (10631): VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable "static_rst_offset", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable "phs_shft_busy_1r", which holds its previous value in one or more paths through the process
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_admin" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_dgrb" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb"
Warning (10631): VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(9404): inferring latch(es) for signal or variable "sig_iram_wds_req", which holds its previous value in one or more paths through the process
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_dgwb" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_ctrl" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_rdata_valid" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe"
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(3772): object "rdv_pipe_ip_beat2_r" assigned a value but never read
Info (12128): Elaborating entity "altsyncram" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_boi1.tdf
    Info (12023): Found entity 1: altsyncram_boi1
Info (12128): Elaborating entity "altsyncram_boi1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_boi1:auto_generated"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_clk_reset" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk"
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1222): object "global_reset_ams_n" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1223): object "global_reset_ams_n_r" assigned a value but never read
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_pll" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1667"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1667"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "500"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1667"
    Info (12134): Parameter "clk2_phase_shift" = "-1500"
    Info (12134): Parameter "clk3_divide_by" = "500"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1667"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "500"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1667"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_USED"
    Info (12134): Parameter "port_phasedone" = "PORT_USED"
    Info (12134): Parameter "port_phasestep" = "PORT_USED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_USED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "vco_frequency_control" = "MANUAL_PHASE"
    Info (12134): Parameter "vco_phase_shift_step" = "107"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "width_phasecounterselect" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_2il3.tdf
    Info (12023): Found entity 1: altpll_2il3
Info (12128): Elaborating entity "altpll_2il3" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_4ho.tdf
    Info (12023): Found entity 1: altpll_dyn_phase_le_4ho
Info (12128): Elaborating entity "altpll_dyn_phase_le_4ho" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2"
Warning (287013): Variable or input pin "datad" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_5ho.tdf
    Info (12023): Found entity 1: altpll_dyn_phase_le_5ho
Info (12128): Elaborating entity "altpll_dyn_phase_le_5ho" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4"
Warning (287013): Variable or input pin "datad" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_6ho.tdf
    Info (12023): Found entity 1: altpll_dyn_phase_le_6ho
Info (12128): Elaborating entity "altpll_dyn_phase_le_6ho" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5"
Warning (287013): Variable or input pin "datad" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22e.tdf
    Info (12023): Found entity 1: cntr_22e
Info (12128): Elaborating entity "cntr_22e" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|cntr_22e:phasestep_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12128): Elaborating entity "cmpr_ogc" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|cntr_22e:phasestep_counter|cmpr_ogc:cmpr12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8ge.tdf
    Info (12023): Found entity 1: cntr_8ge
Info (12128): Elaborating entity "cntr_8ge" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|cntr_8ge:pll_internal_phasestep"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc
Info (12128): Elaborating entity "cmpr_pgc" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_2il3:auto_generated|cntr_8ge:pll_internal_phasestep|cmpr_pgc:cmpr14"
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p"
Warning (287001): Assertion warning: oe input port is not connected
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "implement_input_in_lcell" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_n5h.tdf
    Info (12023): Found entity 1: ddio_bidir_n5h
Info (12128): Elaborating entity "ddio_bidir_n5h" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated"
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n"
Warning (287001): Assertion warning: oe input port is not connected
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "implement_input_in_lcell" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_ref.tdf
    Info (12023): Found entity 1: ddio_bidir_ref
Info (12128): Elaborating entity "ddio_bidir_ref" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_ref:auto_generated"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_reset_pipe" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_reset_pipe" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe"
Info (12128): Elaborating entity "ddr2_phy_alt_mem_phy_mimic" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc"
Info (12128): Elaborating entity "dcfifo_ctrl" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst"
Info (12128): Elaborating entity "wrfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_2bk1.tdf
    Info (12023): Found entity 1: dcfifo_2bk1
Info (12128): Elaborating entity "dcfifo_2bk1" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qj31.tdf
    Info (12023): Found entity 1: altsyncram_qj31
Info (12128): Elaborating entity "altsyncram_qj31" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|altsyncram_qj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qld
Info (12128): Elaborating entity "alt_synch_pipe_qld" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_se9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_tld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_2bk1:auto_generated|cmpr_n76:rdempty_eq_comp"
Info (12128): Elaborating entity "rdfifo" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|dcfifo_ctrl:dcfifo_ctrl_inst|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "bank_switch" for hierarchy "ddr_2fifo_top:ddr_2fifo_top_inst|bank_switch:bank_switch_inst"
Warning (12030): Port "q" on the entity instantiation of "decoder_inst" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "q" on the entity instantiation of "decoder_inst" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "itf_cmd_id" on the entity instantiation of "controller_inst" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12030): Port "itf_rd_data_error" on the entity instantiation of "controller_inst" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "itf_cmd_id" on the entity instantiation of "mm_st_converter_inst" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Warning (12020): Port "itf_rd_data_error" on the entity instantiation of "mm_st_converter_inst" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|itf_rd_data_error[1]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ddr_2fifo_top:ddr_2fifo_top_inst|ddr_ctrl:ddr_ctrl_inst|local_address[24]" is missing source, defaulting to GND
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4424.tdf
    Info (12023): Found entity 1: altsyncram_4424
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf
    Info (12023): Found entity 1: cntr_4ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file E:/Project/AX530/verilog/ov5640_ddr_vga/output_files/ov7670_ddr_vga.map.smsg


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in E:/Project/AX530/verilog/ov5640_ddr_vga/output_files/ov7670_ddr_vga.map.smsg.


