import os
import shutil
from importlib.util import find_spec

from assassyn.frontend import *
from assassyn.backend import elaborate, config
from assassyn import utils

# å¯¼å…¥æ‰€æœ‰æ¨¡å—
from .control_signals import *
from .fetch import Fetcher, FetcherImpl
from .decoder import Decoder, DecoderImpl
from .hazard_unit import HazardUnit
from .execution import Execution
from .memory import MemoryAccess, SingleMemory
from .writeback import WriteBack
from .btb import BTB, BTBImpl
from .tournament_predictor import TournamentPredictor, TournamentPredictorImpl

# å…¨å±€å·¥ä½œåŒºè·¯å¾„
current_path = os.path.dirname(os.path.abspath(__file__))
workspace = os.path.join(current_path, ".workspace")


# å¤åˆ¶æ–‡ä»¶è¿›å…¥å½“å‰ç›®å½•ä¸‹æŒ‡å®šè·¯å¾„ï¼ˆæ²™ç›’ï¼‰
def load_test_case(case_name, source_subdir="workloads"):
    # =========================================================
    # 1. è·¯å¾„è®¡ç®— (ä½¿ç”¨ç»å¯¹è·¯å¾„è§£å†³ Apptainer/æŒ‚è½½é—®é¢˜)
    # =========================================================

    # è·å–å½“å‰è„šæœ¬ (src/main.py) çš„ç»å¯¹è·¯å¾„
    current_file_path = os.path.abspath(__file__)
    # è·å– src ç›®å½•
    src_dir = os.path.dirname(current_file_path)
    # è·å–é¡¹ç›®æ ¹ç›®å½• (å‡è®¾ src çš„ä¸Šä¸€çº§æ˜¯é¡¹ç›®æ ¹ç›®å½•)
    project_root = os.path.dirname(src_dir)

    # æ„é€ æºæ–‡ä»¶ç›®å½•: .../MyCPU/workloads
    source_dir = os.path.join(project_root, source_subdir)

    # æ„é€ æ²™ç›’ç›®å½•: .../MyCPU/src/workspace
    workspace_dir = os.path.join(src_dir, ".workspace")

    print(f"[*] Source Dir: {source_dir}")
    print(f"[*] Workspace : {workspace_dir}")

    # =========================================================
    # 2. ç¯å¢ƒæ¸…ç† (æ²™ç›’é‡ç½®)
    # =========================================================
    if os.path.exists(workspace_dir):
        shutil.rmtree(workspace_dir)  # æš´åŠ›åˆ é™¤æ—§ç›®å½•
    os.makedirs(workspace_dir)  # é‡å»ºç©ºç›®å½•

    # =========================================================
    # 3. æ–‡ä»¶æ¬è¿ (Copy & Rename)
    # =========================================================

    # å®šä¹‰æºæ–‡ä»¶å
    src_exe = os.path.join(source_dir, f"{case_name}.exe")

    # å®šä¹‰ç›®æ ‡æ–‡ä»¶å
    dst_RAM = os.path.join(workspace_dir, f"workload.exe")

    # --- å¤åˆ¶ RAM æ–‡ä»¶ (.exe) -> cache ---
    if os.path.exists(src_exe):
        shutil.copy(src_exe, dst_RAM)
        print(f"  -> Copied Instruction: {case_name}.exe ==> workload.exe")
    else:
        # å¦‚æœæ‰¾ä¸åˆ°æºæ–‡ä»¶ï¼ŒæŠ›å‡ºé”™è¯¯ï¼ˆå› ä¸ºæŒ‡ä»¤æ–‡ä»¶æ˜¯å¿…é¡»çš„ï¼‰
        raise FileNotFoundError(f"Test case not found: {src_exe}")


class Driver(Module):
    def __init__(self):
        super().__init__(ports={})

    @module.combinational
    def build(self, fetcher: Module):
        fetcher.async_called()


def build_cpu(depth_log, enable_branch_prediction=True):
    """
    æ„å»º CPU ç³»ç»Ÿã€‚
    
    Args:
        depth_log: SRAM æ·±åº¦çš„å¯¹æ•° (depth = 2^depth_log)
        enable_branch_prediction: åˆ†æ”¯é¢„æµ‹å¼€å…³
            - True: ä½¿ç”¨ BTB + Tournament Predictor è¿›è¡Œåˆ†æ”¯é¢„æµ‹
            - False: é»˜è®¤ PC+4ï¼Œä¸ä½¿ç”¨åˆ†æ”¯é¢„æµ‹
    """
    sys_name = "rv32i_cpu"
    sys = SysBuilder(sys_name)

    RAM_path = os.path.join(workspace, f"workload.exe")
    print(f"[*] Ins Path: {RAM_path}")
    print(f"[*] Branch Prediction: {'Enabled (BTB + Tournament Predictor)' if enable_branch_prediction else 'Disabled (PC+4)'}")

    with sys:
        # 1. ç‰©ç†èµ„æºåˆå§‹åŒ–
        cache = SRAM(width=32, depth=1 << depth_log, init_file=RAM_path)
        cache.name = "cache"

        # å¯„å­˜å™¨å †
        reg_file = RegArray(Bits(32), 32)

        # å…¨å±€çŠ¶æ€å¯„å­˜å™¨
        branch_target_reg = RegArray(Bits(32), 1)
        wb_bypass_reg = RegArray(Bits(32), 1)
        ex_bypass_reg = RegArray(Bits(32), 1)
        mem_bypass_reg = RegArray(Bits(32), 1)

        # 2. æ¨¡å—å®ä¾‹åŒ–
        fetcher = Fetcher()
        fetcher_impl = FetcherImpl()

        # BTB and Tournament Predictor (conditional based on enable_branch_prediction)
        if enable_branch_prediction:
            # BTB for branch prediction
            btb = BTB(num_entries=64, index_bits=6)
            btb_impl = BTBImpl(num_entries=64, index_bits=6)

            # Tournament Predictor for branch direction prediction
            tp = TournamentPredictor(num_entries=64, index_bits=6, history_bits=6)
            tp_impl = TournamentPredictorImpl(num_entries=64, index_bits=6, history_bits=6)
        else:
            btb = None
            btb_impl = None
            tp = None
            tp_impl = None

        decoder = Decoder()
        decoder_impl = DecoderImpl()
        hazard_unit = HazardUnit()

        executor = Execution()
        memory_unit = MemoryAccess()
        memory_single = SingleMemory()
        writeback = WriteBack()

        driver = Driver()

        # 3. é€†åºæ„å»º

        # --- Step 0: BTB å’Œ Tournament Predictor æ„å»ºï¼ˆä»…åœ¨å¼€å…³æ‰“å¼€æ—¶ï¼‰ ---
        if enable_branch_prediction:
            btb_valid, btb_tags, btb_targets = btb.build()
            tp_bimodal, tp_gshare, tp_ghr, tp_selector = tp.build()
        else:
            btb_valid, btb_tags, btb_targets = None, None, None
            tp_bimodal, tp_gshare, tp_ghr, tp_selector = None, None, None, None

        # --- Step A: WB é˜¶æ®µ ---
        wb_rd = writeback.build(
            reg_file=reg_file,
            wb_bypass_reg=wb_bypass_reg,
        )

        # --- Step B: MEM é˜¶æ®µ ---
        mem_rd, mem_is_store = memory_unit.build(
            wb_module=writeback,
            sram_dout=cache.dout,
            mem_bypass_reg=mem_bypass_reg,
        )

        # --- Step C: EX é˜¶æ®µ ---
        ex_rd, ex_addr, ex_is_load, ex_is_store, ex_width, ex_rs2, ex_mul_busy, ex_div_busy = executor.build(
            mem_module=memory_unit,
            ex_bypass=ex_bypass_reg,
            mem_bypass=mem_bypass_reg,
            wb_bypass=wb_bypass_reg,
            branch_target_reg=branch_target_reg,
            btb_impl=btb_impl,
            btb_valid=btb_valid,
            btb_tags=btb_tags,
            btb_targets=btb_targets,
            tp_impl=tp_impl,
            tp_bimodal=tp_bimodal,
            tp_gshare=tp_gshare,
            tp_ghr=tp_ghr,
            tp_selector=tp_selector,
        )

        # --- Step D: ID é˜¶æ®µ (Shell) ---
        pre_pkt, rs1, rs2 = decoder.build(
            icache_dout=cache.dout,
            reg_file=reg_file,
        )

        # --- Step E: Hazard Unit ---
        rs1_sel, rs2_sel, stall_if = hazard_unit.build(
            rs1_idx=rs1,
            rs2_idx=rs2,
            ex_rd=ex_rd,
            ex_is_load=ex_is_load,
            ex_is_store=ex_is_store,
            ex_mul_busy=ex_mul_busy,
            ex_div_busy=ex_div_busy,
            mem_is_store=mem_is_store,
            mem_rd=mem_rd,
            wb_rd=wb_rd,
        )

        # --- Step F: ID é˜¶æ®µ (Core) ---
        decoder_impl.build(
            pre=pre_pkt,
            executor=executor,
            rs1_sel=rs1_sel,
            rs2_sel=rs2_sel,
            stall_if=stall_if,
            branch_target_reg=branch_target_reg,
        )

        # --- Step G: IF é˜¶æ®µ ---
        pc_reg, pc_addr, last_pc_reg = fetcher.build()
        current_pc = fetcher_impl.build(
            pc_reg=pc_reg,
            pc_addr=pc_addr,
            last_pc_reg=last_pc_reg,
            decoder=decoder,
            stall_if=stall_if,
            branch_target=branch_target_reg,
            btb_impl=btb_impl,
            btb_valid=btb_valid,
            btb_tags=btb_tags,
            btb_targets=btb_targets,
            tp_impl=tp_impl,
            tp_bimodal=tp_bimodal,
            tp_gshare=tp_gshare,
            tp_ghr=tp_ghr,
            tp_selector=tp_selector,
        )

        # --- Step H: SRAM é©±åŠ¨ ---
        memory_single.build(
            if_addr=current_pc,
            mem_addr=ex_addr,
            re=ex_is_load,
            we=ex_is_store,
            wdata=ex_rs2,
            width=ex_width,
            sram=cache,
        )

        # --- Step I: è¾…åŠ©é©±åŠ¨ ---
        driver.build(fetcher=fetcher)

        """RegArray exposing"""
        sys.expose_on_top(reg_file, kind="Output")

    return sys


# ==============================================================================
# ä¸»ç¨‹åºå…¥å£
# ==============================================================================

if __name__ == "__main__":
    # æ„å»º CPU æ¨¡å—
    # enable_branch_prediction=True: ä½¿ç”¨ BTB + Tournament Predictor
    # enable_branch_prediction=False: é»˜è®¤ PC+4ï¼Œä¸ä½¿ç”¨åˆ†æ”¯é¢„æµ‹
    load_test_case("vvadd")
    sys_builder = build_cpu(depth_log=16, enable_branch_prediction=True)

    circ_path = os.path.join(workspace, f"circ.txt")
    with open(circ_path, "w") as f:
        print(sys_builder, file=f)

    print(f"ğŸš€ Compiling system: {sys_builder.name}...")

    # é…ç½®
    cfg = config(
        verilog=True,
        sim_threshold=1000000,
        resource_base="",
        idle_threshold=1000000,
    )

    # ç”Ÿæˆæºç 
    simulator_path, verilog_path = elaborate(sys_builder, **cfg)

    # ç¼–è¯‘äºŒè¿›åˆ¶
    try:
        # build_simulator å†…éƒ¨ä¼šè°ƒç”¨ cargo buildï¼Œå®ƒçš„è¾“å‡ºæˆ‘ä»¬æš‚æ—¶ä¸ç®¡
        # åªè¦æœ€å binary_path å­˜åœ¨å°±è¡Œ
        binary_path = utils.build_simulator(simulator_path)
        print(f"ğŸ”¨ Building binary from: {binary_path}")
    except Exception as e:
        print(f"âŒ Simulator build failed: {e}")
        raise e

    # è¿è¡Œæ¨¡æ‹Ÿå™¨ï¼Œæ•è·è¾“å‡º
    print(f"ğŸƒ Running simulation...")
    print(simulator_path)
    print(verilog_path)
    raw = utils.run_simulator(binary_path=binary_path)
    log_path = os.path.join(workspace, f"raw.log")
    with open(log_path, "w") as f:
        print(raw, file=f)

    # è¿è¡Œverilogæ¨¡æ‹Ÿå™¨ï¼Œæ•è·è¾“å‡º
    if find_spec("cocotb.runner") is None:
        print("âš ï¸ Skipping cocotb Verilator run because cocotb is not installed. Install with `pip install cocotb` to enable.")
    else:
        print(f"ğŸƒ Running simulation(verilog)...")
        raw = utils.run_verilator(verilog_path)
        log_path = os.path.join(workspace, f"verilog_raw.log")
        with open(log_path, "w") as f:
            print(raw, file=f)

    print("Done.")
