<profile>

<section name = "Vivado HLS Report for 'pixel_unpack'" level="0">
<item name = "Date">Mon Mar  1 13:01:21 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">pixel_unpack</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">7.00 ns, 2.302 ns, 0.88 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 7, 4, 4, ?, yes</column>
<column name="- Loop 2">?, ?, 2, 1, 1, ?, yes</column>
<column name="- Loop 3">?, ?, 5, 4, 4, ?, yes</column>
<column name="- Loop 4">?, ?, 3, 2, 2, ?, yes</column>
<column name="- Loop 5">?, ?, 3, 2, 2, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 48, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 68, 104, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 282, -</column>
<column name="Register">-, -, 182, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="pixel_unpack_AXILiteS_s_axi_U">pixel_unpack_AXILiteS_s_axi, 0, 0, 68, 104, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln46_1_fu_313_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln46_fu_307_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln718_1_fu_300_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln718_fu_294_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">101, 21, 1, 21</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="stream_in_32_TDATA_blk_n">9, 2, 1, 2</column>
<column name="stream_out_24_TDATA_blk_n">9, 2, 1, 2</column>
<column name="stream_out_24_TDATA_int">59, 14, 24, 336</column>
<column name="stream_out_24_TLAST_int">38, 7, 1, 7</column>
<column name="stream_out_24_TUSER_int">21, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="empty_4_reg_449_1">1, 0, 1, 0</column>
<column name="empty_4_reg_449_2">1, 0, 1, 0</column>
<column name="empty_reg_438_1">1, 0, 1, 0</column>
<column name="empty_reg_438_2">1, 0, 1, 0</column>
<column name="last_1_reg_378">1, 0, 1, 0</column>
<column name="last_2_reg_358">1, 0, 1, 0</column>
<column name="last_reg_398">1, 0, 1, 0</column>
<column name="mode_0_data_reg">32, 0, 32, 0</column>
<column name="mode_0_vld_reg">0, 0, 1, 1</column>
<column name="or_ln46_1_reg_465">1, 0, 1, 0</column>
<column name="p_Result_3_3_reg_475">24, 0, 24, 0</column>
<column name="reg_183">8, 0, 8, 0</column>
<column name="reg_187">8, 0, 8, 0</column>
<column name="reg_191">8, 0, 8, 0</column>
<column name="reg_195">16, 0, 16, 0</column>
<column name="trunc_ln647_1_reg_455">16, 0, 16, 0</column>
<column name="trunc_ln647_2_reg_470">8, 0, 8, 0</column>
<column name="trunc_ln647_reg_444">24, 0, 24, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, pixel_unpack, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, pixel_unpack, return value</column>
<column name="control">in, 1, ap_ctrl_none, pixel_unpack, return value</column>
<column name="ap_rst_n_control">in, 1, ap_ctrl_none, pixel_unpack, return value</column>
<column name="stream_in_32_TDATA">in, 32, axis, stream_in_32_data_V, pointer</column>
<column name="stream_in_32_TVALID">in, 1, axis, stream_in_32_last_V, pointer</column>
<column name="stream_in_32_TREADY">out, 1, axis, stream_in_32_last_V, pointer</column>
<column name="stream_in_32_TLAST">in, 1, axis, stream_in_32_last_V, pointer</column>
<column name="stream_in_32_TUSER">in, 1, axis, stream_in_32_user_V, pointer</column>
<column name="stream_out_24_TDATA">out, 24, axis, stream_out_24_data_V, pointer</column>
<column name="stream_out_24_TVALID">out, 1, axis, stream_out_24_last_V, pointer</column>
<column name="stream_out_24_TREADY">in, 1, axis, stream_out_24_last_V, pointer</column>
<column name="stream_out_24_TLAST">out, 1, axis, stream_out_24_last_V, pointer</column>
<column name="stream_out_24_TUSER">out, 1, axis, stream_out_24_user_V, pointer</column>
</table>
</item>
</section>
</profile>
