5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd dly_assign1.vcd -o dly_assign1.cdd -v dly_assign1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" dly_assign1.v 1 27 1
2 1 5 8000c 1 3d 121002 0 0 1 34 2 $u0
2 2 12 8000c 1 3d 121002 0 0 1 34 2 $u1
1 a 3 830004 1 0 0 0 1 33 102
1 b 3 830007 1 0 0 0 1 33 1002
1 c 3 83000a 1 0 0 0 1 33 2
4 1 0 0
4 2 0 0
3 1 main.$u0 "main.$u0" dly_assign1.v 0 10 1
2 3 6 20002 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 4 6 10002 2 2c 23100a 3 0 32 34 aa aa aa aa aa aa aa aa
2 5 6 30003 1 4e 20002 0 0 1 34 2
2 6 7 c000f 1 0 20004 0 0 1 36 0
2 7 7 80008 0 1 400 0 0 a
2 8 7 8000f 1 37 6 6 7
2 9 8 c000c 0 1 10 0 0 c
2 10 8 80008 1 1 18 0 0 b
2 11 8 8000c 1 9 20038 9 10 1 34 102
2 12 8 60006 0 0 20010 0 0 32 96 11 0 0 0 0 0 0 0
2 13 8 50006 0 2c 220028 12 0 1 34 2
2 14 8 5000c 1 56 20030 11 13 1 34 2
2 15 8 10001 0 1 400 0 0 a
2 16 8 1000c 2 55 2 14 15
2 17 9 50008 1 0 20008 0 0 1 36 1
2 18 9 10001 0 1 400 0 0 c
2 19 9 10008 1 37 a 17 18
4 19 0 0
4 16 19 0
4 8 16 16
4 5 8 8
4 4 5 0
3 1 main.$u1 "main.$u1" dly_assign1.v 0 16 1
2 20 13 50008 1 0 20008 0 0 1 36 1
2 21 13 10001 0 1 400 0 0 b
2 22 13 10008 1 37 1100a 20 21
2 23 14 20002 1 0 20008 0 0 32 96 4 0 0 0 0 0 0 0
2 24 14 10002 2 2c 22000a 23 0 32 34 aa aa aa aa aa aa aa aa
2 25 14 30003 1 4e 20002 0 0 1 34 2
2 26 15 50008 1 0 20004 0 0 1 36 0
2 27 15 10001 0 1 400 0 0 b
2 28 15 10008 1 37 6 26 27
4 28 0 0
4 25 28 28
4 24 25 0
4 22 24 24
3 1 main.$u2 "main.$u2" dly_assign1.v 0 25 1
