$date
	Thu Jul 31 10:36:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module myComp_tb $end
$var wire 3 ! out [1:3] $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 3 $ out [1:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 $
0#
0"
b10 !
$end
#10000
b1 !
b1 $
1#
#20000
b100 !
b100 $
0#
1"
#30000
b10 !
b10 $
1#
#40000
