{"vcs1":{"timestamp_begin":1747287852.802677479, "rt":10.98, "ut":11.01, "st":0.68}}
{"vcselab":{"timestamp_begin":1747287863.865806116, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747287864.313515090, "rt":0.41, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747287852.186545413}
{"VCS_COMP_START_TIME": 1747287852.186545413}
{"VCS_COMP_END_TIME": 1747287864.878921300}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486428}}
{"vcselab": {"peak_mem": 183884}}
