<font size=2 face="Verdana, Arial, Helvetica, sans_serif">
<table width=1000 bgcolor=#A3FFFF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/boards/nexys4_ddr/nexys4_ddr.v">nexys4_ddr</a></b><br><br>
Wrapper for Digilent Nexys 4 DDR board with Xilinx Artix-7 FPGA
</td></tr>
<tr><td valign=top>
<table width=100%% bgcolor=#A3D1FF cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<table width=100%% bgcolor=#A3FFD1 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<table width=100%% bgcolor=#A3FFFF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_switch_and_button_debouncers.v">mfp_multi_switch_or_button_sync_and_debouncer</a></b>
</td></tr>
<tr><td valign=top>
<table width=100%% bgcolor=#A3D1FF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_switch_and_button_debouncers.v">mfp_switch_or_button_sync_and_debouncer</a></b><br><br>
Debouncer for the switches that control the clock
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3FFFF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_clock_dividers.v">mfp_clock_divider_100_MHz_to_25_MHz_12_Hz_0_75_Hz</a></b>
</td></tr>
<tr><td valign=top>
<table width=100%% bgcolor=#A3D1FF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_clock_dividers.v">mfp_clock_divider</a></b>
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3FFFF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b>BUFG</b><br><br>
Needed for the divided clock
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td></tr>
</table>
</td>
<td valign=top>
<table width=100%% bgcolor=#A3FFD1 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<table width=100%% bgcolor=#A3FFFF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_clock_dividers.v">mfp_clock_divider_100_MHz_to_763_Hz</a></b><br><br>
Clock for 7-segment display
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3FFFF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_seven_segment_displays.v">mfp_multi_digit_display</a></b>
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td></tr>
</table>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3D1FF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top colspan=3>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_system.v">mfp_system</a></b>
</td></tr>
<tr><td valign=top>
<table width=100%% bgcolor=#A3FFD1 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<table width=100%% bgcolor=#A3FFFF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://www.silicon-russia.com/2015/12/11/mipsfpga-download-instructions">m14k_top</a></b><br><br>
The CPU core
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3FFFF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_system.v">mfp_ejtag_reset</a></b>
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td></tr>
</table>
</td>
<td valign=top>
<table width=100%% bgcolor=#A3FFD1 border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top colspan=2>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_ahb_lite_matrix_with_loader.v">mfp_ahb_lite_matrix_with_loader</a></b>
</td></tr>
<tr><td valign=top>
<table width=100%% bgcolor=#A3FFFF cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<table width=100%% bgcolor=#A3D1FF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_uart_receiver.v">mfp_uart_receiver</a></b><br><br>
Receives data bytes from the PC via UART
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3D1FF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_srec_parser.v">mfp_srec_parser</a></b><br><br>
Parses data received via UART as text in Motorola S-Record format and issues transactions to fill the system memory with this data
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3D1FF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_srec_parser_to_ahb_lite_bridge.v">mfp_srec_parser_to_ahb_lite_bridge</a></b><br><br>
Converts the transactions from S-Record parser into AHB-Lite protocol. Also converts virtual addresses into physical using fixed mapping
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td></tr>
</table>
</td>
<td valign=top>
<table width=100%% bgcolor=#A3FFFF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_ahb_lite_matrix.v">mfp_ahb_lite_matrix</a></b>
</td></tr>
<tr><td valign=top>
<table width=100%% bgcolor=#A3D1FF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_ahb_lite_matrix.v">mfp_ahb_lite_decoder</a></b>
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3D1FF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_ahb_ram_slave.v">mfp_ahb_ram_slave</a> reset_ram</b>
</td></tr>
<tr><td valign=top>
<table width=100%% bgcolor=#A3FFD1 border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_dual_port_ram.v">mfp_dual_port_ram</a> i0</b>
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3FFD1 border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_dual_port_ram.v">mfp_dual_port_ram</a> i1</b>
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3FFD1 border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_dual_port_ram.v">mfp_dual_port_ram</a> i2</b>
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3FFD1 border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_dual_port_ram.v">mfp_dual_port_ram</a> i3</b>
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3D1FF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_ahb_ram_slave.v">mfp_ahb_ram_slave</a> ram</b>
</td></tr>
<tr><td valign=top>
<table width=100%% bgcolor=#A3FFD1 border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_dual_port_ram.v">mfp_dual_port_ram</a> i0</b>
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3FFD1 border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_dual_port_ram.v">mfp_dual_port_ram</a> i1</b>
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
. . . . . . . . . .<br><br>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3D1FF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_ahb_gpio_slave.v">mfp_ahb_gpio_slave</a> gpio</b>
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td>
</tr>
<tr>
<td valign=top>
<table width=100%% bgcolor=#A3D1FF border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_ahb_lite_matrix.v">mfp_ahb_lite_response_mux</a></b>
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td></tr>
</table>
</td></tr>
</table>
</td>
<td valign=top>
<table width=100%% bgcolor=#A3FFD1 border=2 cellpadding=10 cellspacing=0 rules=none>
<tr><td valign=top>
<b><a href="http://github.com/MIPSfpga/mipsfpga-plus/blob/master/mfp_pmod_als_spi_receiver.v">mfp_pmod_als_spi_receiver</a></b><br><br>
Receives data from the light sensor using a version of SPI protocol
</td></tr>
<tr><td valign=top>
</td></tr>
</table>
</td></tr>
</table>
</td></tr>
</table>
</font>
