B4.37 Coprocessor support 
<P></P>
<P>IQRRH <FONT class=extract>Coprocessor support is optional.</FONT><BR>RXSQH <FONT class=extract>The architecture supports 0 - 16 coprocessors, CP0 to CP15.</FONT><BR>RHJDH <FONT class=extract>CP0 to CP7 are IMPLEMENTATION DEFINED.</FONT><BR>RQSRC <FONT class=extract>ARM reserves CP8 to CP15.</FONT><BR>RCRMD <FONT class=extract>CP10 to CP11 are reserved to support the Floating-point extension.</FONT><BR>RXXDG <FONT class=extract>Instructions issued to unimplemented or disabled coprocessors will result in a NOCP UsageFault.</FONT><BR>RRMLV <FONT class=extract>If a coprocessor cannot complete an instruction an UNDEFINSTR UsageFault is generated.</FONT><BR>See also:<BR>&#8226; Floating Point Support on page B5-97<BR>&#8226; CPACR, Coprocessor Access Control Register on page D2-829<BR>&#8226; CPPWR, Coprocessor Power Control Register on page D2-831