multiline_comment|/*&n; *      linux/arch/alpha/kernel/irq_i8259.c&n; *&n; * This is the &squot;legacy&squot; 8259A Programmable Interrupt Controller,&n; * present in the majority of PC/AT boxes.&n; *&n; * Started hacking from linux-2.3.30pre6/arch/i386/kernel/i8259.c.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/cache.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &quot;proto.h&quot;
macro_line|#include &quot;irq_impl.h&quot;
multiline_comment|/* Note mask bit is true for DISABLED irqs.  */
DECL|variable|cached_irq_mask
r_static
r_int
r_int
id|cached_irq_mask
op_assign
l_int|0xffff
suffix:semicolon
DECL|variable|i8259_irq_lock
id|spinlock_t
id|i8259_irq_lock
op_assign
id|SPIN_LOCK_UNLOCKED
suffix:semicolon
r_static
r_inline
r_void
DECL|function|i8259_update_irq_hw
id|i8259_update_irq_hw
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_int
id|mask
)paren
(brace
r_int
id|port
op_assign
l_int|0x21
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_amp
l_int|8
)paren
id|mask
op_rshift_assign
l_int|8
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_amp
l_int|8
)paren
id|port
op_assign
l_int|0xA1
suffix:semicolon
id|outb
c_func
(paren
id|mask
comma
id|port
)paren
suffix:semicolon
)brace
r_inline
r_void
DECL|function|i8259a_enable_irq
id|i8259a_enable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|spin_lock
c_func
(paren
op_amp
id|i8259_irq_lock
)paren
suffix:semicolon
id|i8259_update_irq_hw
c_func
(paren
id|irq
comma
id|cached_irq_mask
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|irq
)paren
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|i8259_irq_lock
)paren
suffix:semicolon
)brace
r_static
r_inline
r_void
DECL|function|__i8259a_disable_irq
id|__i8259a_disable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|i8259_update_irq_hw
c_func
(paren
id|irq
comma
id|cached_irq_mask
op_or_assign
l_int|1
op_lshift
id|irq
)paren
suffix:semicolon
)brace
r_void
DECL|function|i8259a_disable_irq
id|i8259a_disable_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|spin_lock
c_func
(paren
op_amp
id|i8259_irq_lock
)paren
suffix:semicolon
id|__i8259a_disable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|i8259_irq_lock
)paren
suffix:semicolon
)brace
r_void
DECL|function|i8259a_mask_and_ack_irq
id|i8259a_mask_and_ack_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|spin_lock
c_func
(paren
op_amp
id|i8259_irq_lock
)paren
suffix:semicolon
id|__i8259a_disable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
multiline_comment|/* Ack the interrupt making it the lowest priority.  */
r_if
c_cond
(paren
id|irq
op_ge
l_int|8
)paren
(brace
id|outb
c_func
(paren
l_int|0xE0
op_or
(paren
id|irq
op_minus
l_int|8
)paren
comma
l_int|0xa0
)paren
suffix:semicolon
multiline_comment|/* ack the slave */
id|irq
op_assign
l_int|2
suffix:semicolon
)brace
id|outb
c_func
(paren
l_int|0xE0
op_or
id|irq
comma
l_int|0x20
)paren
suffix:semicolon
multiline_comment|/* ack the master */
id|spin_unlock
c_func
(paren
op_amp
id|i8259_irq_lock
)paren
suffix:semicolon
)brace
r_int
r_int
DECL|function|i8259a_startup_irq
id|i8259a_startup_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|i8259a_enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
multiline_comment|/* never anything pending */
)brace
r_void
DECL|function|i8259a_end_irq
id|i8259a_end_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
)paren
id|i8259a_enable_irq
c_func
(paren
id|irq
)paren
suffix:semicolon
)brace
DECL|variable|i8259a_irq_type
r_struct
id|hw_interrupt_type
id|i8259a_irq_type
op_assign
(brace
r_typename
suffix:colon
l_string|&quot;XT-PIC&quot;
comma
id|startup
suffix:colon
id|i8259a_startup_irq
comma
id|shutdown
suffix:colon
id|i8259a_disable_irq
comma
id|enable
suffix:colon
id|i8259a_enable_irq
comma
id|disable
suffix:colon
id|i8259a_disable_irq
comma
id|ack
suffix:colon
id|i8259a_mask_and_ack_irq
comma
id|end
suffix:colon
id|i8259a_end_irq
comma
)brace
suffix:semicolon
r_void
id|__init
DECL|function|init_i8259a_irqs
id|init_i8259a_irqs
c_func
(paren
r_void
)paren
(brace
r_static
r_struct
id|irqaction
id|cascade
op_assign
(brace
id|handler
suffix:colon
id|no_action
comma
id|name
suffix:colon
l_string|&quot;cascade&quot;
comma
)brace
suffix:semicolon
r_int
id|i
suffix:semicolon
id|outb
c_func
(paren
l_int|0xff
comma
l_int|0x21
)paren
suffix:semicolon
multiline_comment|/* mask all of 8259A-1 */
id|outb
c_func
(paren
l_int|0xff
comma
l_int|0xA1
)paren
suffix:semicolon
multiline_comment|/* mask all of 8259A-2 */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|16
suffix:semicolon
id|i
op_increment
)paren
(brace
id|irq_desc
(braket
id|i
)braket
dot
id|status
op_assign
id|IRQ_DISABLED
suffix:semicolon
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|i8259a_irq_type
suffix:semicolon
)brace
id|setup_irq
c_func
(paren
l_int|2
comma
op_amp
id|cascade
)paren
suffix:semicolon
)brace
macro_line|#if defined(CONFIG_ALPHA_GENERIC)
DECL|macro|IACK_SC
macro_line|# define IACK_SC&t;alpha_mv.iack_sc
macro_line|#elif defined(CONFIG_ALPHA_APECS)
DECL|macro|IACK_SC
macro_line|# define IACK_SC&t;APECS_IACK_SC
macro_line|#elif defined(CONFIG_ALPHA_LCA)
DECL|macro|IACK_SC
macro_line|# define IACK_SC&t;LCA_IACK_SC
macro_line|#elif defined(CONFIG_ALPHA_CIA)
DECL|macro|IACK_SC
macro_line|# define IACK_SC&t;CIA_IACK_SC
macro_line|#elif defined(CONFIG_ALPHA_PYXIS)
DECL|macro|IACK_SC
macro_line|# define IACK_SC&t;PYXIS_IACK_SC
macro_line|#elif defined(CONFIG_ALPHA_TITAN)
DECL|macro|IACK_SC
macro_line|# define IACK_SC&t;TITAN_IACK_SC
macro_line|#elif defined(CONFIG_ALPHA_TSUNAMI)
DECL|macro|IACK_SC
macro_line|# define IACK_SC&t;TSUNAMI_IACK_SC
macro_line|#elif defined(CONFIG_ALPHA_POLARIS)
DECL|macro|IACK_SC
macro_line|# define IACK_SC&t;POLARIS_IACK_SC
macro_line|#elif defined(CONFIG_ALPHA_IRONGATE)
DECL|macro|IACK_SC
macro_line|# define IACK_SC        IRONGATE_IACK_SC
macro_line|#endif
macro_line|#if defined(IACK_SC)
r_void
DECL|function|isa_device_interrupt
id|isa_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
multiline_comment|/*&n;&t; * Generate a PCI interrupt acknowledge cycle.  The PIC will&n;&t; * respond with the interrupt vector of the highest priority&n;&t; * interrupt that is pending.  The PALcode sets up the&n;&t; * interrupts vectors such that irq level L generates vector L.&n;&t; */
r_int
id|j
op_assign
op_star
(paren
id|vuip
)paren
id|IACK_SC
suffix:semicolon
id|j
op_and_assign
l_int|0xff
suffix:semicolon
id|handle_irq
c_func
(paren
id|j
comma
id|regs
)paren
suffix:semicolon
)brace
macro_line|#endif
macro_line|#if defined(CONFIG_ALPHA_GENERIC) || !defined(IACK_SC)
r_void
DECL|function|isa_no_iack_sc_device_interrupt
id|isa_no_iack_sc_device_interrupt
c_func
(paren
r_int
r_int
id|vector
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|pic
suffix:semicolon
multiline_comment|/*&n;&t; * It seems to me that the probability of two or more *device*&n;&t; * interrupts occurring at almost exactly the same time is&n;&t; * pretty low.  So why pay the price of checking for&n;&t; * additional interrupts here if the common case can be&n;&t; * handled so much easier?&n;&t; */
multiline_comment|/* &n;&t; *  The first read of gives you *all* interrupting lines.&n;&t; *  Therefore, read the mask register and and out those lines&n;&t; *  not enabled.  Note that some documentation has 21 and a1 &n;&t; *  write only.  This is not true.&n;&t; */
id|pic
op_assign
id|inb
c_func
(paren
l_int|0x20
)paren
op_or
(paren
id|inb
c_func
(paren
l_int|0xA0
)paren
op_lshift
l_int|8
)paren
suffix:semicolon
multiline_comment|/* read isr */
id|pic
op_and_assign
l_int|0xFFFB
suffix:semicolon
multiline_comment|/* mask out cascade &amp; hibits */
r_while
c_loop
(paren
id|pic
)paren
(brace
r_int
id|j
op_assign
id|ffz
c_func
(paren
op_complement
id|pic
)paren
suffix:semicolon
id|pic
op_and_assign
id|pic
op_minus
l_int|1
suffix:semicolon
id|handle_irq
c_func
(paren
id|j
comma
id|regs
)paren
suffix:semicolon
)brace
)brace
macro_line|#endif
eof
