Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c5e9bd3532da443390a101b87468071b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopModuleTB_behav xil_defaultlib.TopModuleTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'In0' [D:/Semester 4/Labs/Computer Organization and Architectue Lab/Lab 12/test/project_12/project_12.srcs/sources_1/new/TopModule.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.TopModuleTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopModuleTB_behav
