// Seed: 512903158
module module_0 ();
  wire id_2;
endmodule
module module_1;
  assign id_1 = 1;
  wire id_2;
  module_0();
  wire id_3;
  wire id_4;
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    input wor id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wire id_5,
    input wand id_6,
    output wire id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wor id_10,
    input tri1 id_11,
    output tri1 id_12,
    output supply0 id_13,
    output tri1 id_14,
    input wor id_15,
    output supply0 id_16
    , id_36,
    input tri0 id_17,
    output tri0 id_18,
    input wand id_19,
    output tri1 id_20,
    input tri0 id_21,
    output wand id_22,
    output tri0 id_23,
    input tri id_24,
    output wire id_25,
    input tri id_26,
    input tri0 id_27,
    input uwire id_28,
    output tri0 id_29,
    input wire id_30,
    input uwire id_31,
    output tri0 id_32,
    output tri1 id_33,
    input tri0 id_34
);
  module_0();
endmodule
