{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 20:24:48 2026 " "Info: Processing started: Sat Jan 03 20:24:48 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex -c ex " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex -c ex" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "cl " "Info: Assuming node \"cl\" is an undefined clock" {  } { { "ex.bdf" "" { Schematic "E:/学习/大二上/数字逻辑实验/1.3.3/ex.bdf" { { 368 64 232 384 "cl" "" } } } } { "e:/quartus2/win/Assignment Editor.qase" "" { Assignment "e:/quartus2/win/Assignment Editor.qase" 1 { { 0 "cl" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cl register register 74160:inst1\|7 74160:inst1\|7 200.0 MHz Internal " "Info: Clock \"cl\" Internal fmax is restricted to 200.0 MHz between source register \"74160:inst1\|7\" and destination register \"74160:inst1\|7\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.300 ns + Longest register register " "Info: + Longest register to register delay is 1.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst1\|7 1 REG LC1_F14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F14; Fanout = 4; REG Node = '74160:inst1\|7'" {  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "" { 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/quartus2/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 1.300 ns 74160:inst1\|7 2 REG LC1_F14 4 " "Info: 2: + IC(0.300 ns) + CELL(1.000 ns) = 1.300 ns; Loc. = LC1_F14; Fanout = 4; REG Node = '74160:inst1\|7'" {  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74160:inst1|7 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/quartus2/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 76.92 % ) " "Info: Total cell delay = 1.000 ns ( 76.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.300 ns ( 23.08 % ) " "Info: Total interconnect delay = 0.300 ns ( 23.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74160:inst1|7 74160:inst1|7 } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "1.300 ns" { 74160:inst1|7 74160:inst1|7 } { 0.000ns 0.300ns } { 0.000ns 1.000ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cl destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"cl\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns cl 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'cl'" {  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "" { cl } "NODE_NAME" } } { "ex.bdf" "" { Schematic "E:/学习/大二上/数字逻辑实验/1.3.3/ex.bdf" { { 368 64 232 384 "cl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns 74160:inst1\|7 2 REG LC1_F14 4 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_F14; Fanout = 4; REG Node = '74160:inst1\|7'" {  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "0.400 ns" { cl 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/quartus2/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "2.400 ns" { cl 74160:inst1|7 } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "2.400 ns" { cl cl~out 74160:inst1|7 } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cl source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"cl\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns cl 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'cl'" {  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "" { cl } "NODE_NAME" } } { "ex.bdf" "" { Schematic "E:/学习/大二上/数字逻辑实验/1.3.3/ex.bdf" { { 368 64 232 384 "cl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns 74160:inst1\|7 2 REG LC1_F14 4 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_F14; Fanout = 4; REG Node = '74160:inst1\|7'" {  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "0.400 ns" { cl 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/quartus2/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "2.400 ns" { cl 74160:inst1|7 } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "2.400 ns" { cl cl~out 74160:inst1|7 } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "2.400 ns" { cl 74160:inst1|7 } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "2.400 ns" { cl cl~out 74160:inst1|7 } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } } } { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "2.400 ns" { cl 74160:inst1|7 } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "2.400 ns" { cl cl~out 74160:inst1|7 } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "74160.bdf" "" { Schematic "e:/quartus2/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "74160.bdf" "" { Schematic "e:/quartus2/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "1.300 ns" { 74160:inst1|7 74160:inst1|7 } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "1.300 ns" { 74160:inst1|7 74160:inst1|7 } { 0.000ns 0.300ns } { 0.000ns 1.000ns } } } { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "2.400 ns" { cl 74160:inst1|7 } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "2.400 ns" { cl cl~out 74160:inst1|7 } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } } } { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "2.400 ns" { cl 74160:inst1|7 } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "2.400 ns" { cl cl~out 74160:inst1|7 } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0}  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "" { 74160:inst1|7 } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "" { 74160:inst1|7 } {  } {  } } } { "74160.bdf" "" { Schematic "e:/quartus2/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "cl Q 74160:inst1\|7 13.400 ns register " "Info: tco from clock \"cl\" to destination pin \"Q\" through register \"74160:inst1\|7\" is 13.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cl source 2.400 ns + Longest register " "Info: + Longest clock path from clock \"cl\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns cl 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'cl'" {  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "" { cl } "NODE_NAME" } } { "ex.bdf" "" { Schematic "E:/学习/大二上/数字逻辑实验/1.3.3/ex.bdf" { { 368 64 232 384 "cl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns 74160:inst1\|7 2 REG LC1_F14 4 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_F14; Fanout = 4; REG Node = '74160:inst1\|7'" {  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "0.400 ns" { cl 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/quartus2/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "2.400 ns" { cl 74160:inst1|7 } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "2.400 ns" { cl cl~out 74160:inst1|7 } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "74160.bdf" "" { Schematic "e:/quartus2/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.500 ns + Longest register pin " "Info: + Longest register to pin delay is 10.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst1\|7 1 REG LC1_F14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F14; Fanout = 4; REG Node = '74160:inst1\|7'" {  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "" { 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/quartus2/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.600 ns) 3.000 ns inst9~13 2 COMB LC2_F13 1 " "Info: 2: + IC(1.400 ns) + CELL(1.600 ns) = 3.000 ns; Loc. = LC2_F13; Fanout = 1; COMB Node = 'inst9~13'" {  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "3.000 ns" { 74160:inst1|7 inst9~13 } "NODE_NAME" } } { "ex.bdf" "" { Schematic "E:/学习/大二上/数字逻辑实验/1.3.3/ex.bdf" { { 136 816 920 248 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(6.300 ns) 10.500 ns Q 3 PIN PIN_81 0 " "Info: 3: + IC(1.200 ns) + CELL(6.300 ns) = 10.500 ns; Loc. = PIN_81; Fanout = 0; PIN Node = 'Q'" {  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "7.500 ns" { inst9~13 Q } "NODE_NAME" } } { "ex.bdf" "" { Schematic "E:/学习/大二上/数字逻辑实验/1.3.3/ex.bdf" { { 184 960 1136 200 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 75.24 % ) " "Info: Total cell delay = 7.900 ns ( 75.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 24.76 % ) " "Info: Total interconnect delay = 2.600 ns ( 24.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "10.500 ns" { 74160:inst1|7 inst9~13 Q } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "10.500 ns" { 74160:inst1|7 inst9~13 Q } { 0.000ns 1.400ns 1.200ns } { 0.000ns 1.600ns 6.300ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "2.400 ns" { cl 74160:inst1|7 } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "2.400 ns" { cl cl~out 74160:inst1|7 } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } } } { "e:/quartus2/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus2/win/TimingClosureFloorplan.fld" "" "10.500 ns" { 74160:inst1|7 inst9~13 Q } "NODE_NAME" } } { "e:/quartus2/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/quartus2/win/Technology_Viewer.qrui" "10.500 ns" { 74160:inst1|7 inst9~13 Q } { 0.000ns 1.400ns 1.200ns } { 0.000ns 1.600ns 6.300ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 20:24:48 2026 " "Info: Processing ended: Sat Jan 03 20:24:48 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
