#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Feb  3 14:34:12 2026
# Process ID         : 30128
# Current directory  : D:/HardSoftCodesign/Hardsoftcodesign/RAPID
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent19300 D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.xpr
# Log file           : D:/HardSoftCodesign/Hardsoftcodesign/RAPID/vivado.log
# Journal file       : D:/HardSoftCodesign/Hardsoftcodesign/RAPID\vivado.jou
# Running On         : MDD-ECE-HPG853
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
# CPU Frequency      : 2904 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34058 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39158 MB
# Available Virtual  : 21410 MB
#-----------------------------------------------------------
start_gui
open_project D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'c:/Users/mbracker/AppData/Roaming/Xilinx/ip_repo'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mbracker/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 top_xlslice_0_1
top_xlslice_0_2
top_xlslice_0_3
top_xlslice_0_4
top_xlslice_0_5
top_xlslice_0_6
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1718.922 ; gain = 243.785
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.gen\sources_1\bd\top\hdl\top_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.gen\sources_1\bd\top\hdl\top_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.gen\sources_1\bd\top\hdl\top_wrapper.vhd:]
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:Spindle:1.0 - Spindle_0
Adding component instance block -- xilinx.com:module_ref:stepperDriver:1.0 - stepperDriver_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <top> from block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1904.871 ; gain = 63.977
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Tue Feb  3 14:42:04 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/utils_1/imports/synth_1/top_wrapper.dcp with file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/top_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Feb  3 14:42:33 2026] Launched top_Spindle_0_0_synth_1, synth_1...
Run output will be captured here:
top_Spindle_0_0_synth_1: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
synth_1: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Tue Feb  3 14:42:33 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1916.574 ; gain = 0.301
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.gen\sources_1\bd\top\hdl\top_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.gen\sources_1\bd\top\hdl\top_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.gen\sources_1\bd\top\hdl\top_wrapper.vhd:]
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1927.883 ; gain = 0.160
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Tue Feb  3 14:44:08 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Feb  3 14:44:29 2026] Launched top_Spindle_0_0_synth_1, synth_1...
Run output will be captured here:
top_Spindle_0_0_synth_1: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
synth_1: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Tue Feb  3 14:44:29 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Feb  3 14:48:27 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-14:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017BC91A1A
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.gen\sources_1\bd\top\hdl\top_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.gen\sources_1\bd\top\hdl\top_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.gen\sources_1\bd\top\hdl\top_wrapper.vhd:]
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2062.242 ; gain = 13.945
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Tue Feb  3 14:51:56 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.gen\sources_1\bd\top\hdl\top_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.gen\sources_1\bd\top\hdl\top_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.gen\sources_1\bd\top\hdl\top_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/utils_1/imports/synth_1/top_wrapper.dcp with file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/top_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Feb  3 14:55:54 2026] Launched synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Tue Feb  3 14:55:54 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-14:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017BC91A1A
set_property PROGRAM.FILE {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2092.973 ; gain = 0.215
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Tue Feb  3 15:02:26 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/utils_1/imports/synth_1/top_wrapper.dcp with file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/top_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Feb  3 15:02:55 2026] Launched top_Spindle_0_0_synth_1, synth_1...
Run output will be captured here:
top_Spindle_0_0_synth_1: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
synth_1: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Tue Feb  3 15:02:55 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.219 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-14:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017BC91A1A
set_property PROGRAM.FILE {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2110.137 ; gain = 3.258
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Tue Feb  3 15:09:35 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/utils_1/imports/synth_1/top_wrapper.dcp with file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/top_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Feb  3 15:10:46 2026] Launched synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Tue Feb  3 15:10:46 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-14:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017BC91A1A
set_property PROGRAM.FILE {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2305.926 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Tue Feb  3 15:15:41 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/utils_1/imports/synth_1/top_wrapper.dcp with file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/top_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Feb  3 15:16:45 2026] Launched synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Tue Feb  3 15:16:45 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-14:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017BC91A1A
set_property PROGRAM.FILE {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2345.250 ; gain = 12.230
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Tue Feb  3 15:24:03 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/utils_1/imports/synth_1/top_wrapper.dcp with file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/top_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Feb  3 15:25:04 2026] Launched synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Tue Feb  3 15:25:04 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-14:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017BC91A1A
set_property PROGRAM.FILE {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2345.250 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Tue Feb  3 15:29:53 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/utils_1/imports/synth_1/top_wrapper.dcp with file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/top_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Feb  3 15:31:04 2026] Launched synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Tue Feb  3 15:31:04 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-14:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017BC91A1A
set_property PROGRAM.FILE {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/top_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2377.191 ; gain = 0.094
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Tue Feb  3 15:35:49 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  3 15:36:46 2026...
