 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Oct 30 14:57:11 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0089    0.0047     0.5047 f                   
  tdi (net)                      6                 0.0000     0.5047 f                   
  U309/ZN (INVD1BWP16P90CPD)             0.0073    0.0090 *   0.5137 r                   0.80
  n455 (net)                     1                 0.0000     0.5137 r                   
  U545/ZN (INVD2BWP16P90CPD)             0.1967    0.1249 *   0.6386 f                   0.80
  dbg_dat_si[0] (net)            1                 0.0000     0.6386 f                   
  dbg_dat_si[0] (out)                    0.1967    0.0107 *   0.6493 f                   
  data arrival time                                           0.6493                     

  clock clock (rise edge)                          1.3000     1.3000                     
  clock network delay (ideal)                      0.0000     1.3000                     
  clock uncertainty                               -0.0700     1.2300                     
  output external delay                           -0.5000     0.7300                     
  data required time                                          0.7300                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7300                     
  data arrival time                                          -0.6493                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0807                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0060    0.0020     0.5020 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5020 f                   
  U469/ZN (AOI222D2BWP16P90CPDLVT)                      0.0183    0.0194 *   0.5214 r                   0.80
  n194 (net)                                    1                 0.0000     0.5214 r                   
  U470/ZN (NR2D1BWP16P90CPD)                            0.0083    0.0113 *   0.5327 f                   0.80
  n199 (net)                                    1                 0.0000     0.5327 f                   
  U475/ZN (AOI211D1BWP16P90CPD)                         0.0151    0.0137 *   0.5464 r                   0.80
  n205 (net)                                    1                 0.0000     0.5464 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0255    0.0221 *   0.5685 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5685 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0255    0.0000 *   0.5685 f                   0.80
  data arrival time                                                          0.5685                     

  clock clock (fall edge)                                         0.6500     0.6500                     
  clock network delay (ideal)                                     0.0000     0.6500                     
  clock uncertainty                                              -0.0700     0.5800                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5800 f                   
  library setup time                                             -0.0103     0.5697                     
  data required time                                                         0.5697                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5697                     
  data arrival time                                                         -0.5685                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0012                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6500     0.6500                     
  clock network delay (ideal)                                     0.0000     0.6500                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0400   0.0000    0.6500 f    i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0055    0.0382     0.6882 r                   0.80
  n395 (net)                                    1                 0.0000     0.6882 r                   
  U526/Z (CKBD8BWP16P90CPDULVT)                         0.0346    0.0287 *   0.7169 r                   0.80
  tdo (net)                                     1                 0.0000     0.7169 r                   
  tdo (out)                                             0.0363    0.0104 *   0.7273 r                   
  data arrival time                                                          0.7273                     

  clock clock (rise edge)                                         1.3000     1.3000                     
  clock network delay (ideal)                                     0.0000     1.3000                     
  clock uncertainty                                              -0.0700     1.2300                     
  output external delay                                          -0.5000     0.7300                     
  data required time                                                         0.7300                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7300                     
  data arrival time                                                         -0.7273                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0027                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/Q (DFCNQD1BWP16P90CPD)   0.0199   0.0805   0.0805 f 0.80
  instruct_type[2] (net)                        7                 0.0000     0.0805 f                   
  U300/ZN (NR2D1BWP16P90CPD)                            0.0147    0.0157 *   0.0962 r                   0.80
  n147 (net)                                    2                 0.0000     0.0962 r                   
  U301/ZN (INR2D1BWP16P90CPD)                           0.0287    0.0291 *   0.1253 r                   0.80
  n193 (net)                                    3                 0.0000     0.1253 r                   
  U302/ZN (ND2D1BWP16P90CPD)                            0.0318    0.0309 *   0.1563 f                   0.80
  n235 (net)                                    5                 0.0000     0.1563 f                   
  U468/ZN (INVD1BWP16P90CPD)                            0.0127    0.0151 *   0.1713 r                   0.80
  n200 (net)                                    2                 0.0000     0.1713 r                   
  U470/ZN (NR2D1BWP16P90CPD)                            0.0083    0.0089 *   0.1802 f                   0.80
  n199 (net)                                    1                 0.0000     0.1802 f                   
  U475/ZN (AOI211D1BWP16P90CPD)                         0.0151    0.0137 *   0.1939 r                   0.80
  n205 (net)                                    1                 0.0000     0.1939 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0255    0.0221 *   0.2160 f                   0.80
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.2160 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0255    0.0000 *   0.2160 f                   0.80
  data arrival time                                                          0.2160                     

  clock clock (fall edge)                                         0.6500     0.6500                     
  clock network delay (ideal)                                     0.0000     0.6500                     
  clock uncertainty                                              -0.0700     0.5800                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5800 f                   
  library setup time                                             -0.0103     0.5697                     
  data required time                                                         0.5697                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5697                     
  data arrival time                                                         -0.2160                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3537                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0064    0.0036     0.5036 f                   
  tdi (net)                      6                 0.0000     0.5036 f                   
  U309/ZN (INVD1BWP16P90CPD)             0.0058    0.0075 *   0.5111 r                   0.88
  n455 (net)                     1                 0.0000     0.5111 r                   
  U545/ZN (INVD2BWP16P90CPD)             0.1369    0.0917 *   0.6028 f                   0.88
  dbg_dat_si[0] (net)            1                 0.0000     0.6028 f                   
  dbg_dat_si[0] (out)                    0.1369    0.0048 *   0.6076 f                   
  data arrival time                                           0.6076                     

  clock clock (rise edge)                          1.3000     1.3000                     
  clock network delay (ideal)                      0.0000     1.3000                     
  clock uncertainty                               -0.0100     1.2900                     
  output external delay                           -0.5000     0.7900                     
  data required time                                          0.7900                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7900                     
  data arrival time                                          -0.6076                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.1824                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0043    0.0015     0.5015 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5015 f                   
  U469/ZN (AOI222D2BWP16P90CPDLVT)                      0.0138    0.0156 *   0.5171 r                   0.88
  n194 (net)                                    1                 0.0000     0.5171 r                   
  U470/ZN (NR2D1BWP16P90CPD)                            0.0061    0.0081 *   0.5252 f                   0.88
  n199 (net)                                    1                 0.0000     0.5252 f                   
  U475/ZN (AOI211D1BWP16P90CPD)                         0.0110    0.0107 *   0.5359 r                   0.88
  n205 (net)                                    1                 0.0000     0.5359 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0159    0.0148 *   0.5506 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.5506 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0159    0.0000 *   0.5506 f                   0.88
  data arrival time                                                          0.5506                     

  clock clock (fall edge)                                         0.6500     0.6500                     
  clock network delay (ideal)                                     0.0000     0.6500                     
  clock uncertainty                                              -0.0100     0.6400                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6400 f                   
  library setup time                                             -0.0085     0.6315                     
  data required time                                                         0.6315                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6315                     
  data arrival time                                                         -0.5506                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0809                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6500     0.6500                     
  clock network delay (ideal)                                     0.0000     0.6500                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0600   0.0000    0.6500 f    i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0040    0.0318     0.6818 r                   0.88
  n395 (net)                                    1                 0.0000     0.6818 r                   
  U526/Z (CKBD8BWP16P90CPDULVT)                         0.0281    0.0240 *   0.7058 r                   0.88
  tdo (net)                                     1                 0.0000     0.7058 r                   
  tdo (out)                                             0.0283    0.0046 *   0.7104 r                   
  data arrival time                                                          0.7104                     

  clock clock (rise edge)                                         1.3000     1.3000                     
  clock network delay (ideal)                                     0.0000     1.3000                     
  clock uncertainty                                              -0.0100     1.2900                     
  output external delay                                          -0.5000     0.7900                     
  data required time                                                         0.7900                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7900                     
  data arrival time                                                         -0.7104                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0796                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/Q (DFCNQD1BWP16P90CPD)   0.0144   0.0658   0.0658 f 0.88
  instruct_type[2] (net)                        7                 0.0000     0.0658 f                   
  U300/ZN (NR2D1BWP16P90CPD)                            0.0111    0.0129 *   0.0787 r                   0.88
  n147 (net)                                    2                 0.0000     0.0787 r                   
  U301/ZN (INR2D1BWP16P90CPD)                           0.0209    0.0223 *   0.1010 r                   0.88
  n193 (net)                                    3                 0.0000     0.1010 r                   
  U302/ZN (ND2D1BWP16P90CPD)                            0.0203    0.0209 *   0.1219 f                   0.88
  n235 (net)                                    5                 0.0000     0.1219 f                   
  U468/ZN (INVD1BWP16P90CPD)                            0.0091    0.0119 *   0.1339 r                   0.88
  n200 (net)                                    2                 0.0000     0.1339 r                   
  U470/ZN (NR2D1BWP16P90CPD)                            0.0061    0.0064 *   0.1402 f                   0.88
  n199 (net)                                    1                 0.0000     0.1402 f                   
  U475/ZN (AOI211D1BWP16P90CPD)                         0.0110    0.0107 *   0.1509 r                   0.88
  n205 (net)                                    1                 0.0000     0.1509 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0159    0.0148 *   0.1657 f                   0.88
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.1657 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0159    0.0000 *   0.1657 f                   0.88
  data arrival time                                                          0.1657                     

  clock clock (fall edge)                                         0.6500     0.6500                     
  clock network delay (ideal)                                     0.0000     0.6500                     
  clock uncertainty                                              -0.0100     0.6400                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6400 f                   
  library setup time                                             -0.0085     0.6315                     
  data required time                                                         0.6315                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6315                     
  data arrival time                                                         -0.1657                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.4658                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0124    0.0066     0.5066 f                   
  tdi (net)                      6                 0.0000     0.5066 f                   
  U309/ZN (INVD1BWP16P90CPD)             0.0105    0.0132 *   0.5198 r                   0.72
  n455 (net)                     1                 0.0000     0.5198 r                   
  U545/ZN (INVD2BWP16P90CPD)             0.2703    0.1725 *   0.6923 f                   0.72
  dbg_dat_si[0] (net)            1                 0.0000     0.6923 f                   
  dbg_dat_si[0] (out)                    0.2703    0.0183 *   0.7105 f                   
  data arrival time                                           0.7105                     

  clock clock (rise edge)                          1.3000     1.3000                     
  clock network delay (ideal)                      0.0000     1.3000                     
  clock uncertainty                               -0.0100     1.2900                     
  output external delay                           -0.5000     0.7900                     
  data required time                                          0.7900                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.7900                     
  data arrival time                                          -0.7105                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0795                     


  Startpoint: dbg_datf_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datf_so[0] (in)                                   0.0084    0.0028     0.5028 f                   
  dbg_datf_so[0] (net)                          1                 0.0000     0.5028 f                   
  U469/ZN (AOI222D2BWP16P90CPDLVT)                      0.0237    0.0266 *   0.5293 r                   0.72
  n194 (net)                                    1                 0.0000     0.5293 r                   
  U470/ZN (NR2D1BWP16P90CPD)                            0.0109    0.0170 *   0.5464 f                   0.72
  n199 (net)                                    1                 0.0000     0.5464 f                   
  U475/ZN (AOI211D1BWP16P90CPD)                         0.0229    0.0209 *   0.5673 r                   0.72
  n205 (net)                                    1                 0.0000     0.5673 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0379    0.0352 *   0.6025 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.6025 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0379    0.0001 *   0.6026 f                   0.72
  data arrival time                                                          0.6026                     

  clock clock (fall edge)                                         0.6500     0.6500                     
  clock network delay (ideal)                                     0.0000     0.6500                     
  clock uncertainty                                              -0.0100     0.6400                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6400 f                   
  library setup time                                             -0.0140     0.6260                     
  data required time                                                         0.6260                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6260                     
  data arrival time                                                         -0.6026                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0234                     


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.6500     0.6500                     
  clock network delay (ideal)                                     0.0000     0.6500                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0700   0.0000    0.6500 f    i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0069    0.0523     0.7023 r                   0.72
  n395 (net)                                    1                 0.0000     0.7023 r                   
  U526/Z (CKBD8BWP16P90CPDULVT)                         0.0420    0.0356 *   0.7379 r                   0.72
  tdo (net)                                     1                 0.0000     0.7379 r                   
  tdo (out)                                             0.0462    0.0178 *   0.7557 r                   
  data arrival time                                                          0.7557                     

  clock clock (rise edge)                                         1.3000     1.3000                     
  clock network delay (ideal)                                     0.0000     1.3000                     
  clock uncertainty                                              -0.0100     1.2900                     
  output external delay                                          -0.5000     0.7900                     
  data required time                                                         0.7900                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.7900                     
  data arrival time                                                         -0.7557                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0343                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/CP (DFSNQND1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/QN (DFSNQND1BWP16P90CPD)   0.0398   0.1285   0.1285 f 0.72
  n4 (net)                                      8                 0.0000     0.1285 f                   
  U300/ZN (NR2D1BWP16P90CPD)                            0.0214    0.0264 *   0.1548 r                   0.72
  n147 (net)                                    2                 0.0000     0.1548 r                   
  U301/ZN (INR2D1BWP16P90CPD)                           0.0419    0.0449 *   0.1997 r                   0.72
  n193 (net)                                    3                 0.0000     0.1997 r                   
  U302/ZN (ND2D1BWP16P90CPD)                            0.0471    0.0477 *   0.2475 f                   0.72
  n235 (net)                                    5                 0.0000     0.2475 f                   
  U468/ZN (INVD1BWP16P90CPD)                            0.0187    0.0244 *   0.2719 r                   0.72
  n200 (net)                                    2                 0.0000     0.2719 r                   
  U470/ZN (NR2D1BWP16P90CPD)                            0.0109    0.0140 *   0.2859 f                   0.72
  n199 (net)                                    1                 0.0000     0.2859 f                   
  U475/ZN (AOI211D1BWP16P90CPD)                         0.0229    0.0209 *   0.3069 r                   0.72
  n205 (net)                                    1                 0.0000     0.3069 r                   
  U479/ZN (AOI32D1BWP16P90CPD)                          0.0379    0.0352 *   0.3421 f                   0.72
  i_img2_jtag_tap_tdo_i (net)                   1                 0.0000     0.3421 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0379    0.0001 *   0.3421 f                   0.72
  data arrival time                                                          0.3421                     

  clock clock (fall edge)                                         0.6500     0.6500                     
  clock network delay (ideal)                                     0.0000     0.6500                     
  clock uncertainty                                              -0.0100     0.6400                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.6400 f                   
  library setup time                                             -0.0140     0.6260                     
  data required time                                                         0.6260                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6260                     
  data arrival time                                                         -0.3421                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2838                     


1
