// Seed: 2486538716
module module_0 ();
  uwire id_2;
  reg   id_3;
  reg   id_4;
  initial if (id_1 == 1'b0) if (1) if (id_2 == 1) $display;
  initial begin
    disable id_5;
    disable id_6;
  end
  always_comb #1
    case (id_3)
      1: id_3 <= id_1 * id_2 * 1;
      default: id_4 <= 1;
    endcase
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1
    , id_17,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri1 id_8
    , id_18,
    input tri id_9,
    output wand id_10,
    input supply1 id_11,
    input wand id_12,
    output wire id_13,
    input wand id_14,
    output tri id_15
);
  wire id_19;
  module_0();
endmodule
