#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
<<<<<<< HEAD
:vpi_time_precision - 12;
=======
:vpi_time_precision - 9;
>>>>>>> cd502f0eccc13c255366ba246c446a6f809d5e58
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
<<<<<<< HEAD
S_0x5bf4826f25b0 .scope module, "tb_link_top" "tb_link_top" 2 3;
 .timescale -9 -12;
v0x5bf482755f30_0 .var "clk", 0 0;
v0x5bf482755fd0_0 .net "done", 0 0, v0x5bf48271c210_0;  1 drivers
v0x5bf4827560e0_0 .var "rst", 0 0;
E_0x5bf482739890 .event anyedge, v0x5bf48271c210_0;
S_0x5bf4826f2740 .scope module, "dut" "link_top" 2 8, 3 4 0, S_0x5bf4826f25b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "done";
v0x5bf482755870_0 .net "ack", 0 0, v0x5bf4827551e0_0;  1 drivers
v0x5bf482755980_0 .net "clk", 0 0, v0x5bf482755f30_0;  1 drivers
v0x5bf482755a90_0 .net "data", 7 0, v0x5bf48271c110_0;  1 drivers
v0x5bf482755b80_0 .net "done", 0 0, v0x5bf48271c210_0;  alias, 1 drivers
v0x5bf482755c20_0 .net "last_byte", 7 0, v0x5bf4827553e0_0;  1 drivers
v0x5bf482755d10_0 .net "req", 0 0, v0x5bf4827548d0_0;  1 drivers
v0x5bf482755e00_0 .net "rst", 0 0, v0x5bf4827560e0_0;  1 drivers
S_0x5bf482732770 .scope module, "u_master" "master_fsm" 3 14, 4 1 0, S_0x5bf4826f2740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /OUTPUT 1 "req";
    .port_info 4 /OUTPUT 8 "data";
    .port_info 5 /OUTPUT 1 "done";
P_0x5bf482732950 .param/l "CHECK_COUNT" 1 4 18, C4<101>;
P_0x5bf482732990 .param/l "DONE_STATE" 1 4 19, C4<110>;
P_0x5bf4827329d0 .param/l "DROP_REQ" 1 4 16, C4<011>;
P_0x5bf482732a10 .param/l "IDLE" 1 4 13, C4<000>;
P_0x5bf482732a50 .param/l "SEND_REQ" 1 4 14, C4<001>;
P_0x5bf482732a90 .param/l "WAIT_ACK" 1 4 15, C4<010>;
P_0x5bf482732ad0 .param/l "WAIT_ACK_LOW" 1 4 17, C4<100>;
v0x5bf48271f140_0 .net "ack", 0 0, v0x5bf4827551e0_0;  alias, 1 drivers
v0x5bf482720f80_0 .var "byte_cnt", 1 0;
v0x5bf482721020_0 .net "clk", 0 0, v0x5bf482755f30_0;  alias, 1 drivers
v0x5bf48271c110_0 .var "data", 7 0;
v0x5bf48271c210_0 .var "done", 0 0;
v0x5bf4827547f0_0 .var "next_state", 2 0;
v0x5bf4827548d0_0 .var "req", 0 0;
v0x5bf482754990_0 .net "rst", 0 0, v0x5bf4827560e0_0;  alias, 1 drivers
v0x5bf482754a50_0 .var "state", 2 0;
E_0x5bf482739a20 .event posedge, v0x5bf482754990_0, v0x5bf482721020_0;
E_0x5bf482739640 .event anyedge, v0x5bf482754a50_0, v0x5bf48271f140_0, v0x5bf482720f80_0;
S_0x5bf482754bf0 .scope module, "u_slave" "slave_fsm" 3 20, 5 1 0, S_0x5bf4826f2740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "ack";
    .port_info 5 /OUTPUT 8 "last_byte";
P_0x5bf482754da0 .param/l "HOLD1" 1 5 14, C4<010>;
P_0x5bf482754de0 .param/l "HOLD2" 1 5 15, C4<011>;
P_0x5bf482754e20 .param/l "IDLE" 1 5 12, C4<000>;
P_0x5bf482754e60 .param/l "LATCH" 1 5 13, C4<001>;
P_0x5bf482754ea0 .param/l "WAIT_REQ_LOW" 1 5 16, C4<100>;
v0x5bf4827551e0_0 .var "ack", 0 0;
v0x5bf4827552a0_0 .net "clk", 0 0, v0x5bf482755f30_0;  alias, 1 drivers
v0x5bf482755340_0 .net "data_in", 7 0, v0x5bf48271c110_0;  alias, 1 drivers
v0x5bf4827553e0_0 .var "last_byte", 7 0;
v0x5bf482755480_0 .var "next_state", 2 0;
v0x5bf482755590_0 .net "req", 0 0, v0x5bf4827548d0_0;  alias, 1 drivers
v0x5bf482755630_0 .net "rst", 0 0, v0x5bf4827560e0_0;  alias, 1 drivers
v0x5bf4827556d0_0 .var "state", 2 0;
E_0x5bf482722410 .event anyedge, v0x5bf4827556d0_0, v0x5bf4827548d0_0;
    .scope S_0x5bf482732770;
T_0 ;
    %wait E_0x5bf482739a20;
    %load/vec4 v0x5bf482754990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5bf482754a50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5bf482720f80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5bf4827547f0_0;
    %assign/vec4 v0x5bf482754a50_0, 0;
    %load/vec4 v0x5bf482754a50_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_0.5, 4;
    %load/vec4 v0x5bf48271f140_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x5bf482720f80_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5bf482720f80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5bf482720f80_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5bf482732770;
T_1 ;
    %wait E_0x5bf482739640;
    %load/vec4 v0x5bf482754a50_0;
    %store/vec4 v0x5bf4827547f0_0, 0, 3;
    %load/vec4 v0x5bf482754a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5bf4827547f0_0, 0, 3;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5bf4827547f0_0, 0, 3;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x5bf48271f140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5bf4827547f0_0, 0, 3;
T_1.8 ;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5bf4827547f0_0, 0, 3;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x5bf48271f140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5bf4827547f0_0, 0, 3;
T_1.10 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x5bf482720f80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5bf4827547f0_0, 0, 3;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5bf4827547f0_0, 0, 3;
T_1.13 ;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5bf4827547f0_0, 0, 3;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5bf482732770;
T_2 ;
    %wait E_0x5bf482739a20;
    %load/vec4 v0x5bf482754990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bf4827548d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5bf48271c110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bf48271c210_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5bf4827547f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bf48271c210_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bf4827548d0_0, 0;
    %load/vec4 v0x5bf482720f80_0;
    %pad/u 8;
    %assign/vec4 v0x5bf48271c110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bf48271c210_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bf4827548d0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bf48271c210_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5bf482754bf0;
T_3 ;
    %wait E_0x5bf482739a20;
    %load/vec4 v0x5bf482755630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5bf4827556d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5bf482755480_0;
    %assign/vec4 v0x5bf4827556d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5bf482754bf0;
T_4 ;
    %wait E_0x5bf482722410;
    %load/vec4 v0x5bf4827556d0_0;
    %store/vec4 v0x5bf482755480_0, 0, 3;
    %load/vec4 v0x5bf4827556d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5bf482755590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5bf482755480_0, 0, 3;
T_4.6 ;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5bf482755480_0, 0, 3;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5bf482755480_0, 0, 3;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5bf482755480_0, 0, 3;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5bf482755590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bf482755480_0, 0, 3;
T_4.8 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5bf482754bf0;
T_5 ;
    %wait E_0x5bf482739a20;
    %load/vec4 v0x5bf482755630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bf4827551e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5bf4827553e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5bf482755480_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x5bf482755340_0;
    %assign/vec4 v0x5bf4827553e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bf4827551e0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bf4827551e0_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bf4827551e0_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x5bf482755590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bf4827551e0_0, 0;
T_5.7 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5bf4826f25b0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x5bf482755f30_0;
    %inv;
    %store/vec4 v0x5bf482755f30_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5bf4826f25b0;
T_7 ;
    %vpi_call 2 14 "$dumpfile", "master_slave.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5bf4826f25b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bf482755f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bf4827560e0_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bf4827560e0_0, 0, 1;
T_7.0 ;
    %load/vec4 v0x5bf482755fd0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_0x5bf482739890;
    %jmp T_7.0;
T_7.1 ;
    %delay 20000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_link_top.v";
    "./link_top.v";
    "./master_fsm.v";
    "./slave_fsm.v";
=======
S_0x5711c77aa750 .scope module, "tb_vending_mealy" "tb_vending_mealy" 2 4;
 .timescale -9 -9;
v0x5711c77c4c00_0 .net "chg5", 0 0, v0x5711c77a4e10_0;  1 drivers
v0x5711c77c4cc0_0 .var "clk", 0 0;
v0x5711c77c4d90_0 .var "coin", 1 0;
v0x5711c77c4e90_0 .net "dispense", 0 0, v0x5711c77c47b0_0;  1 drivers
v0x5711c77c4f60_0 .var "rst", 0 0;
v0x5711c77c5050_0 .net "state", 1 0, v0x5711c77c4a60_0;  1 drivers
S_0x5711c77aa8e0 .scope module, "dut" "vending_mealy" 2 12, 3 1 0, S_0x5711c77aa750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "coin";
    .port_info 3 /OUTPUT 1 "dispense";
    .port_info 4 /OUTPUT 1 "chg5";
    .port_info 5 /OUTPUT 2 "state";
P_0x5711c7794780 .param/l "S0" 0 3 11, C4<00>;
P_0x5711c77947c0 .param/l "S10" 0 3 13, C4<10>;
P_0x5711c7794800 .param/l "S15" 0 3 14, C4<11>;
P_0x5711c7794840 .param/l "S5" 0 3 12, C4<01>;
v0x5711c77a4e10_0 .var "chg5", 0 0;
v0x5711c77c4550_0 .net "clk", 0 0, v0x5711c77c4cc0_0;  1 drivers
v0x5711c77c4610_0 .net "coin", 1 0, v0x5711c77c4d90_0;  1 drivers
v0x5711c77c46d0_0 .var "current_state", 1 0;
v0x5711c77c47b0_0 .var "dispense", 0 0;
v0x5711c77c48c0_0 .var "next_state", 1 0;
v0x5711c77c49a0_0 .net "rst", 0 0, v0x5711c77c4f60_0;  1 drivers
v0x5711c77c4a60_0 .var "state", 1 0;
E_0x5711c77aafa0 .event anyedge, v0x5711c77c46d0_0, v0x5711c77c4610_0;
E_0x5711c77ab570 .event posedge, v0x5711c77c4550_0;
    .scope S_0x5711c77aa8e0;
T_0 ;
    %wait E_0x5711c77ab570;
    %load/vec4 v0x5711c77c49a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5711c77c46d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5711c77c48c0_0;
    %assign/vec4 v0x5711c77c46d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5711c77aa8e0;
T_1 ;
    %wait E_0x5711c77aafa0;
    %load/vec4 v0x5711c77c46d0_0;
    %store/vec4 v0x5711c77c48c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5711c77c47b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5711c77a4e10_0, 0, 1;
    %load/vec4 v0x5711c77c46d0_0;
    %store/vec4 v0x5711c77c4a60_0, 0, 2;
    %load/vec4 v0x5711c77c46d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x5711c77c4610_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5711c77c48c0_0, 0, 2;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x5711c77c4610_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5711c77c48c0_0, 0, 2;
T_1.7 ;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x5711c77c4610_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5711c77c48c0_0, 0, 2;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x5711c77c4610_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5711c77c48c0_0, 0, 2;
T_1.11 ;
T_1.10 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x5711c77c4610_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5711c77c48c0_0, 0, 2;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v0x5711c77c4610_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5711c77c47b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5711c77c48c0_0, 0, 2;
T_1.15 ;
T_1.14 ;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x5711c77c4610_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5711c77c47b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5711c77c48c0_0, 0, 2;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x5711c77c4610_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5711c77c47b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5711c77a4e10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5711c77c48c0_0, 0, 2;
T_1.19 ;
T_1.18 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5711c77aa750;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5711c77c4cc0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5711c77aa750;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x5711c77c4cc0_0;
    %inv;
    %store/vec4 v0x5711c77c4cc0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5711c77aa750;
T_4 ;
    %vpi_call 2 27 "$dumpfile", "vending_mealy.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5711c77aa750 {0 0 0};
    %vpi_call 2 30 "$display", "Time\011 clk rst coin state dispense chg5" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5711c77c4f60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5711c77c4d90_0, 0, 2;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5711c77c4f60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5711c77c4d90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5711c77c4d90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5711c77c4d90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5711c77c4d90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5711c77c4d90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5711c77c4d90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5711c77c4d90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5711c77c4d90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5711c77c4d90_0, 0, 2;
    %delay 20, 0;
    %vpi_call 2 54 "$display", "Simulation completed!" {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5711c77aa750;
T_5 ;
    %vpi_call 2 60 "$monitor", "%g\011 %b   %b   %b    %b      %b        %b", $time, v0x5711c77c4cc0_0, v0x5711c77c4f60_0, v0x5711c77c4d90_0, v0x5711c77c5050_0, v0x5711c77c4e90_0, v0x5711c77c4c00_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_vending_mealy.v";
    "./vending_mealy.v";
>>>>>>> cd502f0eccc13c255366ba246c446a6f809d5e58
