#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ae7736f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001ae773e4370_0 .net "PC", 31 0, v000001ae773a8010_0;  1 drivers
v000001ae773e3fb0_0 .var "clk", 0 0;
v000001ae773e42d0_0 .net "clkout", 0 0, L_000001ae773e5330;  1 drivers
v000001ae773e44b0_0 .net "cycles_consumed", 31 0, v000001ae773e4230_0;  1 drivers
v000001ae773e30b0_0 .var "rst", 0 0;
S_000001ae77315d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001ae7736f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001ae77382030 .param/l "RType" 0 4 2, C4<000000>;
P_000001ae77382068 .param/l "add" 0 4 5, C4<100000>;
P_000001ae773820a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ae773820d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ae77382110 .param/l "and_" 0 4 5, C4<100100>;
P_000001ae77382148 .param/l "andi" 0 4 8, C4<001100>;
P_000001ae77382180 .param/l "beq" 0 4 10, C4<000100>;
P_000001ae773821b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ae773821f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ae77382228 .param/l "j" 0 4 12, C4<000010>;
P_000001ae77382260 .param/l "jal" 0 4 12, C4<000011>;
P_000001ae77382298 .param/l "jr" 0 4 6, C4<001000>;
P_000001ae773822d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001ae77382308 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ae77382340 .param/l "or_" 0 4 5, C4<100101>;
P_000001ae77382378 .param/l "ori" 0 4 8, C4<001101>;
P_000001ae773823b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ae773823e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001ae77382420 .param/l "slt" 0 4 5, C4<101010>;
P_000001ae77382458 .param/l "slti" 0 4 8, C4<101010>;
P_000001ae77382490 .param/l "srl" 0 4 6, C4<000010>;
P_000001ae773824c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ae77382500 .param/l "subu" 0 4 5, C4<100011>;
P_000001ae77382538 .param/l "sw" 0 4 8, C4<101011>;
P_000001ae77382570 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ae773825a8 .param/l "xori" 0 4 8, C4<001110>;
L_000001ae773e55d0 .functor NOT 1, v000001ae773e30b0_0, C4<0>, C4<0>, C4<0>;
L_000001ae773e5db0 .functor NOT 1, v000001ae773e30b0_0, C4<0>, C4<0>, C4<0>;
L_000001ae773e5410 .functor NOT 1, v000001ae773e30b0_0, C4<0>, C4<0>, C4<0>;
L_000001ae773e51e0 .functor NOT 1, v000001ae773e30b0_0, C4<0>, C4<0>, C4<0>;
L_000001ae773e5790 .functor NOT 1, v000001ae773e30b0_0, C4<0>, C4<0>, C4<0>;
L_000001ae773e5480 .functor NOT 1, v000001ae773e30b0_0, C4<0>, C4<0>, C4<0>;
L_000001ae773e5c60 .functor NOT 1, v000001ae773e30b0_0, C4<0>, C4<0>, C4<0>;
L_000001ae773e4ed0 .functor NOT 1, v000001ae773e30b0_0, C4<0>, C4<0>, C4<0>;
L_000001ae773e5330 .functor OR 1, v000001ae773e3fb0_0, v000001ae77379cb0_0, C4<0>, C4<0>;
L_000001ae773e5640 .functor OR 1, L_000001ae7742efd0, L_000001ae7742e5d0, C4<0>, C4<0>;
L_000001ae773e5560 .functor AND 1, L_000001ae7742f930, L_000001ae7742e170, C4<1>, C4<1>;
L_000001ae773e5b80 .functor NOT 1, v000001ae773e30b0_0, C4<0>, C4<0>, C4<0>;
L_000001ae773e58e0 .functor OR 1, L_000001ae7742fbb0, L_000001ae7742f4d0, C4<0>, C4<0>;
L_000001ae773e5950 .functor OR 1, L_000001ae773e58e0, L_000001ae7742f610, C4<0>, C4<0>;
L_000001ae773e5020 .functor OR 1, L_000001ae7742def0, L_000001ae774444c0, C4<0>, C4<0>;
L_000001ae773e5800 .functor AND 1, L_000001ae7742fcf0, L_000001ae773e5020, C4<1>, C4<1>;
L_000001ae773e56b0 .functor OR 1, L_000001ae77445dc0, L_000001ae77445460, C4<0>, C4<0>;
L_000001ae773e5720 .functor AND 1, L_000001ae77445c80, L_000001ae773e56b0, C4<1>, C4<1>;
L_000001ae773e59c0 .functor NOT 1, L_000001ae773e5330, C4<0>, C4<0>, C4<0>;
v000001ae773a79d0_0 .net "ALUOp", 3 0, v000001ae7737abb0_0;  1 drivers
v000001ae773a7bb0_0 .net "ALUResult", 31 0, v000001ae773a6df0_0;  1 drivers
v000001ae773a7c50_0 .net "ALUSrc", 0 0, v000001ae773793f0_0;  1 drivers
v000001ae773acd80_0 .net "ALUin2", 31 0, L_000001ae77445320;  1 drivers
v000001ae773ae7c0_0 .net "MemReadEn", 0 0, v000001ae7737ac50_0;  1 drivers
v000001ae773ad0a0_0 .net "MemWriteEn", 0 0, v000001ae7737a750_0;  1 drivers
v000001ae773ad280_0 .net "MemtoReg", 0 0, v000001ae77379df0_0;  1 drivers
v000001ae773ae360_0 .net "PC", 31 0, v000001ae773a8010_0;  alias, 1 drivers
v000001ae773adb40_0 .net "PCPlus1", 31 0, L_000001ae7742e990;  1 drivers
v000001ae773acb00_0 .net "PCsrc", 0 0, v000001ae773a7b10_0;  1 drivers
v000001ae773ad320_0 .net "RegDst", 0 0, v000001ae773795d0_0;  1 drivers
v000001ae773ad000_0 .net "RegWriteEn", 0 0, v000001ae7737a1b0_0;  1 drivers
v000001ae773ad460_0 .net "WriteRegister", 4 0, L_000001ae7742fa70;  1 drivers
v000001ae773acba0_0 .net *"_ivl_0", 0 0, L_000001ae773e55d0;  1 drivers
L_000001ae773e5ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ae773ad140_0 .net/2u *"_ivl_10", 4 0, L_000001ae773e5ee0;  1 drivers
L_000001ae773e62d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773add20_0 .net *"_ivl_101", 15 0, L_000001ae773e62d0;  1 drivers
v000001ae773ad1e0_0 .net *"_ivl_102", 31 0, L_000001ae7742fd90;  1 drivers
L_000001ae773e6318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773acc40_0 .net *"_ivl_105", 25 0, L_000001ae773e6318;  1 drivers
L_000001ae773e6360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773adfa0_0 .net/2u *"_ivl_106", 31 0, L_000001ae773e6360;  1 drivers
v000001ae773ac920_0 .net *"_ivl_108", 0 0, L_000001ae7742f930;  1 drivers
L_000001ae773e63a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ae773adbe0_0 .net/2u *"_ivl_110", 5 0, L_000001ae773e63a8;  1 drivers
v000001ae773acce0_0 .net *"_ivl_112", 0 0, L_000001ae7742e170;  1 drivers
v000001ae773adc80_0 .net *"_ivl_115", 0 0, L_000001ae773e5560;  1 drivers
v000001ae773ae220_0 .net *"_ivl_116", 47 0, L_000001ae7742e8f0;  1 drivers
L_000001ae773e63f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773ad5a0_0 .net *"_ivl_119", 15 0, L_000001ae773e63f0;  1 drivers
L_000001ae773e5f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ae773ace20_0 .net/2u *"_ivl_12", 5 0, L_000001ae773e5f28;  1 drivers
v000001ae773ade60_0 .net *"_ivl_120", 47 0, L_000001ae7742f390;  1 drivers
L_000001ae773e6438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773ad500_0 .net *"_ivl_123", 15 0, L_000001ae773e6438;  1 drivers
v000001ae773ad640_0 .net *"_ivl_125", 0 0, L_000001ae7742e670;  1 drivers
v000001ae773adaa0_0 .net *"_ivl_126", 31 0, L_000001ae7742e710;  1 drivers
v000001ae773ae2c0_0 .net *"_ivl_128", 47 0, L_000001ae7742e210;  1 drivers
v000001ae773ad6e0_0 .net *"_ivl_130", 47 0, L_000001ae7742e030;  1 drivers
v000001ae773addc0_0 .net *"_ivl_132", 47 0, L_000001ae7742e2b0;  1 drivers
v000001ae773ac9c0_0 .net *"_ivl_134", 47 0, L_000001ae7742e350;  1 drivers
v000001ae773ad960_0 .net *"_ivl_14", 0 0, L_000001ae773e2cf0;  1 drivers
v000001ae773acec0_0 .net *"_ivl_140", 0 0, L_000001ae773e5b80;  1 drivers
L_000001ae773e64c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773ae5e0_0 .net/2u *"_ivl_142", 31 0, L_000001ae773e64c8;  1 drivers
L_000001ae773e65a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ae773aca60_0 .net/2u *"_ivl_146", 5 0, L_000001ae773e65a0;  1 drivers
v000001ae773acf60_0 .net *"_ivl_148", 0 0, L_000001ae7742fbb0;  1 drivers
L_000001ae773e65e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ae773ad3c0_0 .net/2u *"_ivl_150", 5 0, L_000001ae773e65e8;  1 drivers
v000001ae773ada00_0 .net *"_ivl_152", 0 0, L_000001ae7742f4d0;  1 drivers
v000001ae773adf00_0 .net *"_ivl_155", 0 0, L_000001ae773e58e0;  1 drivers
L_000001ae773e6630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ae773ae0e0_0 .net/2u *"_ivl_156", 5 0, L_000001ae773e6630;  1 drivers
v000001ae773ad780_0 .net *"_ivl_158", 0 0, L_000001ae7742f610;  1 drivers
L_000001ae773e5f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ae773ae720_0 .net/2u *"_ivl_16", 4 0, L_000001ae773e5f70;  1 drivers
v000001ae773ad820_0 .net *"_ivl_161", 0 0, L_000001ae773e5950;  1 drivers
L_000001ae773e6678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773ae040_0 .net/2u *"_ivl_162", 15 0, L_000001ae773e6678;  1 drivers
v000001ae773ad8c0_0 .net *"_ivl_164", 31 0, L_000001ae7742f6b0;  1 drivers
v000001ae773ae180_0 .net *"_ivl_167", 0 0, L_000001ae7742ead0;  1 drivers
v000001ae773ae400_0 .net *"_ivl_168", 15 0, L_000001ae7742eb70;  1 drivers
v000001ae773ae4a0_0 .net *"_ivl_170", 31 0, L_000001ae7742f750;  1 drivers
v000001ae773ae540_0 .net *"_ivl_174", 31 0, L_000001ae7742fc50;  1 drivers
L_000001ae773e66c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773ae680_0 .net *"_ivl_177", 25 0, L_000001ae773e66c0;  1 drivers
L_000001ae773e6708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773e1320_0 .net/2u *"_ivl_178", 31 0, L_000001ae773e6708;  1 drivers
v000001ae773e1640_0 .net *"_ivl_180", 0 0, L_000001ae7742fcf0;  1 drivers
L_000001ae773e6750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ae773e0a60_0 .net/2u *"_ivl_182", 5 0, L_000001ae773e6750;  1 drivers
v000001ae773e07e0_0 .net *"_ivl_184", 0 0, L_000001ae7742def0;  1 drivers
L_000001ae773e6798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ae773e2360_0 .net/2u *"_ivl_186", 5 0, L_000001ae773e6798;  1 drivers
v000001ae773e1b40_0 .net *"_ivl_188", 0 0, L_000001ae774444c0;  1 drivers
v000001ae773e1be0_0 .net *"_ivl_19", 4 0, L_000001ae773e4550;  1 drivers
v000001ae773e0f60_0 .net *"_ivl_191", 0 0, L_000001ae773e5020;  1 drivers
v000001ae773e0b00_0 .net *"_ivl_193", 0 0, L_000001ae773e5800;  1 drivers
L_000001ae773e67e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ae773e16e0_0 .net/2u *"_ivl_194", 5 0, L_000001ae773e67e0;  1 drivers
v000001ae773e24a0_0 .net *"_ivl_196", 0 0, L_000001ae77445500;  1 drivers
L_000001ae773e6828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ae773e18c0_0 .net/2u *"_ivl_198", 31 0, L_000001ae773e6828;  1 drivers
L_000001ae773e5e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ae773e0e20_0 .net/2u *"_ivl_2", 5 0, L_000001ae773e5e98;  1 drivers
v000001ae773e1000_0 .net *"_ivl_20", 4 0, L_000001ae773e2930;  1 drivers
v000001ae773e1c80_0 .net *"_ivl_200", 31 0, L_000001ae77445000;  1 drivers
v000001ae773e2540_0 .net *"_ivl_204", 31 0, L_000001ae77444880;  1 drivers
L_000001ae773e6870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773e2040_0 .net *"_ivl_207", 25 0, L_000001ae773e6870;  1 drivers
L_000001ae773e68b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773e0ce0_0 .net/2u *"_ivl_208", 31 0, L_000001ae773e68b8;  1 drivers
v000001ae773e06a0_0 .net *"_ivl_210", 0 0, L_000001ae77445c80;  1 drivers
L_000001ae773e6900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ae773e1460_0 .net/2u *"_ivl_212", 5 0, L_000001ae773e6900;  1 drivers
v000001ae773e1960_0 .net *"_ivl_214", 0 0, L_000001ae77445dc0;  1 drivers
L_000001ae773e6948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ae773e22c0_0 .net/2u *"_ivl_216", 5 0, L_000001ae773e6948;  1 drivers
v000001ae773e1d20_0 .net *"_ivl_218", 0 0, L_000001ae77445460;  1 drivers
v000001ae773e0920_0 .net *"_ivl_221", 0 0, L_000001ae773e56b0;  1 drivers
v000001ae773e10a0_0 .net *"_ivl_223", 0 0, L_000001ae773e5720;  1 drivers
L_000001ae773e6990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ae773e1780_0 .net/2u *"_ivl_224", 5 0, L_000001ae773e6990;  1 drivers
v000001ae773e0d80_0 .net *"_ivl_226", 0 0, L_000001ae77445140;  1 drivers
v000001ae773e1a00_0 .net *"_ivl_228", 31 0, L_000001ae77444380;  1 drivers
v000001ae773e1aa0_0 .net *"_ivl_24", 0 0, L_000001ae773e5410;  1 drivers
L_000001ae773e5fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ae773e1140_0 .net/2u *"_ivl_26", 4 0, L_000001ae773e5fb8;  1 drivers
v000001ae773e15a0_0 .net *"_ivl_29", 4 0, L_000001ae773e2ed0;  1 drivers
v000001ae773e20e0_0 .net *"_ivl_32", 0 0, L_000001ae773e51e0;  1 drivers
L_000001ae773e6000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ae773e0ec0_0 .net/2u *"_ivl_34", 4 0, L_000001ae773e6000;  1 drivers
v000001ae773e11e0_0 .net *"_ivl_37", 4 0, L_000001ae773e3510;  1 drivers
v000001ae773e1dc0_0 .net *"_ivl_40", 0 0, L_000001ae773e5790;  1 drivers
L_000001ae773e6048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773e1fa0_0 .net/2u *"_ivl_42", 15 0, L_000001ae773e6048;  1 drivers
v000001ae773e1e60_0 .net *"_ivl_45", 15 0, L_000001ae7742e0d0;  1 drivers
v000001ae773e1f00_0 .net *"_ivl_48", 0 0, L_000001ae773e5480;  1 drivers
v000001ae773e2180_0 .net *"_ivl_5", 5 0, L_000001ae773e4050;  1 drivers
L_000001ae773e6090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773e13c0_0 .net/2u *"_ivl_50", 36 0, L_000001ae773e6090;  1 drivers
L_000001ae773e60d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773e0ba0_0 .net/2u *"_ivl_52", 31 0, L_000001ae773e60d8;  1 drivers
v000001ae773e2220_0 .net *"_ivl_55", 4 0, L_000001ae7742ed50;  1 drivers
v000001ae773e2400_0 .net *"_ivl_56", 36 0, L_000001ae7742f890;  1 drivers
v000001ae773e1500_0 .net *"_ivl_58", 36 0, L_000001ae7742e7b0;  1 drivers
v000001ae773e1280_0 .net *"_ivl_62", 0 0, L_000001ae773e5c60;  1 drivers
L_000001ae773e6120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ae773e1820_0 .net/2u *"_ivl_64", 5 0, L_000001ae773e6120;  1 drivers
v000001ae773e0740_0 .net *"_ivl_67", 5 0, L_000001ae7742f430;  1 drivers
v000001ae773e0880_0 .net *"_ivl_70", 0 0, L_000001ae773e4ed0;  1 drivers
L_000001ae773e6168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773e09c0_0 .net/2u *"_ivl_72", 57 0, L_000001ae773e6168;  1 drivers
L_000001ae773e61b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773e0c40_0 .net/2u *"_ivl_74", 31 0, L_000001ae773e61b0;  1 drivers
v000001ae773e2f70_0 .net *"_ivl_77", 25 0, L_000001ae7742f250;  1 drivers
v000001ae773e31f0_0 .net *"_ivl_78", 57 0, L_000001ae7742e530;  1 drivers
v000001ae773e40f0_0 .net *"_ivl_8", 0 0, L_000001ae773e5db0;  1 drivers
v000001ae773e4190_0 .net *"_ivl_80", 57 0, L_000001ae7742ee90;  1 drivers
L_000001ae773e61f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ae773e3a10_0 .net/2u *"_ivl_84", 31 0, L_000001ae773e61f8;  1 drivers
L_000001ae773e6240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ae773e29d0_0 .net/2u *"_ivl_88", 5 0, L_000001ae773e6240;  1 drivers
v000001ae773e3d30_0 .net *"_ivl_90", 0 0, L_000001ae7742efd0;  1 drivers
L_000001ae773e6288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ae773e3010_0 .net/2u *"_ivl_92", 5 0, L_000001ae773e6288;  1 drivers
v000001ae773e38d0_0 .net *"_ivl_94", 0 0, L_000001ae7742e5d0;  1 drivers
v000001ae773e35b0_0 .net *"_ivl_97", 0 0, L_000001ae773e5640;  1 drivers
v000001ae773e3330_0 .net *"_ivl_98", 47 0, L_000001ae7742ec10;  1 drivers
v000001ae773e3f10_0 .net "adderResult", 31 0, L_000001ae7742f9d0;  1 drivers
v000001ae773e2b10_0 .net "address", 31 0, L_000001ae7742f570;  1 drivers
v000001ae773e3bf0_0 .net "clk", 0 0, L_000001ae773e5330;  alias, 1 drivers
v000001ae773e4230_0 .var "cycles_consumed", 31 0;
v000001ae773e3ab0_0 .net "extImm", 31 0, L_000001ae7742f7f0;  1 drivers
v000001ae773e2a70_0 .net "funct", 5 0, L_000001ae7742f2f0;  1 drivers
v000001ae773e3dd0_0 .net "hlt", 0 0, v000001ae77379cb0_0;  1 drivers
v000001ae773e3e70_0 .net "imm", 15 0, L_000001ae7742fb10;  1 drivers
v000001ae773e26b0_0 .net "immediate", 31 0, L_000001ae774453c0;  1 drivers
v000001ae773e3650_0 .net "input_clk", 0 0, v000001ae773e3fb0_0;  1 drivers
v000001ae773e2bb0_0 .net "instruction", 31 0, L_000001ae7742ecb0;  1 drivers
v000001ae773e2890_0 .net "memoryReadData", 31 0, v000001ae773a7cf0_0;  1 drivers
v000001ae773e3970_0 .net "nextPC", 31 0, L_000001ae7742df90;  1 drivers
v000001ae773e33d0_0 .net "opcode", 5 0, L_000001ae773e2c50;  1 drivers
v000001ae773e36f0_0 .net "rd", 4 0, L_000001ae773e2d90;  1 drivers
v000001ae773e3470_0 .net "readData1", 31 0, L_000001ae773e54f0;  1 drivers
v000001ae773e2750_0 .net "readData1_w", 31 0, L_000001ae77445780;  1 drivers
v000001ae773e3790_0 .net "readData2", 31 0, L_000001ae773e5870;  1 drivers
v000001ae773e3830_0 .net "rs", 4 0, L_000001ae773e3150;  1 drivers
v000001ae773e2e30_0 .net "rst", 0 0, v000001ae773e30b0_0;  1 drivers
v000001ae773e3290_0 .net "rt", 4 0, L_000001ae7742edf0;  1 drivers
v000001ae773e3b50_0 .net "shamt", 31 0, L_000001ae7742e3f0;  1 drivers
v000001ae773e27f0_0 .net "wire_instruction", 31 0, L_000001ae773e5a30;  1 drivers
v000001ae773e3c90_0 .net "writeData", 31 0, L_000001ae77445640;  1 drivers
v000001ae773e4410_0 .net "zero", 0 0, L_000001ae774455a0;  1 drivers
L_000001ae773e4050 .part L_000001ae7742ecb0, 26, 6;
L_000001ae773e2c50 .functor MUXZ 6, L_000001ae773e4050, L_000001ae773e5e98, L_000001ae773e55d0, C4<>;
L_000001ae773e2cf0 .cmp/eq 6, L_000001ae773e2c50, L_000001ae773e5f28;
L_000001ae773e4550 .part L_000001ae7742ecb0, 11, 5;
L_000001ae773e2930 .functor MUXZ 5, L_000001ae773e4550, L_000001ae773e5f70, L_000001ae773e2cf0, C4<>;
L_000001ae773e2d90 .functor MUXZ 5, L_000001ae773e2930, L_000001ae773e5ee0, L_000001ae773e5db0, C4<>;
L_000001ae773e2ed0 .part L_000001ae7742ecb0, 21, 5;
L_000001ae773e3150 .functor MUXZ 5, L_000001ae773e2ed0, L_000001ae773e5fb8, L_000001ae773e5410, C4<>;
L_000001ae773e3510 .part L_000001ae7742ecb0, 16, 5;
L_000001ae7742edf0 .functor MUXZ 5, L_000001ae773e3510, L_000001ae773e6000, L_000001ae773e51e0, C4<>;
L_000001ae7742e0d0 .part L_000001ae7742ecb0, 0, 16;
L_000001ae7742fb10 .functor MUXZ 16, L_000001ae7742e0d0, L_000001ae773e6048, L_000001ae773e5790, C4<>;
L_000001ae7742ed50 .part L_000001ae7742ecb0, 6, 5;
L_000001ae7742f890 .concat [ 5 32 0 0], L_000001ae7742ed50, L_000001ae773e60d8;
L_000001ae7742e7b0 .functor MUXZ 37, L_000001ae7742f890, L_000001ae773e6090, L_000001ae773e5480, C4<>;
L_000001ae7742e3f0 .part L_000001ae7742e7b0, 0, 32;
L_000001ae7742f430 .part L_000001ae7742ecb0, 0, 6;
L_000001ae7742f2f0 .functor MUXZ 6, L_000001ae7742f430, L_000001ae773e6120, L_000001ae773e5c60, C4<>;
L_000001ae7742f250 .part L_000001ae7742ecb0, 0, 26;
L_000001ae7742e530 .concat [ 26 32 0 0], L_000001ae7742f250, L_000001ae773e61b0;
L_000001ae7742ee90 .functor MUXZ 58, L_000001ae7742e530, L_000001ae773e6168, L_000001ae773e4ed0, C4<>;
L_000001ae7742f570 .part L_000001ae7742ee90, 0, 32;
L_000001ae7742e990 .arith/sum 32, v000001ae773a8010_0, L_000001ae773e61f8;
L_000001ae7742efd0 .cmp/eq 6, L_000001ae773e2c50, L_000001ae773e6240;
L_000001ae7742e5d0 .cmp/eq 6, L_000001ae773e2c50, L_000001ae773e6288;
L_000001ae7742ec10 .concat [ 32 16 0 0], L_000001ae7742f570, L_000001ae773e62d0;
L_000001ae7742fd90 .concat [ 6 26 0 0], L_000001ae773e2c50, L_000001ae773e6318;
L_000001ae7742f930 .cmp/eq 32, L_000001ae7742fd90, L_000001ae773e6360;
L_000001ae7742e170 .cmp/eq 6, L_000001ae7742f2f0, L_000001ae773e63a8;
L_000001ae7742e8f0 .concat [ 32 16 0 0], L_000001ae773e54f0, L_000001ae773e63f0;
L_000001ae7742f390 .concat [ 32 16 0 0], v000001ae773a8010_0, L_000001ae773e6438;
L_000001ae7742e670 .part L_000001ae7742fb10, 15, 1;
LS_000001ae7742e710_0_0 .concat [ 1 1 1 1], L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670;
LS_000001ae7742e710_0_4 .concat [ 1 1 1 1], L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670;
LS_000001ae7742e710_0_8 .concat [ 1 1 1 1], L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670;
LS_000001ae7742e710_0_12 .concat [ 1 1 1 1], L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670;
LS_000001ae7742e710_0_16 .concat [ 1 1 1 1], L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670;
LS_000001ae7742e710_0_20 .concat [ 1 1 1 1], L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670;
LS_000001ae7742e710_0_24 .concat [ 1 1 1 1], L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670;
LS_000001ae7742e710_0_28 .concat [ 1 1 1 1], L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670, L_000001ae7742e670;
LS_000001ae7742e710_1_0 .concat [ 4 4 4 4], LS_000001ae7742e710_0_0, LS_000001ae7742e710_0_4, LS_000001ae7742e710_0_8, LS_000001ae7742e710_0_12;
LS_000001ae7742e710_1_4 .concat [ 4 4 4 4], LS_000001ae7742e710_0_16, LS_000001ae7742e710_0_20, LS_000001ae7742e710_0_24, LS_000001ae7742e710_0_28;
L_000001ae7742e710 .concat [ 16 16 0 0], LS_000001ae7742e710_1_0, LS_000001ae7742e710_1_4;
L_000001ae7742e210 .concat [ 16 32 0 0], L_000001ae7742fb10, L_000001ae7742e710;
L_000001ae7742e030 .arith/sum 48, L_000001ae7742f390, L_000001ae7742e210;
L_000001ae7742e2b0 .functor MUXZ 48, L_000001ae7742e030, L_000001ae7742e8f0, L_000001ae773e5560, C4<>;
L_000001ae7742e350 .functor MUXZ 48, L_000001ae7742e2b0, L_000001ae7742ec10, L_000001ae773e5640, C4<>;
L_000001ae7742f9d0 .part L_000001ae7742e350, 0, 32;
L_000001ae7742df90 .functor MUXZ 32, L_000001ae7742e990, L_000001ae7742f9d0, v000001ae773a7b10_0, C4<>;
L_000001ae7742ecb0 .functor MUXZ 32, L_000001ae773e5a30, L_000001ae773e64c8, L_000001ae773e5b80, C4<>;
L_000001ae7742fbb0 .cmp/eq 6, L_000001ae773e2c50, L_000001ae773e65a0;
L_000001ae7742f4d0 .cmp/eq 6, L_000001ae773e2c50, L_000001ae773e65e8;
L_000001ae7742f610 .cmp/eq 6, L_000001ae773e2c50, L_000001ae773e6630;
L_000001ae7742f6b0 .concat [ 16 16 0 0], L_000001ae7742fb10, L_000001ae773e6678;
L_000001ae7742ead0 .part L_000001ae7742fb10, 15, 1;
LS_000001ae7742eb70_0_0 .concat [ 1 1 1 1], L_000001ae7742ead0, L_000001ae7742ead0, L_000001ae7742ead0, L_000001ae7742ead0;
LS_000001ae7742eb70_0_4 .concat [ 1 1 1 1], L_000001ae7742ead0, L_000001ae7742ead0, L_000001ae7742ead0, L_000001ae7742ead0;
LS_000001ae7742eb70_0_8 .concat [ 1 1 1 1], L_000001ae7742ead0, L_000001ae7742ead0, L_000001ae7742ead0, L_000001ae7742ead0;
LS_000001ae7742eb70_0_12 .concat [ 1 1 1 1], L_000001ae7742ead0, L_000001ae7742ead0, L_000001ae7742ead0, L_000001ae7742ead0;
L_000001ae7742eb70 .concat [ 4 4 4 4], LS_000001ae7742eb70_0_0, LS_000001ae7742eb70_0_4, LS_000001ae7742eb70_0_8, LS_000001ae7742eb70_0_12;
L_000001ae7742f750 .concat [ 16 16 0 0], L_000001ae7742fb10, L_000001ae7742eb70;
L_000001ae7742f7f0 .functor MUXZ 32, L_000001ae7742f750, L_000001ae7742f6b0, L_000001ae773e5950, C4<>;
L_000001ae7742fc50 .concat [ 6 26 0 0], L_000001ae773e2c50, L_000001ae773e66c0;
L_000001ae7742fcf0 .cmp/eq 32, L_000001ae7742fc50, L_000001ae773e6708;
L_000001ae7742def0 .cmp/eq 6, L_000001ae7742f2f0, L_000001ae773e6750;
L_000001ae774444c0 .cmp/eq 6, L_000001ae7742f2f0, L_000001ae773e6798;
L_000001ae77445500 .cmp/eq 6, L_000001ae773e2c50, L_000001ae773e67e0;
L_000001ae77445000 .functor MUXZ 32, L_000001ae7742f7f0, L_000001ae773e6828, L_000001ae77445500, C4<>;
L_000001ae774453c0 .functor MUXZ 32, L_000001ae77445000, L_000001ae7742e3f0, L_000001ae773e5800, C4<>;
L_000001ae77444880 .concat [ 6 26 0 0], L_000001ae773e2c50, L_000001ae773e6870;
L_000001ae77445c80 .cmp/eq 32, L_000001ae77444880, L_000001ae773e68b8;
L_000001ae77445dc0 .cmp/eq 6, L_000001ae7742f2f0, L_000001ae773e6900;
L_000001ae77445460 .cmp/eq 6, L_000001ae7742f2f0, L_000001ae773e6948;
L_000001ae77445140 .cmp/eq 6, L_000001ae773e2c50, L_000001ae773e6990;
L_000001ae77444380 .functor MUXZ 32, L_000001ae773e54f0, v000001ae773a8010_0, L_000001ae77445140, C4<>;
L_000001ae77445780 .functor MUXZ 32, L_000001ae77444380, L_000001ae773e5870, L_000001ae773e5720, C4<>;
S_000001ae77315ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001ae77315d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ae77366c60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ae773e52c0 .functor NOT 1, v000001ae773793f0_0, C4<0>, C4<0>, C4<0>;
v000001ae77379710_0 .net *"_ivl_0", 0 0, L_000001ae773e52c0;  1 drivers
v000001ae7737a610_0 .net "in1", 31 0, L_000001ae773e5870;  alias, 1 drivers
v000001ae7737a430_0 .net "in2", 31 0, L_000001ae774453c0;  alias, 1 drivers
v000001ae77379030_0 .net "out", 31 0, L_000001ae77445320;  alias, 1 drivers
v000001ae773790d0_0 .net "s", 0 0, v000001ae773793f0_0;  alias, 1 drivers
L_000001ae77445320 .functor MUXZ 32, L_000001ae774453c0, L_000001ae773e5870, L_000001ae773e52c0, C4<>;
S_000001ae772a69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001ae77315d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ae773a52d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001ae773a5308 .param/l "add" 0 4 5, C4<100000>;
P_000001ae773a5340 .param/l "addi" 0 4 8, C4<001000>;
P_000001ae773a5378 .param/l "addu" 0 4 5, C4<100001>;
P_000001ae773a53b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001ae773a53e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ae773a5420 .param/l "beq" 0 4 10, C4<000100>;
P_000001ae773a5458 .param/l "bne" 0 4 10, C4<000101>;
P_000001ae773a5490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ae773a54c8 .param/l "j" 0 4 12, C4<000010>;
P_000001ae773a5500 .param/l "jal" 0 4 12, C4<000011>;
P_000001ae773a5538 .param/l "jr" 0 4 6, C4<001000>;
P_000001ae773a5570 .param/l "lw" 0 4 8, C4<100011>;
P_000001ae773a55a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ae773a55e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ae773a5618 .param/l "ori" 0 4 8, C4<001101>;
P_000001ae773a5650 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ae773a5688 .param/l "sll" 0 4 6, C4<000000>;
P_000001ae773a56c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001ae773a56f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ae773a5730 .param/l "srl" 0 4 6, C4<000010>;
P_000001ae773a5768 .param/l "sub" 0 4 5, C4<100010>;
P_000001ae773a57a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001ae773a57d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001ae773a5810 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ae773a5848 .param/l "xori" 0 4 8, C4<001110>;
v000001ae7737abb0_0 .var "ALUOp", 3 0;
v000001ae773793f0_0 .var "ALUSrc", 0 0;
v000001ae7737ac50_0 .var "MemReadEn", 0 0;
v000001ae7737a750_0 .var "MemWriteEn", 0 0;
v000001ae77379df0_0 .var "MemtoReg", 0 0;
v000001ae773795d0_0 .var "RegDst", 0 0;
v000001ae7737a1b0_0 .var "RegWriteEn", 0 0;
v000001ae77379170_0 .net "funct", 5 0, L_000001ae7742f2f0;  alias, 1 drivers
v000001ae77379cb0_0 .var "hlt", 0 0;
v000001ae7737aed0_0 .net "opcode", 5 0, L_000001ae773e2c50;  alias, 1 drivers
v000001ae77379c10_0 .net "rst", 0 0, v000001ae773e30b0_0;  alias, 1 drivers
E_000001ae773666e0 .event anyedge, v000001ae77379c10_0, v000001ae7737aed0_0, v000001ae77379170_0;
S_000001ae772a6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001ae77315d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001ae77366fa0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001ae773e5a30 .functor BUFZ 32, L_000001ae7742f070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ae77379ad0_0 .net "Data_Out", 31 0, L_000001ae773e5a30;  alias, 1 drivers
v000001ae77379670 .array "InstMem", 0 1023, 31 0;
v000001ae7737a4d0_0 .net *"_ivl_0", 31 0, L_000001ae7742f070;  1 drivers
v000001ae77379d50_0 .net *"_ivl_3", 9 0, L_000001ae7742f110;  1 drivers
v000001ae773798f0_0 .net *"_ivl_4", 11 0, L_000001ae7742e850;  1 drivers
L_000001ae773e6480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ae77379a30_0 .net *"_ivl_7", 1 0, L_000001ae773e6480;  1 drivers
v000001ae77379e90_0 .net "addr", 31 0, v000001ae773a8010_0;  alias, 1 drivers
v000001ae7737a890_0 .var/i "i", 31 0;
L_000001ae7742f070 .array/port v000001ae77379670, L_000001ae7742e850;
L_000001ae7742f110 .part v000001ae773a8010_0, 0, 10;
L_000001ae7742e850 .concat [ 10 2 0 0], L_000001ae7742f110, L_000001ae773e6480;
S_000001ae77315400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001ae77315d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001ae773e54f0 .functor BUFZ 32, L_000001ae7742e490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ae773e5870 .functor BUFZ 32, L_000001ae7742ea30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ae7737a930_0 .net *"_ivl_0", 31 0, L_000001ae7742e490;  1 drivers
v000001ae7737acf0_0 .net *"_ivl_10", 6 0, L_000001ae7742f1b0;  1 drivers
L_000001ae773e6558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ae773566a0_0 .net *"_ivl_13", 1 0, L_000001ae773e6558;  1 drivers
v000001ae773567e0_0 .net *"_ivl_2", 6 0, L_000001ae7742ef30;  1 drivers
L_000001ae773e6510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ae773a68f0_0 .net *"_ivl_5", 1 0, L_000001ae773e6510;  1 drivers
v000001ae773a86f0_0 .net *"_ivl_8", 31 0, L_000001ae7742ea30;  1 drivers
v000001ae773a7250_0 .net "clk", 0 0, L_000001ae773e5330;  alias, 1 drivers
v000001ae773a6990_0 .var/i "i", 31 0;
v000001ae773a6a30_0 .net "readData1", 31 0, L_000001ae773e54f0;  alias, 1 drivers
v000001ae773a81f0_0 .net "readData2", 31 0, L_000001ae773e5870;  alias, 1 drivers
v000001ae773a6d50_0 .net "readRegister1", 4 0, L_000001ae773e3150;  alias, 1 drivers
v000001ae773a8470_0 .net "readRegister2", 4 0, L_000001ae7742edf0;  alias, 1 drivers
v000001ae773a71b0 .array "registers", 31 0, 31 0;
v000001ae773a7610_0 .net "rst", 0 0, v000001ae773e30b0_0;  alias, 1 drivers
v000001ae773a74d0_0 .net "we", 0 0, v000001ae7737a1b0_0;  alias, 1 drivers
v000001ae773a80b0_0 .net "writeData", 31 0, L_000001ae77445640;  alias, 1 drivers
v000001ae773a7ed0_0 .net "writeRegister", 4 0, L_000001ae7742fa70;  alias, 1 drivers
E_000001ae773666a0/0 .event negedge, v000001ae77379c10_0;
E_000001ae773666a0/1 .event posedge, v000001ae773a7250_0;
E_000001ae773666a0 .event/or E_000001ae773666a0/0, E_000001ae773666a0/1;
L_000001ae7742e490 .array/port v000001ae773a71b0, L_000001ae7742ef30;
L_000001ae7742ef30 .concat [ 5 2 0 0], L_000001ae773e3150, L_000001ae773e6510;
L_000001ae7742ea30 .array/port v000001ae773a71b0, L_000001ae7742f1b0;
L_000001ae7742f1b0 .concat [ 5 2 0 0], L_000001ae7742edf0, L_000001ae773e6558;
S_000001ae77315590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001ae77315400;
 .timescale 0 0;
v000001ae7737a7f0_0 .var/i "i", 31 0;
S_000001ae772ff7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001ae77315d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ae77366ca0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ae773e5bf0 .functor NOT 1, v000001ae773795d0_0, C4<0>, C4<0>, C4<0>;
v000001ae773a6ad0_0 .net *"_ivl_0", 0 0, L_000001ae773e5bf0;  1 drivers
v000001ae773a6cb0_0 .net "in1", 4 0, L_000001ae7742edf0;  alias, 1 drivers
v000001ae773a6b70_0 .net "in2", 4 0, L_000001ae773e2d90;  alias, 1 drivers
v000001ae773a8150_0 .net "out", 4 0, L_000001ae7742fa70;  alias, 1 drivers
v000001ae773a7e30_0 .net "s", 0 0, v000001ae773795d0_0;  alias, 1 drivers
L_000001ae7742fa70 .functor MUXZ 5, L_000001ae773e2d90, L_000001ae7742edf0, L_000001ae773e5bf0, C4<>;
S_000001ae772ff930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001ae77315d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ae77366060 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ae773e5250 .functor NOT 1, v000001ae77379df0_0, C4<0>, C4<0>, C4<0>;
v000001ae773a8290_0 .net *"_ivl_0", 0 0, L_000001ae773e5250;  1 drivers
v000001ae773a72f0_0 .net "in1", 31 0, v000001ae773a6df0_0;  alias, 1 drivers
v000001ae773a6c10_0 .net "in2", 31 0, v000001ae773a7cf0_0;  alias, 1 drivers
v000001ae773a7430_0 .net "out", 31 0, L_000001ae77445640;  alias, 1 drivers
v000001ae773a7f70_0 .net "s", 0 0, v000001ae77379df0_0;  alias, 1 drivers
L_000001ae77445640 .functor MUXZ 32, v000001ae773a7cf0_0, v000001ae773a6df0_0, L_000001ae773e5250, C4<>;
S_000001ae77346240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001ae77315d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ae773463d0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001ae77346408 .param/l "AND" 0 9 12, C4<0010>;
P_000001ae77346440 .param/l "NOR" 0 9 12, C4<0101>;
P_000001ae77346478 .param/l "OR" 0 9 12, C4<0011>;
P_000001ae773464b0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001ae773464e8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001ae77346520 .param/l "SLT" 0 9 12, C4<0110>;
P_000001ae77346558 .param/l "SRL" 0 9 12, C4<1001>;
P_000001ae77346590 .param/l "SUB" 0 9 12, C4<0001>;
P_000001ae773465c8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001ae77346600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001ae77346638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001ae773e69d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ae773a8330_0 .net/2u *"_ivl_0", 31 0, L_000001ae773e69d8;  1 drivers
v000001ae773a7570_0 .net "opSel", 3 0, v000001ae7737abb0_0;  alias, 1 drivers
v000001ae773a7d90_0 .net "operand1", 31 0, L_000001ae77445780;  alias, 1 drivers
v000001ae773a7890_0 .net "operand2", 31 0, L_000001ae77445320;  alias, 1 drivers
v000001ae773a6df0_0 .var "result", 31 0;
v000001ae773a83d0_0 .net "zero", 0 0, L_000001ae774455a0;  alias, 1 drivers
E_000001ae77366420 .event anyedge, v000001ae7737abb0_0, v000001ae773a7d90_0, v000001ae77379030_0;
L_000001ae774455a0 .cmp/eq 32, v000001ae773a6df0_0, L_000001ae773e69d8;
S_000001ae7732d8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001ae77315d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001ae773e0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001ae773e00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001ae773e0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001ae773e0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001ae773e0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001ae773e01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ae773e01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ae773e0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001ae773e0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ae773e0288 .param/l "j" 0 4 12, C4<000010>;
P_000001ae773e02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ae773e02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ae773e0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001ae773e0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ae773e03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ae773e03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ae773e0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ae773e0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001ae773e0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001ae773e04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ae773e04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ae773e0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001ae773e0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001ae773e0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001ae773e05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ae773e0608 .param/l "xori" 0 4 8, C4<001110>;
v000001ae773a7b10_0 .var "PCsrc", 0 0;
v000001ae773a7390_0 .net "funct", 5 0, L_000001ae7742f2f0;  alias, 1 drivers
v000001ae773a6e90_0 .net "opcode", 5 0, L_000001ae773e2c50;  alias, 1 drivers
v000001ae773a8510_0 .net "operand1", 31 0, L_000001ae773e54f0;  alias, 1 drivers
v000001ae773a85b0_0 .net "operand2", 31 0, L_000001ae77445320;  alias, 1 drivers
v000001ae773a76b0_0 .net "rst", 0 0, v000001ae773e30b0_0;  alias, 1 drivers
E_000001ae77366ce0/0 .event anyedge, v000001ae77379c10_0, v000001ae7737aed0_0, v000001ae773a6a30_0, v000001ae77379030_0;
E_000001ae77366ce0/1 .event anyedge, v000001ae77379170_0;
E_000001ae77366ce0 .event/or E_000001ae77366ce0/0, E_000001ae77366ce0/1;
S_000001ae7732da60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001ae77315d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ae773a7930 .array "DataMem", 0 1023, 31 0;
v000001ae773a7a70_0 .net "address", 31 0, v000001ae773a6df0_0;  alias, 1 drivers
v000001ae773a8650_0 .net "clock", 0 0, L_000001ae773e59c0;  1 drivers
v000001ae773a77f0_0 .net "data", 31 0, L_000001ae773e5870;  alias, 1 drivers
v000001ae773a8790_0 .var/i "i", 31 0;
v000001ae773a7cf0_0 .var "q", 31 0;
v000001ae773a6f30_0 .net "rden", 0 0, v000001ae7737ac50_0;  alias, 1 drivers
v000001ae773a6fd0_0 .net "wren", 0 0, v000001ae7737a750_0;  alias, 1 drivers
E_000001ae77366de0 .event posedge, v000001ae773a8650_0;
S_000001ae772f6a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001ae77315d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ae77366260 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001ae773a7750_0 .net "PCin", 31 0, L_000001ae7742df90;  alias, 1 drivers
v000001ae773a8010_0 .var "PCout", 31 0;
v000001ae773a7070_0 .net "clk", 0 0, L_000001ae773e5330;  alias, 1 drivers
v000001ae773a7110_0 .net "rst", 0 0, v000001ae773e30b0_0;  alias, 1 drivers
    .scope S_000001ae7732d8d0;
T_0 ;
    %wait E_000001ae77366ce0;
    %load/vec4 v000001ae773a76b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ae773a7b10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ae773a6e90_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001ae773a8510_0;
    %load/vec4 v000001ae773a85b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001ae773a6e90_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001ae773a8510_0;
    %load/vec4 v000001ae773a85b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001ae773a6e90_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001ae773a6e90_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001ae773a6e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001ae773a7390_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001ae773a7b10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ae772f6a50;
T_1 ;
    %wait E_000001ae773666a0;
    %load/vec4 v000001ae773a7110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ae773a8010_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ae773a7750_0;
    %assign/vec4 v000001ae773a8010_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ae772a6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae7737a890_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001ae7737a890_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ae7737a890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %load/vec4 v000001ae7737a890_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae7737a890_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae77379670, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ae772a69c0;
T_3 ;
    %wait E_000001ae773666e0;
    %load/vec4 v000001ae77379c10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ae77379cb0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ae773793f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ae7737a1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ae7737a750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ae77379df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ae7737ac50_0, 0;
    %assign/vec4 v000001ae773795d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ae77379cb0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ae7737abb0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ae773793f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ae7737a1b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ae7737a750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ae77379df0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ae7737ac50_0, 0, 1;
    %store/vec4 v000001ae773795d0_0, 0, 1;
    %load/vec4 v000001ae7737aed0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae77379cb0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae773795d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae7737a1b0_0, 0;
    %load/vec4 v000001ae77379170_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae773793f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae773793f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae7737a1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae773795d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae773793f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae7737a1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ae773795d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae773793f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae7737a1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae773793f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae7737a1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae773793f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae7737a1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae773793f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae7737a1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae773793f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae7737ac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae7737a1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae773793f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae77379df0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae7737a750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ae773793f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ae7737abb0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ae77315400;
T_4 ;
    %wait E_000001ae773666a0;
    %fork t_1, S_000001ae77315590;
    %jmp t_0;
    .scope S_000001ae77315590;
t_1 ;
    %load/vec4 v000001ae773a7610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae7737a7f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ae7737a7f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ae7737a7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae773a71b0, 0, 4;
    %load/vec4 v000001ae7737a7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae7737a7f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ae773a74d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ae773a80b0_0;
    %load/vec4 v000001ae773a7ed0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae773a71b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae773a71b0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ae77315400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ae77315400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae773a6990_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ae773a6990_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001ae773a6990_0;
    %ix/getv/s 4, v000001ae773a6990_0;
    %load/vec4a v000001ae773a71b0, 4;
    %ix/getv/s 4, v000001ae773a6990_0;
    %load/vec4a v000001ae773a71b0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ae773a6990_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae773a6990_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ae77346240;
T_6 ;
    %wait E_000001ae77366420;
    %load/vec4 v000001ae773a7570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ae773a6df0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ae773a7d90_0;
    %load/vec4 v000001ae773a7890_0;
    %add;
    %assign/vec4 v000001ae773a6df0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ae773a7d90_0;
    %load/vec4 v000001ae773a7890_0;
    %sub;
    %assign/vec4 v000001ae773a6df0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ae773a7d90_0;
    %load/vec4 v000001ae773a7890_0;
    %and;
    %assign/vec4 v000001ae773a6df0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ae773a7d90_0;
    %load/vec4 v000001ae773a7890_0;
    %or;
    %assign/vec4 v000001ae773a6df0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ae773a7d90_0;
    %load/vec4 v000001ae773a7890_0;
    %xor;
    %assign/vec4 v000001ae773a6df0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ae773a7d90_0;
    %load/vec4 v000001ae773a7890_0;
    %or;
    %inv;
    %assign/vec4 v000001ae773a6df0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ae773a7d90_0;
    %load/vec4 v000001ae773a7890_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ae773a6df0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ae773a7890_0;
    %load/vec4 v000001ae773a7d90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ae773a6df0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ae773a7d90_0;
    %ix/getv 4, v000001ae773a7890_0;
    %shiftl 4;
    %assign/vec4 v000001ae773a6df0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ae773a7d90_0;
    %ix/getv 4, v000001ae773a7890_0;
    %shiftr 4;
    %assign/vec4 v000001ae773a6df0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ae7732da60;
T_7 ;
    %wait E_000001ae77366de0;
    %load/vec4 v000001ae773a6f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ae773a7a70_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ae773a7930, 4;
    %assign/vec4 v000001ae773a7cf0_0, 0;
T_7.0 ;
    %load/vec4 v000001ae773a6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ae773a77f0_0;
    %ix/getv 3, v000001ae773a7a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae773a7930, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ae7732da60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae773a8790_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001ae773a8790_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ae773a8790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ae773a7930, 0, 4;
    %load/vec4 v000001ae773a8790_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae773a8790_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001ae7732da60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ae773a8790_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ae773a8790_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001ae773a8790_0;
    %load/vec4a v000001ae773a7930, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001ae773a8790_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ae773a8790_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ae773a8790_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001ae77315d40;
T_10 ;
    %wait E_000001ae773666a0;
    %load/vec4 v000001ae773e2e30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ae773e4230_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ae773e4230_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ae773e4230_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ae7736f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae773e3fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae773e30b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001ae7736f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001ae773e3fb0_0;
    %inv;
    %assign/vec4 v000001ae773e3fb0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ae7736f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ae773e30b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ae773e30b0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001ae773e44b0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
