/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [9:0] _01_;
  reg [20:0] _02_;
  reg [2:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z[10] ? celloutsig_0_0z : celloutsig_0_2z;
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z[3]) & celloutsig_1_0z[6]);
  assign celloutsig_0_7z = ~((celloutsig_0_3z | celloutsig_0_3z) & (celloutsig_0_1z[12] | celloutsig_0_0z));
  assign celloutsig_0_2z = ~((in_data[4] | celloutsig_0_0z) & (celloutsig_0_1z[11] | celloutsig_0_1z[0]));
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { in_data[42:41], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 10'h000;
    else _01_ <= in_data[32:23];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 21'h000000;
    else _02_ <= in_data[190:170];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= _02_[2:0];
  assign celloutsig_1_18z = { celloutsig_1_10z[6:1], celloutsig_1_9z } / { 1'h1, celloutsig_1_10z[4], celloutsig_1_13z, _03_ };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_5z } / { 1'h1, _02_[17:16], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_6z = celloutsig_1_0z[5:0] == { in_data[146:142], celloutsig_1_3z };
  assign celloutsig_1_5z = { _02_[3:2], celloutsig_1_4z } === _02_[7:1];
  assign celloutsig_1_4z = { celloutsig_1_0z[11:10], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } % { 1'h1, _02_[17:14] };
  assign celloutsig_1_0z = in_data[119:108] % { 1'h1, in_data[162:152] };
  assign celloutsig_0_9z = _01_[9:5] != celloutsig_0_5z[9:5];
  assign celloutsig_1_2z = & celloutsig_1_0z[7:4];
  assign celloutsig_1_8z = | in_data[151:144];
  assign celloutsig_1_13z = { celloutsig_1_11z[4:0], celloutsig_1_6z } >> { celloutsig_1_11z[4:0], celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_13z[4:0], celloutsig_1_2z, celloutsig_1_3z } >> { celloutsig_1_10z[5], celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_12z[2:1], celloutsig_1_15z, celloutsig_1_6z } >> _02_[19:10];
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_1z } >> in_data[63:49];
  assign celloutsig_0_1z = { in_data[80:68], celloutsig_0_0z } >> { in_data[55:44], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = in_data[159:155] <<< { in_data[109:106], celloutsig_1_6z };
  assign celloutsig_1_10z = { in_data[168:163], celloutsig_1_2z } ~^ { celloutsig_1_9z[0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z } ~^ in_data[144:140];
  assign celloutsig_0_0z = ~((in_data[6] & in_data[51]) | in_data[34]);
  assign celloutsig_0_10z = ~((celloutsig_0_9z & _00_[4]) | celloutsig_0_7z);
  assign { out_data[138:128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
