

================================================================
== Vitis HLS Report for 'merge_header_meta'
================================================================
* Date:           Sat Mar 18 14:38:34 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.426 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %rxEng_metaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %rxEng_metaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %rxEng_metaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i108 %rxEng_metaDataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_winScaleFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %rxEng_headerMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln702 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:702]   --->   Operation 15 'specpipeline' 'specpipeline_ln702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_V_2_load = load i1 %state_V_2"   --->   Operation 16 'load' 'state_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln712 = br i1 %state_V_2_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:712]   --->   Operation 17 'br' 'br_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i160P0A, i160 %rxEng_headerMetaFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 18 'nbreadreq' 'tmp_i' <Predicate = (!state_V_2_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 16> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln715 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:715]   --->   Operation 19 'br' 'br_ln715' <Predicate = (!state_V_2_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.13ns)   --->   "%rxEng_headerMetaFifo_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %rxEng_headerMetaFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 'rxEng_headerMetaFifo_read' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 16> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i160 %rxEng_headerMetaFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'trunc' 'trunc_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %trunc_ln144, i32 %meta_seqNumb_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln144_s = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'partselect' 'trunc_ln144_s' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %trunc_ln144_s, i32 %meta_ackNumb_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln144_53 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 64, i32 79" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'partselect' 'trunc_ln144_53' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_53, i16 %meta_winSize_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln144_54 = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 96, i32 111" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'partselect' 'trunc_ln144_54' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_54, i16 %meta_length_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_headerMetaFifo_read, i32 112" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'bitselect' 'tmp_292' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_292, i1 %meta_ack_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_headerMetaFifo_read, i32 120" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'bitselect' 'tmp_293' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_293, i1 %meta_rst_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_headerMetaFifo_read, i32 128" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'bitselect' 'tmp_294' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_294, i1 %meta_syn_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i160.i32, i160 %rxEng_headerMetaFifo_read, i32 136" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'bitselect' 'tmp_295' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_295, i1 %meta_fin_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln144_55 = partselect i4 @_ssdm_op_PartSelect.i4.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 144, i32 147" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 37 'partselect' 'trunc_ln144_55' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln144 = store i4 %trunc_ln144_55, i4 %meta_dataOffset_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'store' 'store_ln144' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln1080 = icmp_ugt  i4 %trunc_ln144_55, i4 5"   --->   Operation 39 'icmp' 'icmp_ln1080' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns)   --->   "%and_ln719 = and i1 %icmp_ln1080, i1 %tmp_294" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:719]   --->   Operation 40 'and' 'and_ln719' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln719 = br i1 %and_ln719, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:719]   --->   Operation 41 'br' 'br_ln719' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = partselect i17 @_ssdm_op_PartSelect.i17.i160.i32.i32, i160 %rxEng_headerMetaFifo_read, i32 96, i32 112" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 42 'partselect' 'tmp_s' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i160 %rxEng_headerMetaFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 43 'trunc' 'trunc_ln173' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln721 = store i1 1, i1 %state_V_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:721]   --->   Operation 44 'store' 'store_ln721' <Predicate = (!state_V_2_load & tmp_i & and_ln719)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln722 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:722]   --->   Operation 45 'br' 'br_ln722' <Predicate = (!state_V_2_load & tmp_i & and_ln719)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln728 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:728]   --->   Operation 46 'br' 'br_ln728' <Predicate = (!state_V_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln729 = br void %merge_header_meta.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:729]   --->   Operation 47 'br' 'br_ln729' <Predicate = (!state_V_2_load)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i_330 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rxEng_winScaleFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 48 'nbreadreq' 'tmp_i_330' <Predicate = (state_V_2_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln731 = br i1 %tmp_i_330, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:731]   --->   Operation 49 'br' 'br_ln731' <Predicate = (state_V_2_load)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.16ns)   --->   "%tmp = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rxEng_winScaleFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'read' 'tmp' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln736 = store i1 0, i1 %state_V_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:736]   --->   Operation 51 'store' 'store_ln736' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln738 = br void %merge_header_meta.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:738]   --->   Operation 52 'br' 'br_ln738' <Predicate = (state_V_2_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_03 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i4.i1.i1.i1.i17.i4.i80, i4 %trunc_ln144_55, i1 %tmp_295, i1 %tmp_294, i1 %tmp_293, i17 %tmp_s, i4 0, i80 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 53 'bitconcatenate' 'p_03' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i108P0A, i108 %rxEng_metaDataFifo, i108 %p_03" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 54 'write' 'write_ln173' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 108> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!state_V_2_load & tmp_i & !and_ln719)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%meta_seqNumb_V_load = load i32 %meta_seqNumb_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 56 'load' 'meta_seqNumb_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%meta_ackNumb_V_load = load i32 %meta_ackNumb_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 57 'load' 'meta_ackNumb_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%meta_winSize_V_load = load i16 %meta_winSize_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 58 'load' 'meta_winSize_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%meta_length_V_load = load i16 %meta_length_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 59 'load' 'meta_length_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%meta_ack_V_load = load i1 %meta_ack_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 60 'load' 'meta_ack_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%meta_rst_V_load = load i1 %meta_rst_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 61 'load' 'meta_rst_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%meta_syn_V_load = load i1 %meta_syn_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 62 'load' 'meta_syn_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%meta_fin_V_load = load i1 %meta_fin_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 63 'load' 'meta_fin_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%meta_dataOffset_V_load = load i4 %meta_dataOffset_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 64 'load' 'meta_dataOffset_V_load' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_02 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i4.i1.i1.i1.i1.i16.i4.i16.i32.i32, i4 %meta_dataOffset_V_load, i1 %meta_fin_V_load, i1 %meta_syn_V_load, i1 %meta_rst_V_load, i1 %meta_ack_V_load, i16 %meta_length_V_load, i4 %tmp, i16 %meta_winSize_V_load, i32 %meta_ackNumb_V_load, i32 %meta_seqNumb_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 65 'bitconcatenate' 'p_02' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i108P0A, i108 %rxEng_metaDataFifo, i108 %p_02" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'write' 'write_ln173' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 108> <Depth = 2> <FIFO>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln737 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:737]   --->   Operation 67 'br' 'br_ln737' <Predicate = (state_V_2_load & tmp_i_330)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	fifo read operation ('rxEng_headerMetaFifo_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'rxEng_headerMetaFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [33]  (1.14 ns)
	'icmp' operation ('icmp_ln1080') [52]  (0.656 ns)
	'and' operation ('and_ln719', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/rx_engine.cpp:719) [53]  (0.122 ns)
	blocking operation 0.509 ns on control path)

 <State 2>: 1.17ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'rxEng_metaDataFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [59]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
